
---------- Begin Simulation Statistics ----------
final_tick                               2261718612000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              106287828                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793680                       # Number of bytes of host memory used
host_op_rate                                106280757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.11                       # Real time elapsed on the host
host_tick_rate                             1310721363                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117464625                       # Number of instructions simulated
sim_ops                                     117464625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001449                       # Number of seconds simulated
sim_ticks                                  1448669000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         2812                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           51                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         3066                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage           34                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.25%      0.25% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.01%      3.26% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.50%      3.76% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  352     88.22%     91.98% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.50%     92.48% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.25%     92.73% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.76%     97.49% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.26%     99.75% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.25%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   399                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       607                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     172     46.11%     46.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.27%     46.38% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.27%     46.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    199     53.35%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 373                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      172     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.29%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.29%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     171     49.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  345                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               514723500     91.63%     91.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 776000      0.14%     91.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 860000      0.15%     91.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               45373500      8.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           561733000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.859296                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.924933                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         232269500     78.43%     78.43% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            63882500     21.57%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1753                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1794                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage           10                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.21%     19.54% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.66%     21.19% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  154     50.99%     72.19% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.18% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.18%     96.36% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.98%     99.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   302                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       815                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     103     45.37%     45.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.88%     46.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    121     53.30%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 227                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      103     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.97%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               741588500     96.53%     96.53% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 778500      0.10%     96.64% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1592500      0.21%     96.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               24257500      3.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           768217000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.834711                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.911894                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         213553500     15.19%     15.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            22166500      1.58%     16.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1170070000     83.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued          110                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified          121                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu2.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    21                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               763574000     99.35%     99.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 430000      0.06%     99.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1026500      0.13%     99.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                3540000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           768570500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         5257                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         5393                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage           25                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.92%      9.43% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  416     70.03%     79.46% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.97% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     80.13% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.00%     97.14% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.53%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   594                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1231                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     255     49.13%     49.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.19%     49.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     49.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    262     50.48%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 519                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      253     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     252     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  507                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1617467500     97.79%     97.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 772000      0.05%     97.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               35273500      2.13%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1654079000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992157                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.961832                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.976879                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1450188500     86.26%     86.26% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           231049000     13.74%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    23686                       # Number of branches fetched
system.switch_cpus0.committedInsts             169656                       # Number of instructions committed
system.switch_cpus0.committedOps               169656                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               63562                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               34708                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              28854                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.784858                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44073                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              43979                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.215142                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 1122787                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      241558.604937                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17468                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4263                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      881228.395063                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       163723                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              163723                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       226480                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       116325                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              34912                       # Number of load instructions
system.switch_cpus0.num_mem_refs                63827                       # number of memory refs
system.switch_cpus0.num_store_insts             28915                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2873      1.69%      1.69% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            98249     57.87%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             169      0.10%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35789     21.08%     80.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29081     17.13%     97.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.02% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3361      1.98%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            169768                       # Class of executed instruction
system.switch_cpus1.Branches                    21185                       # Number of branches fetched
system.switch_cpus1.committedInsts             141704                       # Number of instructions committed
system.switch_cpus1.committedOps               141704                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               40747                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25498                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15249                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.829947                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23617                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23492                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.170053                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 1123777                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      191101.254848                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16451                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2833                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      932675.745152                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       136285                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              136285                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       182340                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       104170                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26382                       # Number of load instructions
system.switch_cpus1.num_mem_refs                41856                       # number of memory refs
system.switch_cpus1.num_store_insts             15474                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2830      1.99%      1.99% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            89701     63.13%     65.12% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             103      0.07%     65.19% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27311     19.22%     84.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15352     10.80%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6495      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            142089                       # Class of executed instruction
system.switch_cpus2.Branches                      304                       # Number of branches fetched
system.switch_cpus2.committedInsts               2088                       # Number of instructions committed
system.switch_cpus2.committedOps                 2088                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                 721                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 457                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                264                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.996086                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                319                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.003914                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 1124569                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles       4401.880975                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          153                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                 86                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      1120167.119025                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         1982                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                1982                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         2684                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         1573                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                457                       # Number of load instructions
system.switch_cpus2.num_mem_refs                  723                       # number of memory refs
system.switch_cpus2.num_store_insts               266                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           13      0.62%      0.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             1219     58.38%     59.00% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               5      0.24%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             482     23.08%     82.33% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            267     12.79%     95.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.11% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           102      4.89%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              2088                       # Class of executed instruction
system.switch_cpus3.Branches                    59794                       # Number of branches fetched
system.switch_cpus3.committedInsts             452667                       # Number of instructions committed
system.switch_cpus3.committedOps               452667                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              171485                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83139                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88346                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.309370                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162304                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162152                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.690630                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2897338                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2000989.000619                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47059                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8595                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      896348.999381                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       435618                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              435618                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       629053                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       297284                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              83979                       # Number of load instructions
system.switch_cpus3.num_mem_refs               172600                       # number of memory refs
system.switch_cpus3.num_store_insts             88621                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9718      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           257461     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             521      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85051     18.77%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87685     19.35%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9096      2.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            453150                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         9380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           43                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           92                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            135                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1000                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2634                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1834                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             90                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3375                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       447616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       447728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  447728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              258                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4663                       # Request fanout histogram
system.membus.reqLayer0.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19640122                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           23120944                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            5                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    485377000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 567110245.113329                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     84369500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    886384500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            2                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      5670500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    970754000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1000494500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260718117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            6                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 378999833.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 442653199.044504                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     78131500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    887275500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     11017500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1136999500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260570595000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 329059333.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 483976407.302136                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value     19482500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    886780500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    246350000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    987178000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260485084000                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1448669000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         2027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24111531                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         2027                       # number of overall hits
system.cpu2.icache.overall_hits::total       24111531                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394924                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total       394924                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst       818500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       818500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst       818500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       818500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         2088                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24506455                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         2088                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24506455                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029215                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016115                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029215                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016115                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13418.032787                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     2.072551                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13418.032787                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     2.072551                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches                3                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       394337                       # number of writebacks
system.cpu2.icache.writebacks::total           394337                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher           92                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst       712500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       712500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher      3735434                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst       712500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4447934                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.026341                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.026341                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12954.545455                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12954.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 40602.543478                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12954.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30258.054422                       # average overall mshr miss latency
system.cpu2.icache.replacements                394337                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         2027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24111531                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394924                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst       818500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       818500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         2088                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24506455                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029215                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016115                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13418.032787                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     2.072551                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst       712500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       712500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.026341                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12954.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12954.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher           92                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total           92                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher      3735434                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total      3735434                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 40602.543478                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 40602.543478                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.688849                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24464484                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394498                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.014216                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.627919                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher     0.038178                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.022751                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938726                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.000075                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000044                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938845                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           89                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.173828                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49407920                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49407920                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data          637                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282048                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data          637                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282048                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           64                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290830                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           64                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290830                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1650500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1650500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1650500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1650500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data          701                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7572878                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data          701                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7572878                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.091298                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038404                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.091298                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038404                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 25789.062500                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     5.675137                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 25789.062500                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     5.675137                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108146                       # number of writebacks
system.cpu2.dcache.writebacks::total           108146                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           64                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           64                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1586500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1586500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1586500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1586500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.091298                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.091298                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 24789.062500                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24789.062500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 24789.062500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24789.062500                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166978                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          397                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4486902                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           51                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152886                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data      1410000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1410000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          448                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4639788                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.113839                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032951                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27647.058824                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     9.222558                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           51                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data      1359000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1359000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.113839                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26647.058824                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26647.058824                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          240                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795146                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           13                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137944                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       240500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       240500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          253                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.051383                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data        18500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.743461                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           13                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       227500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       227500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.051383                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data        17500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        17500                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data            6                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15426                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231094                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     0.777907                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43377                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            5                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22190                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        30000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        30000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65567                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     1.351960                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            5                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        25000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        25000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.555556                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.468622                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698478                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275546                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.938994                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.445227                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.023394                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703560                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000023                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703583                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          565                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15686560                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15686560                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1448669000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450442                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14722174                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450442                       # number of overall hits
system.cpu3.icache.overall_hits::total       14722174                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         2709                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        341704                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         2709                       # number of overall misses
system.cpu3.icache.overall_misses::total       341704                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     38937000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38937000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     38937000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38937000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       453151                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15063878                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       453151                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15063878                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.005978                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022684                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.005978                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022684                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14373.200443                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   113.949500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14373.200443                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   113.949500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             1763                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       345574                       # number of writebacks
system.cpu3.icache.writebacks::total           345574                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          102                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         2607                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2607                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         4488                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         2607                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         7095                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     35097000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35097000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     72814448                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     35097000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    107911448                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.005753                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000173                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.005753                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000471                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13462.600690                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13462.600690                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16224.253119                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13462.600690                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15209.506413                       # average overall mshr miss latency
system.cpu3.icache.replacements                345574                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450442                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14722174                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         2709                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       341704                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     38937000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38937000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       453151                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15063878                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.005978                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022684                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14373.200443                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   113.949500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          102                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         2607                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2607                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     35097000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35097000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.005753                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13462.600690                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13462.600690                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         4488                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         4488                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     72814448                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     72814448                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16224.253119                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 16224.253119                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.798957                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14889860                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           345579                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.086704                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.581676                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.130512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.086769                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977699                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000255                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000169                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          302                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2          252                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.589844                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30473846                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30473846                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158078                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790263                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158078                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790263                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11359                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213371                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11359                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213371                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    348017500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    348017500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    348017500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    348017500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       169437                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5003634                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       169437                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5003634                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067040                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042643                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067040                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042643                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 30638.040320                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1631.044050                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 30638.040320                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1631.044050                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105256                       # number of writebacks
system.cpu3.dcache.writebacks::total           105256                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11359                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11359                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11359                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11359                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    336658500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    336658500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    336658500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    336658500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067040                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002270                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067040                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002270                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 29638.040320                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29638.040320                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 29638.040320                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29638.040320                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147358                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        77676                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2868752                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4641                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114253                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62620000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62620000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983005                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056380                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038301                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13492.781728                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   548.081888                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4641                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4641                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     57979000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57979000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001556                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12492.781728                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12492.781728                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80402                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921511                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6718                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    285397500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    285397500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87120                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020629                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.077112                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049053                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 42482.509675                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2879.371053                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    278679500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    278679500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.077112                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003325                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 41482.509675                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 41482.509675                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1196                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56953                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1174000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1174000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072868                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197031                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12489.361702                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    84.007156                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072868                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11489.361702                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11489.361702                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1241                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49747                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           43                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18305                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       192500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       192500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68052                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.033489                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268985                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4476.744186                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    10.516252                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           43                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       149500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       149500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.033489                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3476.744186                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3476.744186                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.096087                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5120581                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193909                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.407134                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.676822                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.419265                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974294                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000409                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974703                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10480161                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10480161                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1448669000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       168218                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72211365                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       168218                       # number of overall hits
system.cpu0.icache.overall_hits::total       72211365                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         1550                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        502985                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         1550                       # number of overall misses
system.cpu0.icache.overall_misses::total       502985                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     24399500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24399500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     24399500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24399500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       169768                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72714350                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       169768                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72714350                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.009130                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006917                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.009130                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006917                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15741.612903                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    48.509399                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15741.612903                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    48.509399                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              827                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       504705                       # number of writebacks
system.cpu0.icache.writebacks::total           504705                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          104                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          104                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         1446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         2371                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         1446                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3817                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     21668500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     21668500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     65241414                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     21668500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     86909914                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.008518                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.008518                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14985.131397                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14985.131397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 27516.412484                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14985.131397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22769.167933                       # average overall mshr miss latency
system.cpu0.icache.replacements                504705                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       168218                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72211365                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         1550                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       502985                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     24399500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24399500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       169768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72714350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.009130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006917                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15741.612903                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    48.509399                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          104                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         1446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     21668500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     21668500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.008518                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14985.131397                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14985.131397                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         2371                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         2371                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     65241414                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     65241414                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 27516.412484                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 27516.412484                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472325                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72702147                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           504740                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.038806                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.154397                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.195601                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.122327                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998348                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000382                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000239                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2          152                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          165                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.619141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.380859                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145933952                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145933952                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        57951                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14783598                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        57951                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14783598                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587841                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4499                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587841                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     58090000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     58090000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     58090000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     58090000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        62450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17371439                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        62450                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17371439                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.072042                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148971                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.072042                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148971                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12911.758168                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.447283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12911.758168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.447283                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352528                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352528                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4499                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4499                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     53591000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53591000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     53591000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53591000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.072042                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.072042                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11911.758168                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11911.758168                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11911.758168                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11911.758168                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546673                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        31789                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9801941                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297316                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     28042000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     28042000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34200                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070497                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11630.858565                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.206418                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2411                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2411                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25631000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25631000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.070497                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10630.858565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10630.858565                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981657                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2088                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290525                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     30048000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     30048000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272182                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073912                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14390.804598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   103.426555                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2088                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2088                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27960000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27960000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073912                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13390.804598                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13390.804598                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206965                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           87                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12592                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1029500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1029500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.139871                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11833.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    81.758259                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           87                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       942500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       942500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.139871                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208330                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           22                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11013                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       108500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       108500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219343                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.035427                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050209                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  4931.818182                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total     9.851993                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data        86500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        86500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.035427                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  3931.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3931.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076696                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795915                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580839                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895399                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.473192                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.603504                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          915                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38202526                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38202526                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1448669000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       141187                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5156472                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       141187                       # number of overall hits
system.cpu1.icache.overall_hits::total        5156472                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          902                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38633                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          902                       # number of overall misses
system.cpu1.icache.overall_misses::total        38633                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13245000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13245000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13245000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13245000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       142089                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5195105                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       142089                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5195105                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.006348                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007436                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.006348                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007436                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14684.035477                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   342.841612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14684.035477                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   342.841612                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              589                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        39550                       # number of writebacks
system.cpu1.icache.writebacks::total            39550                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           30                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           30                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          872                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          872                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         1481                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          872                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2353                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     12081000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12081000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     27243177                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     12081000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39324177                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.006137                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000168                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.006137                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000453                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13854.357798                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13854.357798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 18395.122890                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13854.357798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16712.357416                       # average overall mshr miss latency
system.cpu1.icache.replacements                 39550                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       141187                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5156472                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          902                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38633                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13245000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13245000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       142089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5195105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.006348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007436                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14684.035477                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   342.841612                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           30                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          872                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     12081000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12081000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.006137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13854.357798                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13854.357798                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         1481                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         1481                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     27243177                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     27243177                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 18395.122890                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 18395.122890                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.193995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5165898                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            39572                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           130.544274                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.957028                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.145063                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.091904                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974525                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000283                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          285                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2          155                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.556641                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10430294                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10430294                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38293                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1684519                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38293                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1684519                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2136                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36856                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2136                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36856                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     51177500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     51177500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     51177500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     51177500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40429                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721375                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40429                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721375                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052833                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021411                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052833                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021411                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23959.503745                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1388.579878                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23959.503745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1388.579878                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15012                       # number of writebacks
system.cpu1.dcache.writebacks::total            15012                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     49041500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     49041500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     49041500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     49041500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052833                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001241                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052833                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001241                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22959.503745                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22959.503745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22959.503745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22959.503745                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24613                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24180                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077580                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14633000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14633000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25560                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021915                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10603.623188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   606.071902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1380                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1380                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     13253000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13253000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053991                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001253                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9603.623188                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9603.623188                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14113                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        606939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          756                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12712                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     36544500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36544500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        14869                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050844                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 48339.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2874.803335                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          756                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          756                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     35788500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35788500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050844                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001220                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 47339.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47339.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          457                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           27                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1001                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.055785                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075252                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 15851.851852                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   427.572428                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           27                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.055785                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002030                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 14851.851852                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14851.851852                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11725                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           27                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1497                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       128500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       128500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13222                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.055785                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  4759.259259                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total    85.838343                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       101500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       101500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.055785                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  3759.259259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3759.259259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.544416                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737260                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33863                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.302602                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.074307                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.470109                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888744                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889204                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          840                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3530585                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3530585                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22106                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13409                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6936                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             181                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            97                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9394                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9394                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        11450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        21282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        33919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 92725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       488512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       480984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       301120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       160928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       907968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1211304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3574000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6307                       # Total snoops (count)
system.tol2bus.snoopTraffic                    266880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36320                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.320402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.736460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29177     80.33%     80.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4048     11.15%     91.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1698      4.68%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1395      3.84%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36320                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           59577720                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy             96998                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            225989                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17149493                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          10648475                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6825481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5745453                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3223986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3540974                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         1887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         1366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher           63                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         4214                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         1409                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3666                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst          868                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1089                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst           55                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           43                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         2586                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8263                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25509                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         1887                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         1366                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher           63                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         4214                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         1409                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3666                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst          868                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1089                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst           55                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           43                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         2586                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8263                       # number of overall hits
system.l2.overall_hits::total                   25509                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher           29                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          273                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           87                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          424                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2974                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4455                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          484                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          115                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher           29                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          273                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           87                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          424                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           20                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2974                       # number of overall misses
system.l2.overall_misses::total                  4455                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     42171647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     10678426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher      2935982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     22976801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      3372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      7375500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       551500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     33362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       901500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      1621500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    232835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        358782356                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     42171647                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     10678426                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher      2935982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     22976801                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      7375500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       551500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     33362000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       901500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      1621500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    232835500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       358782356                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         2371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         1481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         4487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         1446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst          872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         2606                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29964                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         2371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         1481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         4487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         1446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst          872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         2606                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29964                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.204133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.077650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.315217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.060842                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.025588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.023181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.004587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.280238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.156863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.007675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.264661                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.148678                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.204133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.077650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.315217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.060842                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.025588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.023181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.004587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.280238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.156863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.007675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.264661                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.148678                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 87131.502066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 92855.878261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 101240.758621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 84164.106227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 91135.135135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 84775.862069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst       137875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 78683.962264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 112687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        81075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78290.349697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80534.760045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 87131.502066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 92855.878261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 101240.758621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 84164.106227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 91135.135135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 84775.862069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst       137875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 78683.962264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 112687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        81075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78290.349697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80534.760045                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2634                       # number of writebacks
system.l2.writebacks::total                      2634                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  64                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 64                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4391                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     35431148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      8496931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher      2455483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     19703803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      2466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      6011500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       511500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     28681000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      1261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    203077000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    308855365                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     35431148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      8496931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher      2455483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     19703803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      2466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      6011500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       511500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     28681000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       760000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      1261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    203077000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    308855365                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.194433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.070898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.282609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.058837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.022130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.021583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.004587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.277594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.137255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.006907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.264572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.194433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.070898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.282609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.058837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.022130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.021583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.004587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.277594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.137255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.006907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.264572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146543                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76857.154013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 80923.152381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 94441.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74635.617424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 77062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 74216.049383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst       127875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 68288.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 108571.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 70055.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68307.097208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70338.274880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76857.154013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 80923.152381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 94441.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74635.617424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 77062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 74216.049383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst       127875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 68288.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 108571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 70055.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68307.097208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70338.274880                       # average overall mshr miss latency
system.l2.replacements                           4528                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12469                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9258                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9258                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9258                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9258                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               28                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5933                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3391                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      4439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     31281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        83500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    229441500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     265245000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.027453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.569405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.441469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.363685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 82203.703704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 77813.432836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78200.920245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78220.289000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     27261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        73500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    200101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    231335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.027453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.569405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.441469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.363685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 72203.703704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67813.432836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        73500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68200.920245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68220.289000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         1887                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         1366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher           63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         4214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         1409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst          868                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst           55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         2586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     42171647                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     10678426                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher      2935982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     22976801                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       551500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      1621500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84307856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         2371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         1481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         4487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         1446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst          872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         2606                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.204133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.077650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.315217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.060842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.025588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.004587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.007675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.071738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 87131.502066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 92855.878261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 101240.758621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 84164.106227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 91135.135135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst       137875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        81075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87638.103950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     35431148                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      8496931                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher      2455483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     19703803                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      2466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       511500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      1261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70325865                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.194433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.070898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.282609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.058837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.022130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.004587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.006907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.067860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76857.154013                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 80923.152381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 94441.653846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74635.617424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 77062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst       127875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 70055.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77281.170330                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           39                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2936500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      2081000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       818000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      3394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.018477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.027261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.152174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.008713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 88984.848485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94590.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 116857.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data        84850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90485.294118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2112500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1420000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       686500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2975500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.015118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.022305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.130435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.008495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 78240.740741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 78888.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 114416.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 76294.871795                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79938.888889                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       81460                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.990283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     808.089450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1053.657645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6045.736801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   412.692694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      315.052554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2175.893504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    76.340388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3150.463094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9759.722534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    17.482089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1346.221150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6355.391186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   140.083366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    27.771501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    68.613444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.682801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   321.311951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     4.646771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     9.411179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   676.735895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.184501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.012594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.096145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.297843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.000534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.193951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.004275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.002094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.020652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4878                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.025330                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974670                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    446384                       # Number of tag accesses
system.l2.tags.data_accesses                   446384                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        29504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        26880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       188288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             279040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       168576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          168576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2634                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher     20366281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher      4638741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1148641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher     11663120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      1413711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3578457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       176714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     18554963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       309249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       795213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    129973099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             192618190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      1413711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       176714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       795213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2385638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116366126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116366126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116366126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher     20366281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher      4638741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1148641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher     11663120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      1413711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3578457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       176714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     18554963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       309249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       795213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    129973099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            308984316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000647878500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          157                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11545                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2454                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4360                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2634                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2634                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              279                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     47651881                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               129345631                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10936.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29686.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4360                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2634                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.963240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.817022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.137886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          754     43.31%     43.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          486     27.91%     71.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          129      7.41%     78.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      3.79%     82.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50      2.87%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      2.47%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      2.01%     89.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      2.24%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          139      7.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1741                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.662420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.189957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.396354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.27%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            78     49.68%     50.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            44     28.03%     78.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            18     11.46%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             5      3.18%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             4      2.55%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.64%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      1.27%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.64%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           157                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.598726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.570188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              113     71.97%     71.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.91%     73.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     20.38%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      5.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           157                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 278848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  166784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  279040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               168576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       192.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    192.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1441562000                       # Total gap between requests
system.mem_ctrls.avgGap                     206114.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        29504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         6720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         5056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        26880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       188224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       166784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 20366281.048327807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 4638740.802764467895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1148640.579732154030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 11663119.732664948329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 1413711.482747266535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3490100.223032314330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 176713.935343408317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 18554963.211057871580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 309249.386850964569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 795212.709045337397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 129928920.961240962148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115129128.876230522990                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           81                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     16075576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      4085267                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher      1363508                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      8605537                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      1136247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2709499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       344250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11530998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data       468000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst       513750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     82512999                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  33085215231                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     34871.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     38907.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     52442.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     32596.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     35507.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     33450.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     86062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     27454.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     66857.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     28541.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28046.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12560825.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7953960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4227630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            22041180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9510840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     114323040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        384564180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        232188960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          774809790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.842528                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    599373225                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     48360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    800935775                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4476780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2379465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9067800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4092480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     114323040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        288449640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        311237760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          734026965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.690600                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    811226223                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     48360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    589082777                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261718612000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                32000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2559099902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1451541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797776                       # Number of bytes of host memory used
host_op_rate                                  1451540                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   140.85                       # Real time elapsed on the host
host_tick_rate                             2100287083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   204449341                       # Number of instructions simulated
sim_ops                                     204449341                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.295825                       # Number of seconds simulated
sim_ticks                                295825284000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         5340                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         5343                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                 5018     84.59%     84.59% # number of callpals executed
system.cpu0.kern.callpal::rdps                    608     10.25%     94.84% # number of callpals executed
system.cpu0.kern.callpal::rti                     306      5.16%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5932                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      6239                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     306                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1377     24.45%     24.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.05%     24.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    303      5.38%     29.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     29.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3947     70.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5631                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1377     44.99%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.10%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     303      9.90%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.03%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1377     44.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3061                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            295466548500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2471500      0.00%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              119712500      0.04%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 744000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              809022500      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        296398499000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.348873                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.543598                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              307                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         6729                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            1                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         6743                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage           33                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.26%      0.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.04%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4468     82.34%     82.66% # number of callpals executed
system.cpu1.kern.callpal::rdps                    606     11.17%     93.83% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     93.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     324      5.97%     99.82% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.17%     99.98% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5426                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      6008                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     304                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1410     27.67%     27.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    303      5.95%     33.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     33.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3382     66.37%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5096                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1410     45.15%     45.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     303      9.70%     54.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.03%     54.88% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1409     45.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3123                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            294691556500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              119057500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1052500      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              512291000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        295323957500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.416617                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.612834                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 22                      
system.cpu1.kern.mode_good::user                   21                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 21                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                304                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.628571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.003289                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.122222                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         251146500     51.86%     51.86% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           233152500     48.14%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       269025                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           33                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       269319                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage          933                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    7      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  102      0.18%      0.19% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                47463     82.90%     83.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1214      2.12%     85.22% # number of callpals executed
system.cpu2.kern.callpal::rti                    8221     14.36%     99.58% # number of callpals executed
system.cpu2.kern.callpal::callsys                 108      0.19%     99.77% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.77% # number of callpals executed
system.cpu2.kern.callpal::rdunique                128      0.22%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 57251                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                     82143                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     345                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   25988     46.32%     46.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.21%     46.53% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    303      0.54%     47.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      0.01%     47.08% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  29695     52.92%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               56108                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    24696     49.57%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.24%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     303      0.61%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      0.01%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   24695     49.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                49816                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            284269720000     95.91%     95.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               70969500      0.02%     95.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              157483500      0.05%     95.99% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1941000      0.00%     95.99% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            11891912000      4.01%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        296392026000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.950285                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.831621                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.887859                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               6653                      
system.cpu2.kern.mode_good::user                 6654                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             8322                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6654                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.799447                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.888555                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      158231651000     52.90%     52.90% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        140874500000     47.10%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     102                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         9234                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            2                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         9266                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage           66                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.05%      0.05% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   23      0.40%      0.45% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4825     83.05%     83.49% # number of callpals executed
system.cpu3.kern.callpal::rdps                    636     10.95%     94.44% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.02%     94.46% # number of callpals executed
system.cpu3.kern.callpal::rti                     321      5.52%     99.98% # number of callpals executed
system.cpu3.kern.callpal::callsys                   1      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5810                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      6179                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     330                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    1623     29.75%     29.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    303      5.55%     35.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      7      0.13%     35.43% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3523     64.57%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5456                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1622     45.73%     45.73% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     303      8.54%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       7      0.20%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1615     45.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3547                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            295162502500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              118206000      0.04%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4948500      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              613262000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        295898919000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999384                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.458416                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.650110                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 10                      
system.cpu3.kern.mode_good::user                   10                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              344                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 10                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.029070                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.056497                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2620885000     99.85%     99.85% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             3971000      0.15%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      23                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       1391                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2344592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4681439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   100844                       # Number of branches fetched
system.switch_cpus0.committedInsts             679291                       # Number of instructions committed
system.switch_cpus0.committedOps               679291                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              234961                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              152196                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              82765                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.995973                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          71883                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              71883                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.004027                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               592798674                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2387281.582355                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        48988                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              33006                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      590411392.417645                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       651974                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              651974                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       891395                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       517778                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             152202                       # Number of load instructions
system.switch_cpus0.num_mem_refs               235270                       # number of memory refs
system.switch_cpus0.num_store_insts             83068                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         3163      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           408080     60.07%     60.54% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2494      0.37%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.91% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          156593     23.05%     83.96% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          83675     12.32%     96.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.28% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         25286      3.72%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            679291                       # Class of executed instruction
system.switch_cpus1.Branches                   112452                       # Number of branches fetched
system.switch_cpus1.committedInsts             779377                       # Number of instructions committed
system.switch_cpus1.committedOps               779377                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           55111                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              269686                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           34699                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              167197                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          20412                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             102489                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.995646                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         227612                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             227491                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.004354                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               590646551                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2571777.336157                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        66688                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              27565                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      588074773.663843                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       749649                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              749649                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      1034397                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       578925                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             167456                       # Number of load instructions
system.switch_cpus1.num_mem_refs               270320                       # number of memory refs
system.switch_cpus1.num_store_insts            102864                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         8292      1.06%      1.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           470037     60.30%     61.36% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2047      0.26%     61.62% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          170239     21.84%     83.47% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         102946     13.21%     96.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.02%     96.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          199      0.03%     96.72% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         25588      3.28%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            779534                       # Class of executed instruction
system.switch_cpus2.Branches                  7735996                       # Number of branches fetched
system.switch_cpus2.committedInsts           84030517                       # Number of instructions committed
system.switch_cpus2.committedOps             84030517                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        16988133                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_hits            31908483                       # DTB hits
system.switch_cpus2.dtb.data_misses             24157                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         3597130                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits             8453500                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6294                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       13391003                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           23454983                       # DTB write hits
system.switch_cpus2.dtb.write_misses            17863                       # DTB write misses
system.switch_cpus2.idle_fraction            0.004369                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       46412708                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           46412418                       # ITB hits
system.switch_cpus2.itb.fetch_misses              290                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.995631                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               592784784                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      590194755.319551                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts      6701171                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses          3730                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                 3730                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          428                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          422                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             765937                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2590028.680449                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     76603365                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            76603365                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    112212143                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     44989111                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            8462042                       # Number of load instructions
system.switch_cpus2.num_mem_refs             31935516                       # number of memory refs
system.switch_cpus2.num_store_insts          23473474                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      7040663      8.38%      8.38% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         44335088     52.75%     61.12% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           60898      0.07%     61.19% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     61.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3086      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             47      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             18      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8592128     10.22%     71.42% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23483866     27.94%     99.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          288      0.00%     99.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          290      0.00%     99.36% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        538322      0.64%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          84054695                       # Class of executed instruction
system.switch_cpus3.Branches                   104524                       # Number of branches fetched
system.switch_cpus3.committedInsts             713849                       # Number of instructions committed
system.switch_cpus3.committedOps               713849                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses            1270                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              242872                       # DTB hits
system.switch_cpus3.dtb.data_misses                42                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses             444                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              151622                       # DTB read hits
system.switch_cpus3.dtb.read_misses                31                       # DTB read misses
system.switch_cpus3.dtb.write_accesses            826                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              91250                       # DTB write hits
system.switch_cpus3.dtb.write_misses               11                       # DTB write misses
system.switch_cpus3.idle_fraction            0.995744                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          73720                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              73703                       # ITB hits
system.switch_cpus3.itb.fetch_misses               17                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.004256                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               591797838                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2518735.792109                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        58877                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          1075                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 1075                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          474                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          488                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              27177                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      589279102.207891                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       685899                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              685899                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       941789                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       534259                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             151804                       # Number of load instructions
system.switch_cpus3.num_mem_refs               243447                       # number of memory refs
system.switch_cpus3.num_store_insts             91643                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         5069      0.71%      0.71% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           432982     60.65%     61.36% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            2702      0.38%     61.74% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.74% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            152      0.02%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              3      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              1      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          155320     21.76%     83.52% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          91296     12.79%     96.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          467      0.07%     96.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          452      0.06%     96.44% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         25447      3.56%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            713891                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       227586                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2733                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2618483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5406336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8884                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1451                       # Transaction distribution
system.membus.trans_dist::ReadResp             520330                       # Transaction distribution
system.membus.trans_dist::WriteReq               3375                       # Transaction distribution
system.membus.trans_dist::WriteResp              3374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1819559                       # Transaction distribution
system.membus.trans_dist::CleanEvict           514782                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1319                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            516                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1648669                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1648648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        518879                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         4870                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6492705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6502356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6857920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        16796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    243794432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    243811228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255165340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6280                       # Total snoops (count)
system.membus.snoopTraffic                      24960                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2351617                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002254                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.047420                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2346317     99.77%     99.77% # Request fanout histogram
system.membus.snoop_fanout::1                    5300      0.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2351617                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9073498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11960772158                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7073141                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        11418313136                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177782                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177782                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177782                       # number of overall misses
system.iocache.overall_misses::total           177782                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20911451436                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20911451436                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20911451436                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20911451436                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177782                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177782                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177782                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177782                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117624.120755                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117624.120755                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117624.120755                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117624.120755                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           505                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    18.035714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177782                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177782                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177782                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177782                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12012065542                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12012065542                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12012065542                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12012065542                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67566.263975                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67566.263975                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67566.263975                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67566.263975                       # average overall mshr miss latency
system.iocache.replacements                    177782                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          374                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              374                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     46265381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     46265381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          374                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            374                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123704.227273                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123704.227273                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          374                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     27565381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     27565381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73704.227273                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73704.227273                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20865186055                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20865186055                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117611.303070                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117611.303070                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  11984500161                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  11984500161                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67553.324320                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67553.324320                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177782                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177782                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600038                       # Number of tag accesses
system.iocache.tags.data_accesses             1600038                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions          702                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          351                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 10836488.603989                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 79065514.056535                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          351    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       138000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    951979500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          351                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 294554107500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3803607500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          667                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 888321408.408408                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 271137467.802622                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          333    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974531500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   2570756000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 295811029000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260718117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          627                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          314                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 946157421.974522                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 138724581.504323                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       138000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973834500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          314                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   1435877000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 297093430500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260570595000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          617                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          309                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 957793529.126214                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 109127705.640583                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       138000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974542500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          309                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2656618000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 295958200500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260485084000                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  298829959500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     83928486                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       108037990                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     83928486                       # number of overall hits
system.cpu2.icache.overall_hits::total      108037990                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       135226                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        530089                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       135226                       # number of overall misses
system.cpu2.icache.overall_misses::total       530089                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   2076612500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2076612500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   2076612500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2076612500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     84063712                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    108568079                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     84063712                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    108568079                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.001609                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004883                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.001609                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004883                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 15356.606718                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  3917.478952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 15356.606718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  3917.478952                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           106662                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       762521                       # number of writebacks
system.cpu2.icache.writebacks::total           762521                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         2101                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2101                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         2101                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2101                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       133125                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       133125                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       235207                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       133125                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       368332                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   1897134500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1897134500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   3129479078                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   1897134500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   5026613578                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.001584                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001226                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.001584                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003393                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 14250.775587                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14250.775587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13305.212336                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 14250.775587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13646.964092                       # average overall mshr miss latency
system.cpu2.icache.replacements                762521                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     83928486                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      108037990                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       135226                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       530089                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   2076612500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2076612500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     84063712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    108568079                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.001609                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004883                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 15356.606718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  3917.478952                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         2101                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2101                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       133125                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       133125                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   1897134500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1897134500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.001584                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001226                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 14250.775587                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14250.775587                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       235207                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       235207                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   3129479078                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   3129479078                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13305.212336                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 13305.212336                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          484.327374                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          107097059                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           762682                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           140.421642                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   425.035665                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    35.359595                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    23.932114                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.830148                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.069062                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.046742                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.945952                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          331                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           94                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1          114                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.646484                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        217899352                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       217899352                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     29412889                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        36694300                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     29412889                       # number of overall hits
system.cpu2.dcache.overall_hits::total       36694300                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2293234                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2584000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2293234                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2584000                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 178225726000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 178225726000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 178225726000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 178225726000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     31706123                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39278300                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     31706123                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39278300                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.072328                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.065787                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.072328                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065787                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 77718.072382                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68972.804180                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 77718.072382                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68972.804180                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1852586                       # number of writebacks
system.cpu2.dcache.writebacks::total          1852586                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2293234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2293234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2293234                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2293234                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         3476                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3476                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 175932492000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 175932492000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 175932492000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 175932492000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    212972500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    212972500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.072328                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.058384                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.072328                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.058384                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76718.072382                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76718.072382                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76718.072382                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76718.072382                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61269.418872                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 61269.418872                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               2462407                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      7758649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12245154                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       599547                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       752382                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  41515706500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41515706500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data      8358196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12997536                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.071732                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057887                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 69245.124235                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55179.026744                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       599547                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       599547                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1193                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1193                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  40916159500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  40916159500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    212972500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    212972500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.071732                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.046128                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 68245.124235                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 68245.124235                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178518.440905                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178518.440905                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     21654240                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24449146                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1693687                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1831618                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 136710019500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 136710019500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23347927                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26280764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.072541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.069694                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80717.404987                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74638.936449                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1693687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1693687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         2283                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2283                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 135016332500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 135016332500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.072541                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 79717.404987                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 79717.404987                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        93326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       144646                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         4946                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        20369                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     71288500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     71288500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data        98272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       165015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.050330                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.123437                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 14413.364335                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3499.852717                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data         4946                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4946                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data     66342500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     66342500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.050330                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.029973                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 13413.364335                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13413.364335                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data        97988                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       141361                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          277                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22462                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      2009000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2009000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data        98265                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       163823                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.002819                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.137111                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7252.707581                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    89.439943                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          277                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      1732000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1732000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.002819                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001691                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6252.707581                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6252.707581                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          755.379429                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39401794                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2572759                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.314996                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   637.206788                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   118.172641                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.622272                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.115403                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.737675                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          788                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         81788055                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        81788055                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  298829959500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      1327320                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15599052                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      1327320                       # number of overall hits
system.cpu3.icache.overall_hits::total       15599052                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8819                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347814                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8819                       # number of overall misses
system.cpu3.icache.overall_misses::total       347814                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    144052500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    144052500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    144052500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    144052500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      1336139                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15946866                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      1336139                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15946866                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.006600                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021811                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.006600                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021811                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16334.334959                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   414.165330                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16334.334959                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   414.165330                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             6268                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       361891                       # number of writebacks
system.cpu3.icache.writebacks::total           361891                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          349                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          349                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          349                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          349                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8470                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8470                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher        14943                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8470                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23413                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    128837500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    128837500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher    231562186                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    128837500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    360399686                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.006339                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000531                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.006339                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001468                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 15211.038961                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15211.038961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 15496.365255                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 15211.038961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15393.144236                       # average overall mshr miss latency
system.cpu3.icache.replacements                361891                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      1327320                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15599052                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8819                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347814                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    144052500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    144052500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      1336139                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15946866                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.006600                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021811                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16334.334959                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   414.165330                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          349                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          349                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8470                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8470                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    128837500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    128837500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.006339                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000531                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 15211.038961                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15211.038961                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher        14943                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total        14943                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher    231562186                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total    231562186                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 15496.365255                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 15496.365255                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          502.100566                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15586766                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           361896                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.069738                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   442.411370                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    36.977705                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    22.711491                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.864085                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.072222                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.044358                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.980665                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          320                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4          309                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32256140                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32256140                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       449380                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5081565                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       449380                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5081565                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        20614                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        222626                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        20614                       # number of overall misses
system.cpu3.dcache.overall_misses::total       222626                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    537459500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    537459500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    537459500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    537459500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       469994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5304191                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       469994                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5304191                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.043860                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.041972                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.043860                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.041972                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 26072.547783                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  2414.181183                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 26072.547783                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  2414.181183                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       111474                       # number of writebacks
system.cpu3.dcache.writebacks::total           111474                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        20614                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        20614                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        20614                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        20614                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          441                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          441                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    516845500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    516845500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    516845500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    516845500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      4742500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      4742500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.043860                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.043860                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003886                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25072.547783                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25072.547783                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25072.547783                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25072.547783                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data 10753.968254                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 10753.968254                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                155388                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       256043                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3047119                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         9885                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       119497                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    156889000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    156889000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       265928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3166616                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.037172                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.037736                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 15871.421345                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  1312.911621                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         9885                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9885                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           28                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           28                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    147004000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    147004000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.037172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 14871.421345                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14871.421345                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       193337                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2034446                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        10729                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       103129                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    380570500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    380570500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       204066                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2137575                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.052576                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 35471.199553                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3690.237470                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        10729                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        10729                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          413                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          413                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    369841500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    369841500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.052576                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 34471.199553                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 34471.199553                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         3846                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        59603                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          322                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      4054500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4054500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         4168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        73806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.077255                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.192437                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12591.614907                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   285.467859                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          322                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          322                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      3732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.077255                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004363                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11591.614907                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11591.614907                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         3906                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        52412                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          247                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18509                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      2879000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2879000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         4153                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70921                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.059475                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.260981                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 11655.870445                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   155.545951                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          247                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          247                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      2632000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2632000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.059475                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003483                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 10655.870445                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 10655.870445                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          977.660289                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5293863                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           203116                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.063250                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   881.741394                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    95.918895                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861076                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.093671                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.954746                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          840                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          830                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11101792                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11101792                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  298829959500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       988928                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        73032075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       988928                       # number of overall hits
system.cpu0.icache.overall_hits::total       73032075                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         5137                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        506572                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         5137                       # number of overall misses
system.cpu0.icache.overall_misses::total       506572                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    118295500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    118295500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    118295500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    118295500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       994065                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     73538647                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       994065                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     73538647                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.005168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006889                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.005168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006889                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 23028.129258                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   233.521592                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 23028.129258                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   233.521592                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             3398                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       512874                       # number of writebacks
system.cpu0.icache.writebacks::total           512874                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          250                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         4887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         7099                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         4887                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11986                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    105691500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    105691500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher    165897000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    105691500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    271588500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.004916                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.004916                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 21627.071823                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21627.071823                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 23369.066066                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 21627.071823                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22658.810279                       # average overall mshr miss latency
system.cpu0.icache.replacements                512874                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       988928                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       73032075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         5137                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       506572                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    118295500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    118295500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       994065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     73538647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.005168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006889                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 23028.129258                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   233.521592                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          250                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         4887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    105691500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    105691500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.004916                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 21627.071823                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21627.071823                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         7099                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         7099                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher    165897000                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total    165897000                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 23369.066066                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 23369.066066                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.533644                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           73011324                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           512909                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           142.347520                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   451.755483                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    35.818758                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    23.959402                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.882335                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.069959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.046796                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999089                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          306                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4          276                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.597656                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.402344                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        147590715                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       147590715                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       326406                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15052053                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       326406                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15052053                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         9234                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2592576                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         9234                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2592576                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    136681500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    136681500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    136681500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    136681500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       335640                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17644629                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       335640                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17644629                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.027512                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.146933                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.027512                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.146933                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14801.981806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    52.720345                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14801.981806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    52.720345                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354153                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354153                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         9234                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9234                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         9234                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9234                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          626                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          626                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    127447500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127447500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    127447500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127447500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     55214000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     55214000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.027512                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.027512                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13801.981806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13801.981806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13801.981806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13801.981806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 88201.277955                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 88201.277955                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549519                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       205929                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9976081                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         5010                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     63273500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     63273500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       210939                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12275996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.023751                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.187351                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12629.441118                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    27.511234                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         5010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          230                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          230                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     58263500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     58263500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     55214000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     55214000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.023751                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11629.441118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11629.441118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240060.869565                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240060.869565                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       120477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5075972                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         4224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       292661                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     73408000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     73408000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       124701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5368633                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.033873                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054513                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 17378.787879                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   250.829458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         4224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          396                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          396                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     69184000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     69184000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.033873                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 16378.787879                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16378.787879                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         2993                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       209423                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12645                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1951500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1951500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         3133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       222068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.044686                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.056942                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13939.285714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   154.329775                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1811500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1811500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.044686                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000630                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12939.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12939.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         2622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       210353                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          435                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11426                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      6562000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6562000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         3057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       221779                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.142296                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051520                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 15085.057471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total   574.304218                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          435                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          435                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      6127000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6127000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.142296                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001961                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 14085.057471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14085.057471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          999.388718                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17852263                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2584551                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907298                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   891.655963                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   107.732755                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.870758                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.105208                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.975966                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          930                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          915                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38762433                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38762433                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  298829959500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1376262                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6391547                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1376262                       # number of overall hits
system.cpu1.icache.overall_hits::total        6391547                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         6987                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         44718                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         6987                       # number of overall misses
system.cpu1.icache.overall_misses::total        44718                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    136119500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    136119500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    136119500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    136119500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1383249                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6436265                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1383249                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6436265                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.005051                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006948                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.005051                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006948                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 19481.823386                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  3043.953218                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 19481.823386                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  3043.953218                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             5077                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        55212                       # number of writebacks
system.cpu1.icache.writebacks::total            55212                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          318                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          318                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          318                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          318                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher        11350                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6669                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18019                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    118715500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    118715500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher    194347397                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    118715500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    313062897                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.004821                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.004821                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002800                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 17801.094617                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17801.094617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17123.118678                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 17801.094617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17374.043898                       # average overall mshr miss latency
system.cpu1.icache.replacements                 55212                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1376262                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6391547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         6987                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        44718                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    136119500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    136119500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1383249                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6436265                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.005051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006948                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 19481.823386                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  3043.953218                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          318                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          318                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6669                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6669                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    118715500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    118715500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 17801.094617                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17801.094617                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher        11350                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total        11350                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher    194347397                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total    194347397                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17123.118678                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 17123.118678                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          500.681874                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6023503                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            55238                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           109.046363                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   440.984114                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    36.120726                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    23.577034                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.861297                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.070548                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.046049                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.977894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          312                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          302                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12928280                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12928280                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       460109                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2106335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       460109                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2106335                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        19387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         54107                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        19387                       # number of overall misses
system.cpu1.dcache.overall_misses::total        54107                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    596153500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    596153500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    596153500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    596153500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       479496                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2160442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       479496                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2160442                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.040432                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025044                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.040432                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025044                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30750.167638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11018.047572                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30750.167638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11018.047572                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26279                       # number of writebacks
system.cpu1.dcache.writebacks::total            26279                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        19387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        19387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        19387                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19387                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          315                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          315                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    576766500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    576766500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    576766500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    576766500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.040432                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008974                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.040432                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008974                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29750.167638                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29750.167638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29750.167638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29750.167638                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40473                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       265915                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1319315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         9460                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        32224                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    119278000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    119278000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       275375                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1351539                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.034353                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023842                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 12608.668076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3701.526812                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         9460                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9460                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    109818000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    109818000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.034353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006999                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11608.668076                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11608.668076                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       194194                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        787020                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9927                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21883                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    476875500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    476875500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       204121                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       808903                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.048633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027053                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 48038.229072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21792.053192                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          315                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          315                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    466948500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    466948500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.048633                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012272                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 47038.229072                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47038.229072                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         3105                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14949                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1198                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2632500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2632500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         3329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.067287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074193                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11752.232143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2197.412354                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          224                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.067287                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013873                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10752.232143                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10752.232143                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         3135                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14403                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          185                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1655                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      2590500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2590500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         3320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16058                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.055723                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103064                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 14002.702703                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  1565.256798                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      2405500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2405500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.055723                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011521                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 13002.702703                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13002.702703                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2559099902500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          903.766970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2025478                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            51025                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            39.695796                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   804.323904                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    99.443066                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.785473                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.097112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.882585                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          876                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          867                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4437195                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4437195                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1451                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1008343                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3375                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3393085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       394796                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1075916                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2259                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           925                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1697087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1697087                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        394800                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       612461                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4910                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        17310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         6625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        25321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1104253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6894799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        37509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        13107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8115235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       738560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        50468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1080256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       524552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     47114752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    258466012                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1600384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       378580                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              309953564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2177886                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105542656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4881887                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393381                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4726142     96.81%     96.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  67678      1.39%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18512      0.38%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  68411      1.40%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1144      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4881887                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4917465447                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3449052327                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         552157934                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           7226983                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          18777947                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3074977                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8816113                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           9248486                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          12959863                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27993                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         2666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         4699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       230339                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         7640                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2059                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          311                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         2799                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4027                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       131081                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       136832                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4292                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         2358                       # number of demand (read+write) hits
system.l2.demand_hits::total                   529103                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         2666                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         4699                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       230339                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         7640                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2059                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          311                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         2799                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4027                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       131081                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       136832                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4292                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         2358                       # number of overall hits
system.l2.overall_hits::total                  529103                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         4715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          384                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst          487                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          218                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          362                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          254                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         1950                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      2157162                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          187                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         1067                       # number of demand (read+write) misses
system.l2.demand_misses::total                2167924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          558                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          580                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         4715                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          384                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst          487                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          218                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          362                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          254                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         1950                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      2157162                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          187                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         1067                       # number of overall misses
system.l2.overall_misses::total               2167924                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     48321216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     51881234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    416700380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     34187230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     43253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     19156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     32736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     21781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    180869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 171058337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     17223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     86765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     172011213060                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     48321216                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     51881234                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    416700380                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     34187230                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     43253000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     19156500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     32736000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     21781500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    180869500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 171058337500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     17223500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     86765500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    172011213060                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         3224                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         5279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       235054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         8024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         3161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       133031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      2293994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data         3425                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2697027                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         3224                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         5279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       235054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         8024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         3161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       133031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      2293994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data         3425                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2697027                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.173077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.109869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.020059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.047856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.191280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.412098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.114521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.059332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.014658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.940352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.041750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.311533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.803820                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.173077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.109869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.020059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.047856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.191280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.412098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.114521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.059332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.014658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.940352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.041750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.311533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.803820                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86597.161290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 89450.403448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88377.599152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 89029.244792                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 88815.195072                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 87873.853211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 90430.939227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 85753.937008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 92753.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79297.863350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 92104.278075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 81317.244611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79343.746856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86597.161290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 89450.403448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88377.599152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 89029.244792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 88815.195072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 87873.853211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 90430.939227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 85753.937008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 92753.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79297.863350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 92104.278075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 81317.244611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79343.746856                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1642151                       # number of writebacks
system.l2.writebacks::total                   1642151                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher          111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher          210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst          156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 610                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher          111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher          210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst          156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                610                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         4714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst          331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         1950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      2157162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         1067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2167314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         4714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst          331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         1950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      2157162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         1067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2167314                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          618                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          305                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         3471                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          432                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4826                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     34944718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     30167753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    369506383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     30259230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     27134001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     16976500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     19454500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     19241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    161369500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 149486716502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     14819000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     76095500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 150286685087                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     34944718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     30167753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    369506383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     30259230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     27134001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     16976500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     19454500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     19241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    161369500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 149486716502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     14819000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     76095500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 150286685087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     52331000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    198002500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data      4392500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    254726000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.138648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.070089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.020055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.047732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.130008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.412098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.074976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.059332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.014658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.940352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.040411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.311533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.803594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.138648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.070089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.020055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.047732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.130008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.412098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.074976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.059332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.014658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.940352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.040411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.311533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.803594                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78176.102908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 81534.467568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78384.892448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79005.822454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 81975.833837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 77873.853211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82086.497890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 75753.937008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82753.589744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69297.862887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 81872.928177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 71317.244611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69342.368059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78176.102908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 81534.467568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78384.892448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79005.822454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 81975.833837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 77873.853211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82086.497890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 75753.937008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82753.589744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69297.862887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 81872.928177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 71317.244611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69342.368059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 84677.993528                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 57044.799770                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data 10167.824074                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 52782.014090                       # average overall mshr uncacheable latency
system.l2.replacements                        2164619                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          230                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         1193                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data           28                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1451                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     52331000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    198002500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      4392500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    254726000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227526.086957                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165970.243085                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 175552.033081                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          388                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          305                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         2278                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          404                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3375                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      1750934                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1750934                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1750934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1750934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       298401                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           298401                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       298401                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       298401                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          920                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1100                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          178                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          177                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                495                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         1098                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1595                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.162113                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.903061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.059322                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.726776                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.310345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 25285.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   221.804511                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   417.171717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          178                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          177                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           495                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3513000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      3512000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       136500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      2647500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9809000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.162113                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.903061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.059322                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.726776                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.310345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19735.955056                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19841.807910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19906.015038                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19816.161616                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          307                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                409                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          367                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            590                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.163488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.012195                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.821918                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.306780                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data   983.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   488.950276                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          181                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      1177000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1184500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1176000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3557000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.163488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.012195                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.821918                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.306780                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19616.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19741.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19651.933702                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1999                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        45037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          821                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47860                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data      1648006                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1648808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      7796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     11202000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data 131997866500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     46927000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132063791500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      1693043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         1408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1696668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.965909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.061062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.973399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.416903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91717.647059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 86169.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80095.501169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 79943.781942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80096.525187                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data      1648006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1648808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      6946000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9902000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data 115517806001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data     41057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115575711001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.965909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.061062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.973399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.416903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 81717.647059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 76169.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70095.500867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 69943.781942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70096.524884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         2666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         4699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       230339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         7640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         2799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       131081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             385575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         4715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         1950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     48321216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     51881234                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    416700380                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     34187230                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     43253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     32736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    180869500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     17223500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    825172060                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         3224                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         5279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       235054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         8024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         3161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       133031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         394798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.173077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.109869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.020059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.047856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.191280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.114521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.014658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.041750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86597.161290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 89450.403448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88377.599152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 89029.244792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 88815.195072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 90430.939227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 92753.589744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 92104.278075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89468.942860                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher          111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher          210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst          156                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          125                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           610                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          447                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         4714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst          331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         1950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     34944718                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     30167753                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    369506383                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     30259230                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     27134001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     19454500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    161369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     14819000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    687655085                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.138648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.070089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.020055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.047732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.130008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.074976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.014658                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.040411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021816                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78176.102908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 81534.467568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78384.892448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79005.822454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 81975.833837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 82086.497890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 82753.589744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 81872.928177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79839.206432                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        91795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         1537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             95668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       509156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data          480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          509893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     11360500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     10579500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  39060471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data     39838500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39122249500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       600951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         2017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        605561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.301587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.057621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.847250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.237977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 85417.293233                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 85318.548387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76716.116475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 82996.875000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76726.390635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       509156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data          480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       509893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     10030500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      9339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  33968910501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     35038500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34023319001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.301587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.057621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.847250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.237977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.842018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75417.293233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75318.548387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 66716.115495                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 72996.875000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66726.389656                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32751.946355                       # Cycle average of tags in use
system.l2.tags.total_refs                     6715299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2169529                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.095280                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      89.812656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       31.802183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       88.654290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    20.809421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       12.075464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       27.497934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    13.633096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       37.641275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      101.877764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   215.309162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       37.774144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       53.467860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    12.954080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     6.216433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     7.090511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     7.050702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data    79.509520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    89.674978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 31780.140951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     3.064791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    35.889139                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.002706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.000635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.006571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.002426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.002737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.969853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.001095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999510                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        30827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.022308                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.977692                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44262897                       # Number of tag accesses
system.l2.tags.data_accesses                 44262897                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        28608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        23680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       301632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        15168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       124800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    138047552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        67840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138696768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       124800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        11584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        172736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116451776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116451776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         4713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         1950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      2156993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2167137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1819559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1819559                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        96706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        80047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1019629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        82860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        71610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        47163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        51274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        54951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       421871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    466652310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        39158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data       229325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468846902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        71610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        51274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       421871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        39158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           583912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      393650517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            393650517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      393650517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        96706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        80047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1019629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        82860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        71610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        47163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        51274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        54951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       421871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    466652310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        39158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data       229325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            862497419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1819559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      4713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   2156992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      1059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000783342500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       110112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       110112                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5969663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1716652                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2167137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1819559                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2167137                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1819559                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            136330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            132777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            132935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            134036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            133586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            133477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           134767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           136843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           137543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           137432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           138221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            114411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            114099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            114352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            112916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113309                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21264178533                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10835670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             61897941033                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9812.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28562.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       307                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1963077                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1654420                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2167137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1819559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2163639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 102644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 103280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 113082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 115670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 113492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 113366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 113942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 114253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 114686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    899                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       369183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    691.112906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   508.295760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.237891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41887     11.35%     11.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33860      9.17%     20.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25545      6.92%     27.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20881      5.66%     33.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19445      5.27%     38.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18059      4.89%     43.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19091      5.17%     48.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19641      5.32%     53.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       170774     46.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       369183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       110112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.681206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.998273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         107362     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1212      1.10%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1205      1.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          129      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          102      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           16      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           29      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           10      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           18      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        110112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       110112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.524584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.368581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23        107846     97.94%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          1703      1.55%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           166      0.15%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            70      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            30      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            36      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71            36      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            40      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            47      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            28      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           71      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        110112                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              138696576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116451520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138696768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116451776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       468.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       393.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    468.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    393.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  295831782000                       # Total gap between requests
system.mem_ctrls.avgGap                      74204.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        28608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        23680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       301632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        24512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        21184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        15168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        16192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       124800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    138047488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        11584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        67776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116451520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 96705.729859115076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 80047.248429245141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1019628.869856844191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 82859.719320002405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 71609.835756973363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 47162.973398852540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 51273.507777651619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 54735.010412429787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 421870.633613589278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 466652093.199714422226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 39158.248555928032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 229108.205639380030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 393649651.663986861706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         4713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst          331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         1950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      2156993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1819559                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     15942303                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     14535822                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    171528788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     14149056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     13014690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      8014249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      9386249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      8844750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     79192923                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  61523520207                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      7169249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     32642747                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7274361489587                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     35665.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     39286.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     36394.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     36942.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     39319.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     36762.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     39604.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34821.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     40611.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28522.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     39609.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     30795.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3997870.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1316194740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            699551325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7765849560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4737640680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23352632160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      73247036610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51915193920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       163034098995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.116175                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133178722200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9878440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 152774831050                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1319843280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            701498160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7707508620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4760436420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23352632160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      75992080800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49606148640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       163440148080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.488773                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 127112987445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9878440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 158840552055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 297381290500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1825                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1825                       # Transaction distribution
system.iobus.trans_dist::WriteReq              180783                       # Transaction distribution
system.iobus.trans_dist::WriteResp             180782                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          605                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9651                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  365215                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          303                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16796                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11373900                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3302001                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               103500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178156000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6276000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           925933436                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.3                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5152000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              491001                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4182711196500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 731090                       # Simulator instruction rate (inst/s)
host_mem_usage                                 799824                       # Number of bytes of host memory used
host_op_rate                                   731090                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4689.39                       # Real time elapsed on the host
host_tick_rate                              346230841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3428366778                       # Number of instructions simulated
sim_ops                                    3428366778                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.623611                       # Number of seconds simulated
sim_ticks                                1623611294000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued       746940                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           62                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified       747606                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage         9466                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                 1676      1.89%      1.89% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 4783      5.40%      7.30% # number of callpals executed
system.cpu0.kern.callpal::tbi                      16      0.02%      7.32% # number of callpals executed
system.cpu0.kern.callpal::swpipl                58239     65.80%     73.11% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3937      4.45%     77.56% # number of callpals executed
system.cpu0.kern.callpal::rti                    7069      7.99%     85.55% # number of callpals executed
system.cpu0.kern.callpal::callsys                1394      1.57%     87.12% # number of callpals executed
system.cpu0.kern.callpal::imb                      16      0.02%     87.14% # number of callpals executed
system.cpu0.kern.callpal::rdunique              11384     12.86%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 88514                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    165384                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1603                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   22667     32.72%     32.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1663      2.40%     35.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   2335      3.37%     38.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  42611     61.51%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               69276                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    22667     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1663      3.45%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    2335      4.85%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   21500     44.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                48165                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1602534563500     98.71%     98.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              826092500      0.05%     98.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1998399500      0.12%     98.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            18162057000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1623521112500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.504565                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.695262                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               5264                      
system.cpu0.kern.mode_good::user                 5264                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            11851                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               5264                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.444182                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.615133                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      881513123000     45.96%     45.96% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1036363477000     54.04%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    4783                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       744079                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           54                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       744699                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage         9545                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                 2208      2.40%      2.40% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 4580      4.99%      7.39% # number of callpals executed
system.cpu1.kern.callpal::tbi                      16      0.02%      7.41% # number of callpals executed
system.cpu1.kern.callpal::swpipl                57959     63.10%     70.50% # number of callpals executed
system.cpu1.kern.callpal::rdps                   4110      4.47%     74.98% # number of callpals executed
system.cpu1.kern.callpal::rti                    7589      8.26%     83.24% # number of callpals executed
system.cpu1.kern.callpal::callsys                1584      1.72%     84.96% # number of callpals executed
system.cpu1.kern.callpal::imb                      16      0.02%     84.98% # number of callpals executed
system.cpu1.kern.callpal::rdunique              13797     15.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 91859                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    171055                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    1596                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   24450     35.30%     35.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1663      2.40%     37.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   2108      3.04%     40.74% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  41047     59.26%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               69268                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    24450     47.42%     47.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1663      3.23%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    2108      4.09%     54.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   23342     45.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                51563                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1605187174500     98.84%     98.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              816073500      0.05%     98.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1818627500      0.11%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            16199545000      1.00%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1624021420500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.568665                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.744399                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               6268                      
system.cpu1.kern.mode_good::user                 5811                      
system.cpu1.kern.mode_good::idle                  457                      
system.cpu1.kern.mode_switch::kernel             9527                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               5811                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2642                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.657920                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.172975                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697219                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       45933892000      2.41%      2.41% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        1016907546000     53.44%     55.85% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        840101247500     44.15%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    4580                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       890446                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           76                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       891297                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage        10999                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                 3047      2.75%      2.75% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 5017      4.52%      7.27% # number of callpals executed
system.cpu2.kern.callpal::tbi                      16      0.01%      7.28% # number of callpals executed
system.cpu2.kern.callpal::swpipl                72798     65.62%     72.90% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4345      3.92%     76.82% # number of callpals executed
system.cpu2.kern.callpal::rti                    8812      7.94%     84.76% # number of callpals executed
system.cpu2.kern.callpal::callsys                2187      1.97%     86.73% # number of callpals executed
system.cpu2.kern.callpal::imb                      16      0.01%     86.75% # number of callpals executed
system.cpu2.kern.callpal::rdunique              14705     13.25%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                110943                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    198409                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                    1286                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   31755     37.30%     37.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1663      1.95%     39.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2235      2.63%     41.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  49477     58.12%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               85130                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    31755     47.52%     47.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1663      2.49%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2235      3.34%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   31170     46.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                66823                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1601736967000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              834602500      0.05%     98.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1704503500      0.10%     98.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            19334968000      1.19%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1623611041000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.629990                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.784952                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               7301                      
system.cpu2.kern.mode_good::user                 7301                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            13829                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               7301                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.527949                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.691055                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      531523780500     32.74%     32.74% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1092087260500     67.26%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    5017                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued       788350                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           44                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified       788920                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        10502                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                 1688      1.67%      1.67% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 5261      5.22%      6.89% # number of callpals executed
system.cpu3.kern.callpal::tbi                      16      0.02%      6.91% # number of callpals executed
system.cpu3.kern.callpal::swpipl                64070     63.52%     70.43% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3952      3.92%     74.34% # number of callpals executed
system.cpu3.kern.callpal::rti                    7708      7.64%     81.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                1903      1.89%     83.87% # number of callpals executed
system.cpu3.kern.callpal::imb                      16      0.02%     83.89% # number of callpals executed
system.cpu3.kern.callpal::rdunique              16252     16.11%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                100866                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    184560                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    1658                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   25929     34.19%     34.19% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1664      2.19%     36.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   3962      5.22%     41.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  44284     58.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               75839                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    25929     44.88%     44.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1664      2.88%     47.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    3962      6.86%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   26218     45.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                57773                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1603011071500     98.71%     98.71% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              826967500      0.05%     98.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             2441966500      0.15%     98.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            17741440000      1.09%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1624021445500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.592042                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.761785                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel               5874                      
system.cpu3.kern.mode_good::user                 5874                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            12969                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               5874                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.452926                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.623468                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      825941770500     43.20%     43.20% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        1085825943500     56.80%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    5261                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2181434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4194624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                 58028030                       # Number of branches fetched
system.switch_cpus0.committedInsts          782624274                       # Number of instructions committed
system.switch_cpus0.committedOps            782624274                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       214501791                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           221537263                       # DTB hits
system.switch_cpus0.dtb.data_misses             59762                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       156587126                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           160026896                       # DTB read hits
system.switch_cpus0.dtb.read_misses             49815                       # DTB read misses
system.switch_cpus0.dtb.write_accesses       57914665                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits           61510367                       # DTB write hits
system.switch_cpus0.dtb.write_misses             9947                       # DTB write misses
system.switch_cpus0.idle_fraction            0.332995                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses      765691707                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits          765678567                       # ITB hits
system.switch_cpus0.itb.fetch_misses            13140                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.667005                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3247040549                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2165791196.136313                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts     53377006                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        470983                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               470983                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       148161                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       150632                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1027860                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1081249352.863687                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    727940692                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           727940692                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1079969682                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    611254626                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          160132746                       # Number of load instructions
system.switch_cpus0.num_mem_refs            221673054                       # number of memory refs
system.switch_cpus0.num_store_insts          61540308                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass     50863521      6.50%      6.50% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        508231135     64.93%     71.43% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          366525      0.05%     71.48% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         232998      0.03%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          16669      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           5187      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       160233857     20.47%     91.98% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       61443256      7.85%     99.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead       109300      0.01%     99.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       106829      0.01%     99.86% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1074759      0.14%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         782684036                       # Class of executed instruction
system.switch_cpus1.Branches                 56258377                       # Number of branches fetched
system.switch_cpus1.committedInsts          780053027                       # Number of instructions committed
system.switch_cpus1.committedOps            780053027                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       203263299                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           210810284                       # DTB hits
system.switch_cpus1.dtb.data_misses             61281                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       148590207                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           151968495                       # DTB read hits
system.switch_cpus1.dtb.read_misses             49829                       # DTB read misses
system.switch_cpus1.dtb.write_accesses       54673092                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits           58841789                       # DTB write hits
system.switch_cpus1.dtb.write_misses            11452                       # DTB write misses
system.switch_cpus1.idle_fraction            0.343403                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses      762258614                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits          762244419                       # ITB hits
system.switch_cpus1.itb.fetch_misses            14195                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.656597                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3248042841                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2132653824.314035                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts     51711760                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses        471086                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts               471086                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       154046                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       156493                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1029236                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1115389016.685965                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    728309316                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           728309316                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1085226319                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    615956359                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          152076643                       # Number of load instructions
system.switch_cpus1.num_mem_refs            210949552                       # number of memory refs
system.switch_cpus1.num_store_insts          58872909                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass     47998748      6.15%      6.15% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        519208543     66.56%     72.71% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          352503      0.05%     72.75% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     72.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         232336      0.03%     72.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     72.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          20062      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           6309      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       152207967     19.51%     92.30% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       58775706      7.53%     99.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead       107413      0.01%     99.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       104966      0.01%     99.86% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1099755      0.14%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         780114308                       # Class of executed instruction
system.switch_cpus2.Branches                 63420956                       # Number of branches fetched
system.switch_cpus2.committedInsts          837179243                       # Number of instructions committed
system.switch_cpus2.committedOps            837179243                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       224047111                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits           234196126                       # DTB hits
system.switch_cpus2.dtb.data_misses             67737                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       163279662                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           167804408                       # DTB read hits
system.switch_cpus2.dtb.read_misses             54545                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       60767449                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           66391718                       # DTB write hits
system.switch_cpus2.dtb.write_misses            13192                       # DTB write misses
system.switch_cpus2.idle_fraction            0.285064                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses      812061381                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits          812045172                       # ITB hits
system.switch_cpus2.itb.fetch_misses            16209                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.714936                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3247222588                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2321557843.002570                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     58114657                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        516793                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               516793                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       166310                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       169010                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1212248                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      925664744.997430                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    778950901                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           778950901                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1156880816                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    652415945                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          167924761                       # Number of load instructions
system.switch_cpus2.num_mem_refs            234351289                       # number of memory refs
system.switch_cpus2.num_store_insts          66426528                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass     53836805      6.43%      6.43% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        546809090     65.31%     71.74% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          392503      0.05%     71.79% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     71.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         252819      0.03%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          19684      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           6190      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       168116538     20.08%     91.90% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       66319659      7.92%     99.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead       120400      0.01%     99.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       117700      0.01%     99.85% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1255592      0.15%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         837246980                       # Class of executed instruction
system.switch_cpus3.Branches                 58183756                       # Number of branches fetched
system.switch_cpus3.committedInsts          824060893                       # Number of instructions committed
system.switch_cpus3.committedOps            824060893                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       220667302                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           227848815                       # DTB hits
system.switch_cpus3.dtb.data_misses             65356                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       159944831                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           163436003                       # DTB read hits
system.switch_cpus3.dtb.read_misses             54918                       # DTB read misses
system.switch_cpus3.dtb.write_accesses       60722471                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits           64412812                       # DTB write hits
system.switch_cpus3.dtb.write_misses            10438                       # DTB write misses
system.switch_cpus3.idle_fraction            0.302450                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses      806797985                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits          806783708                       # ITB hits
system.switch_cpus3.itb.fetch_misses            14277                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.697550                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3248042891                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2265670931.003809                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts     53379429                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses        547603                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts               547603                       # number of float instructions
system.switch_cpus3.num_fp_register_reads       182615                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       185218                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1109546                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      982371959.996191                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    769159893                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           769159893                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1144207395                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    649479909                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          163556850                       # Number of load instructions
system.switch_cpus3.num_mem_refs            228001632                       # number of memory refs
system.switch_cpus3.num_store_insts          64444782                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass     50998337      6.19%      6.19% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        543034024     65.89%     72.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          396381      0.05%     72.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     72.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         260924      0.03%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          22552      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv           6994      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     72.16% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       163644804     19.86%     92.02% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       64325787      7.81%     99.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead       129868      0.02%     99.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       127265      0.02%     99.86% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       1179313      0.14%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         824126249                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      5104377                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3846                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14832770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33168165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42205                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  55                       # Transaction distribution
system.membus.trans_dist::ReadResp             985325                       # Transaction distribution
system.membus.trans_dist::WriteReq              23908                       # Transaction distribution
system.membus.trans_dist::WriteResp             23909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1536795                       # Transaction distribution
system.membus.trans_dist::CleanEvict           478096                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           100198                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          61061                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1033204                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1032300                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        985270                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        47927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6212194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6260121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6260121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       191179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    227479360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    227670539                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               227670539                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           161675                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2203696                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2203696    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2203696                       # Request fanout histogram
system.membus.reqLayer0.occupancy            52385496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10225669602                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        10795535154                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         3274                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1637                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 285055577.274893                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 381313104.481894                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974531000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1637                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 1455333029001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 466635979999                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         3983                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1992                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 395016545.432229                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 429222608.248065                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows            1      0.05%      0.05% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1991     99.95%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974628000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1992                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1135120120499                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 786872958501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260718117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         3832                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1917                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 437010128.325509                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 426129954.638624                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1917    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973834500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1917                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1084392185500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 837748416000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260570595000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         3809                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1906                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 447802660.020986                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 430589214.154639                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1906    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974626000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1906                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1068714242500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 853511870000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260485084000                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1922441253500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    920724318                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       944833822                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    920724318                       # number of overall hits
system.cpu2.icache.overall_hits::total      944833822                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       586374                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        981237                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       586374                       # number of overall misses
system.cpu2.icache.overall_misses::total       981237                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   8841916000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   8841916000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   8841916000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   8841916000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    921310692                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    945815059                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    921310692                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    945815059                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000636                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000636                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 15078.970077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  9010.989190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 15078.970077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  9010.989190                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           355515                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      1936044                       # number of writebacks
system.cpu2.icache.writebacks::total          1936044                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        17013                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        17013                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        17013                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        17013                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       569361                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       569361                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       972494                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       569361                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1541855                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   8058752500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   8058752500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  12752675170                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   8058752500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  20811427670                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000618                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000602                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000618                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 14154.029693                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14154.029693                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13113.371568                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 14154.029693                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13497.655532                       # average overall mshr miss latency
system.cpu2.icache.replacements               1936044                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    920724318                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      944833822                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       586374                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       981237                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   8841916000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   8841916000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    921310692                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    945815059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000636                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 15078.970077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  9010.989190                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        17013                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        17013                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       569361                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       569361                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   8058752500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   8058752500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 14154.029693                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14154.029693                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       972494                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       972494                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  12752675170                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  12752675170                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13113.371568                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 13113.371568                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          495.069112                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          945477166                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1936205                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           488.314598                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   260.048729                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   140.081447                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    94.938937                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.507908                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.273597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.185428                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.966932                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          304                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           65                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3          177                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1893566835                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1893566835                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    260023605                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       267305016                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    260023605                       # number of overall hits
system.cpu2.dcache.overall_hits::total      267305016                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5699273                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5990039                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5699273                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5990039                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 262646326500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 262646326500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 262646326500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 262646326500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    265722878                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    273295055                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    265722878                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    273295055                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.021448                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021918                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.021448                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021918                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 46084.180649                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43847.181379                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 46084.180649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43847.181379                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4727722                       # number of writebacks
system.cpu2.dcache.writebacks::total          4727722                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      5699273                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5699273                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      5699273                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5699273                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        10043                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        10043                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 256947053500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 256947053500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 256947053500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 256947053500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    212972500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    212972500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.021448                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020854                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.021448                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.020854                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 45084.180649                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45084.180649                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 45084.180649                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45084.180649                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 21206.063925                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 21206.063925                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               5767824                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    173204416                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      177690921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2897646                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3050481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  89711818500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  89711818500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    176102062                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    180741402                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016454                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016878                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 30960.241003                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29409.073028                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2897646                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2897646                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1193                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1193                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  86814172500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  86814172500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    212972500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    212972500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016454                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016032                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 29960.241003                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29960.241003                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178518.440905                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178518.440905                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     86819189                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      89614095                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2801627                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2939558                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 172934508000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 172934508000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     89620816                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     92553653                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.031261                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031761                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 61726.456805                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58830.105751                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2801627                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2801627                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         8850                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         8850                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 170132881000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 170132881000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.031261                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.030270                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 60726.456805                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60726.456805                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       196788                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       248108                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        27834                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        43257                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    351227000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    351227000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       224622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       291365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.123915                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.148463                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 12618.631889                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8119.541346                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        27834                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        27834                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    323393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    323393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.123915                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.095530                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 11618.631889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11618.631889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       203941                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       247314                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        19372                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        41557                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data    111984500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    111984500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       223313                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       288871                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.086748                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.143860                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  5780.740244                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2694.720504                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        19372                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        19372                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     92634500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     92634500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.086748                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.067061                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  4781.875903                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4781.875903                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       166500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       166500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          854.362743                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          273819414                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5966005                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            45.896612                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   389.860967                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   464.501777                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.380724                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.453615                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.834339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        553717611                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       553717611                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1922441253500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    825053858                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       839325590                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    825053858                       # number of overall hits
system.cpu3.icache.overall_hits::total      839325590                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       408530                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        747525                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       408530                       # number of overall misses
system.cpu3.icache.overall_misses::total       747525                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   6102980500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   6102980500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   6102980500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   6102980500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    825462388                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    840073115                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    825462388                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    840073115                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000495                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000890                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000495                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000890                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14938.879642                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  8164.249356                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14938.879642                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  8164.249356                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           215040                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1395223                       # number of writebacks
system.cpu3.icache.writebacks::total          1395223                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst        13866                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        13866                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst        13866                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        13866                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       394664                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       394664                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       662081                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       394664                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1056745                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   5555828500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   5555828500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   8643074859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   5555828500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  14198903359                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000478                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000470                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000478                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001258                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 14077.363276                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14077.363276                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13054.407027                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 14077.363276                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13436.451896                       # average overall mshr miss latency
system.cpu3.icache.replacements               1395223                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    825053858                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      839325590                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       408530                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       747525                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   6102980500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   6102980500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    825462388                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    840073115                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000890                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14938.879642                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  8164.249356                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst        13866                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        13866                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       394664                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       394664                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   5555828500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   5555828500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000478                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 14077.363276                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14077.363276                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       662081                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       662081                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   8643074859                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   8643074859                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13054.407027                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 13054.407027                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          505.943249                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          840575623                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1395228                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           602.464703                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   270.679672                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   140.748670                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    94.514907                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.528671                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.274900                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.184599                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.988170                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          301                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3          184                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4          113                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.587891                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.412109                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1681541970                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1681541970                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    225009217                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       229641402                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    225009217                       # number of overall hits
system.cpu3.dcache.overall_hits::total      229641402                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3164548                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3366560                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3164548                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3366560                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  76937265500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  76937265500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  76937265500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  76937265500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    228173765                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    233007962                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    228173765                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    233007962                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.013869                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014448                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.013869                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014448                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24312.244750                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 22853.377186                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24312.244750                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 22853.377186                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2789407                       # number of writebacks
system.cpu3.dcache.writebacks::total          2789407                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      3164548                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3164548                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      3164548                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3164548                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         6190                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         6190                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  73772717500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  73772717500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  73772717500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  73772717500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      4742500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      4742500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013869                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013581                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013869                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013581                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23312.244750                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23312.244750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23312.244750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23312.244750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   766.155089                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   766.155089                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               3200492                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    161467004                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      164258080                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2190524                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2300136                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  45962270000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45962270000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    163657528                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    166558216                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.013385                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013810                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 20982.317473                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 19982.414083                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2190524                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2190524                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           28                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           28                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  43771746000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43771746000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013385                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013152                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 19982.317473                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19982.317473                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     63542213                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      65383322                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       974024                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1066424                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  30974995500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  30974995500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     64516237                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     66449746                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.015097                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016049                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 31801.059830                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29045.666170                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       974024                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       974024                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         6162                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         6162                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  30000971500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  30000971500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.015097                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.014658                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 30801.059830                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30801.059830                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        93474                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       149231                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        21026                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        34907                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    226228500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    226228500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       114500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       184138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.183633                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.189570                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 10759.464473                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6480.892085                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        21026                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        21026                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    205202500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    205202500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.183633                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.114186                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data  9759.464473                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9759.464473                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        92817                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       141323                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        20028                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        38290                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data    115820500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    115820500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       112845                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       179613                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.177482                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.213181                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  5782.928900                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  3024.823714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        20028                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        20028                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     95820500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     95820500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.177482                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.111506                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  4784.326942                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4784.326942                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       199500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       199500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          979.861285                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          233304808                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3327127                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            70.122003                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   539.474090                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   440.387195                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.526830                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.430066                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956896                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          867                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          629                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.846680                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        470071420                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       470071420                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1922441253500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    783294427                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       855337574                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    783294427                       # number of overall hits
system.cpu0.icache.overall_hits::total      855337574                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       383673                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        885108                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       383673                       # number of overall misses
system.cpu0.icache.overall_misses::total       885108                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   5785012500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5785012500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   5785012500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5785012500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    783678100                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    856222682                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    783678100                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    856222682                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000490                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000490                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001034                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15077.976558                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6535.939682                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15077.976558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6535.939682                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           208802                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1491494                       # number of writebacks
system.cpu0.icache.writebacks::total          1491494                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        12722                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12722                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        12722                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12722                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       370951                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       370951                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       619655                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       370951                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       990606                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   5270063500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5270063500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   8152031793                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   5270063500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  13422095293                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000473                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000433                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000473                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001157                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14206.899294                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14206.899294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 13155.758919                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14206.899294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13549.378151                       # average overall mshr miss latency
system.cpu0.icache.replacements               1491494                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    783294427                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      855337574                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       383673                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       885108                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   5785012500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5785012500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    783678100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    856222682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000490                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15077.976558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6535.939682                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        12722                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12722                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       370951                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       370951                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   5270063500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5270063500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000433                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14206.899294                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14206.899294                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       619655                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       619655                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   8152031793                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   8152031793                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 13155.758919                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 13155.758919                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.714670                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          855955514                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1491529                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           573.877889                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   276.396662                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   139.918496                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    95.399512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.539837                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.273278                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.186327                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999443                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          307                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          245                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.599609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.400391                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1713937405                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1713937405                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    218637405                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233363052                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    218637405                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233363052                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3103919                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5687261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3103919                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5687261                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  74955115500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  74955115500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  74955115500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  74955115500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    221741324                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    239050313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    221741324                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    239050313                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.013998                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023791                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.013998                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023791                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24148.541086                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13179.475234                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24148.541086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13179.475234                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3985360                       # number of writebacks
system.cpu0.dcache.writebacks::total          3985360                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      3103919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3103919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3103919                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3103919                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         6345                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         6345                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  71851196500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  71851196500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  71851196500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  71851196500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     68421000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     68421000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013998                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012984                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013998                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012984                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23148.541086                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23148.541086                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23148.541086                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23148.541086                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 10783.451537                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 10783.451537                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               5557571                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    158006684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167776836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2189096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4484001                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  46003582000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46003582000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    160195780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    172260837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.013665                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026030                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 21014.876460                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10259.494144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2189096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2189096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  43814486000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43814486000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     68421000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     68421000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012708                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 20014.876460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20014.876460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240073.684211                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240073.684211                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     60630721                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65586216                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       914823                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1203260                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  28951533500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  28951533500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     61545544                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     66789476                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.014864                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 31647.142125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24060.912438                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       914823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       914823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         6060                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         6060                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  28036710500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28036710500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.014864                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013697                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 30647.142125                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30647.142125                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        81297                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       287727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        19871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        32376                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    216300500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    216300500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       101168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       320103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.196416                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.101142                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10885.234764                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6680.890166                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        19871                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19871                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    196429500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    196429500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.196416                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.062077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data  9885.234764                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9885.234764                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        81639                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       289370                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        18169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        29160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data    106243000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    106243000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        99808                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       318530                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.182040                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091546                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5847.487479                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3643.449931                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        18169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        18169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     88087000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     88087000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.182040                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057040                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4848.202983                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4848.202983                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        94000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        94000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.138634                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          239442148                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5660401                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            42.301269                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   545.547391                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   456.591243                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.532761                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.445890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978651                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          985                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.961914                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        485039278                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       485039278                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1922441253500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    781113448                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       786128733                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    781113448                       # number of overall hits
system.cpu1.icache.overall_hits::total      786128733                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       384109                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        421840                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       384109                       # number of overall misses
system.cpu1.icache.overall_misses::total       421840                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   5819848500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5819848500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   5819848500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5819848500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    781497557                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    786550573                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    781497557                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    786550573                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000492                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000536                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000492                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000536                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 15151.554637                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13796.341030                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 15151.554637                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13796.341030                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           209388                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1034167                       # number of writebacks
system.cpu1.icache.writebacks::total          1034167                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst        12813                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12813                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst        12813                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12813                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       371296                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       371296                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       625678                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       371296                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       996974                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   5295010500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5295010500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   8247548066                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   5295010500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  13542558566                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001268                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 14260.887540                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14260.887540                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13181.777314                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 14260.887540                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13583.662729                       # average overall mshr miss latency
system.cpu1.icache.replacements               1034167                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    781113448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      786128733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       384109                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       421840                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   5819848500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5819848500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    781497557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    786550573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000492                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000536                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 15151.554637                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13796.341030                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst        12813                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12813                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       371296                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       371296                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   5295010500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5295010500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 14260.887540                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14260.887540                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       625678                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       625678                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   8247548066                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   8247548066                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13181.777314                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 13181.777314                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          505.075254                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          787069252                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1034193                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           761.046779                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   269.806437                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   140.981562                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    94.287255                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.526966                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.275355                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.184155                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.986475                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          314                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.636719                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.363281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1574135851                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1574135851                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    208242435                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       209888661                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    208242435                       # number of overall hits
system.cpu1.dcache.overall_hits::total      209888661                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2903989                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2938709                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2903989                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2938709                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  71529204500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  71529204500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  71529204500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  71529204500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    211146424                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    212827370                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    211146424                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    212827370                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.013753                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013808                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.013753                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013808                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 24631.362068                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24340.349623                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 24631.362068                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24340.349623                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2460988                       # number of writebacks
system.cpu1.dcache.writebacks::total          2460988                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2903989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2903989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2903989                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2903989                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         6243                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         6243                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  68625215500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68625215500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  68625215500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68625215500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013753                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013645                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013753                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013645                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23631.362068                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23631.362068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23631.362068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23631.362068                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2836476                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    150250700                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      151304100                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1946924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1969688                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  40858713000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40858713000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    152197624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    153273788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012851                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 20986.290682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20743.748756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1946924                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1946924                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38911789000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38911789000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012792                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012702                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 19986.290682                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19986.290682                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     57991735                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      58584561                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       957065                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       969021                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  30670491500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30670491500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     58948800                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     59553582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.016236                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016271                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 32046.403849                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31651.008079                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       957065                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       957065                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         6243                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         6243                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  29713426500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29713426500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.016236                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 31046.403849                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31046.403849                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        88922                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       100766                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        18972                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        19946                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    220409000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    220409000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       107894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       120712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.175839                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165236                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11617.594350                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11050.285772                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        18972                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        18972                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    201437000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    201437000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.175839                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.157167                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10617.594350                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10617.594350                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        89568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       100836                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        16978                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        18448                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data    100433500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    100433500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       106546                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       119284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.159349                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.154656                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5915.508305                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5444.140286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        16978                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16978                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     83487500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     83487500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.159349                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.142333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4917.393097                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4917.393097                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       204000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       204000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4182711196500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          942.790362                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          212885384                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2923604                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            72.816080                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   492.107900                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   450.682461                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.480574                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.440120                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920694                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          844                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          836                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        429059180                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       429059180                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 55                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          12846843                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             23908                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            23909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12155776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4164430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2031989                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          145686                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         73308                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         218994                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           95                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           95                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3783286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3783286                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4164430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8682359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2935860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      9162022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2936865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8531419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3520569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     10069249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      3099996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      9294615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49550595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    125263360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    360038251                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    125306240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334573568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    150210944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    394581688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    132266496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    365770856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1988011403                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2547855                       # Total snoops (count)
system.tol2bus.snoopTraffic                 121003840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18906321                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.329178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.758921                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15257457     80.70%     80.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1849903      9.78%     90.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1028936      5.44%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 765341      4.05%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3796      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    773      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    112      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18906321                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32026923431                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5125983549                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1763026428                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4724447776                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1552829729                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4650162815                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1470855056                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4340556474                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1471111048                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       605826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       607142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       728622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       640277                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       363379                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      2521322                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       361664                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2331258                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       432741                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      2733204                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst       383564                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      2549384                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14258383                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       605826                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       607142                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       728622                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       640277                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       363379                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      2521322                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       361664                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2331258                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       432741                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      2733204                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst       383564                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      2549384                       # number of overall hits
system.l2.overall_hits::total                14258383                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         6730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         7186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         8665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher         6861                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         2685                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       472362                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         2963                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       461004                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         3495                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       556179                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         2630                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data       487137                       # number of demand (read+write) misses
system.l2.demand_misses::total                2017897                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         6730                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         7186                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         8665                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher         6861                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         2685                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       472362                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         2963                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       461004                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         3495                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       556179                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         2630                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data       487137                       # number of overall misses
system.l2.overall_misses::total               2017897                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    611806683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    659216431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    782191158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    616668409                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    257120500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  40216024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    289406500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  38923637500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    333564000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  46814106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    247626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  41355650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     171107018181                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    611806683                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    659216431                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    782191158                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    616668409                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    257120500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  40216024500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    289406500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  38923637500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    333564000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  46814106500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    247626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  41355650000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    171107018181                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       612556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       614328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       737287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       647138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       366064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      2993684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       364627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      2792262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       436236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      3289383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst       386194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      3036521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16276280                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       612556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       614328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       737287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       647138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       366064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2993684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       364627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      2792262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       436236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      3289383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst       386194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      3036521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16276280                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.010987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.011697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.011753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.010602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.007335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.157786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.008126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.165101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.008012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.169083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.006810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.160426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123978                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.010987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.011697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.011753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.010602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.007335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.157786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.008126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.165101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.008012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.169083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.006810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.160426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123978                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 90907.382318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 91736.213610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 90270.185574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 89880.252004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 95761.824953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 85138.145109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 97673.472832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 84432.320544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 95440.343348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 84170.935077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 94154.372624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 84895.316923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84794.723507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 90907.382318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 91736.213610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 90270.185574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 89880.252004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 95761.824953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 85138.145109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 97673.472832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 84432.320544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 95440.343348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 84170.935077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 94154.372624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 84895.316923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84794.723507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1536795                       # number of writebacks
system.l2.writebacks::total                   1536795                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher          105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 319                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher          105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                319                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         6625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         7149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         8627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher         6784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         2669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       472361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         2946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       461002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         3486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       556177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         2618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data       487134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2017578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         6625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         7149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         8627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher         6784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         2669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       472361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         2946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       461002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         3486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       556177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         2618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data       487134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2017578                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         5719                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         5928                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         6567                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         5749                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        23963                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    537075698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    585087440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    693431173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    542599417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    229177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  35492353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    258829500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  34313464501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    298199500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  41252233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst    220340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  36484127000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 150906918229                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    537075698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    585087440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    693431173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    542599417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    229177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  35492353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    258829500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  34313464501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    298199500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  41252233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst    220340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  36484127000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 150906918229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     12517500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     12517500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.010815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.011637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.011701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.010483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.007291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.157786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.008079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.165100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.007991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.169082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.006779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.160425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.010815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.011637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.011701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.010483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.007291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.157786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.008079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.165100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.007991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.169082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.006779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.160425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123958                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81068.029887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 81841.857602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 80379.178509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79982.225383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85866.242038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 75138.195152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87857.942974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 74432.354959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 85542.025244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 74171.052561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 84163.674561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 74895.464082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74796.076399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81068.029887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 81841.857602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 80379.178509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79982.225383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85866.242038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 75138.195152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87857.942974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 74432.354959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 85542.025244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 74171.052561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 84163.674561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 74895.464082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74796.076399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  2188.756776                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total   522.367817                       # average overall mshr uncacheable latency
system.l2.replacements                        2033194                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data           55                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           55                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     12517500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     12517500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227590.909091                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 227590.909091                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         5664                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         5928                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6567                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         5749                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        23908                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     10618981                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10618981                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10618981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10618981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1659872                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1659872                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1659872                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1659872                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2890                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2890                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        13798                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         8120                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         9965                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data        13613                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                45496                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          178                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                434                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       559500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       495500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       825000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       553500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2433500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        13934                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         8174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data        10031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data        13791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            45930                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.009760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.006606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.006580                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.012907                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  4113.970588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  9175.925926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        12500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  3109.550562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5607.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          178                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           434                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2655000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      1055500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      1276000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      3502000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8488500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.009760                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.006606                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.006580                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.012907                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19522.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19546.296296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19674.157303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19558.755760                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         2747                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         2971                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data         3256                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data         3273                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              12247                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        86500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        90500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       144500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       410000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         2763                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         2981                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         3263                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data         3286                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          12293                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.005791                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.003355                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.002145                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.003956                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.003742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  5406.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data         9050                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 12642.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data 11115.384615                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8913.043478                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       314500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       199000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       134500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       251500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       899500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.005791                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.003355                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.002145                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.003956                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.003742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19656.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19346.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19554.347826                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data       624654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       658480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       752569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data       661208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2696911                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       234440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       246634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       301722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       249512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1032308                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  19801969000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  20744889500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  25348006500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  20999450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   86894315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data       859094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       905114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      1054291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data       910720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3729219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.272892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.272489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.286185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.273972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.276816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 84464.976113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 84112.042541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 84011.131107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 84162.084389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84174.795701                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       234440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       246634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       301722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       249512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1032308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  17457569000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  18278549500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  22330786500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  18504330000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76571235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.272892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.272489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.286185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.273972                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.276816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 74464.976113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 74112.042541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 74011.131107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 74162.084389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74174.795701                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       605826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       607142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       728622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       640277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       363379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       361664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       432741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst       383564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4123215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         6730                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         7186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         8665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher         6861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         2685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         2963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         3495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         2630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    611806683                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    659216431                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    782191158                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    616668409                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    257120500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    289406500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    333564000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    247626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3797599681                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       612556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       614328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       737287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       647138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       366064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       364627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       436236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst       386194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4164430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.010987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.011697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.011753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.010602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.007335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.008126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.008012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.006810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 90907.382318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 91736.213610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 90270.185574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 89880.252004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 95761.824953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 97673.472832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 95440.343348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 94154.372624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92141.202984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher          105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           311                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         6625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         7149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         8627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher         6784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         2669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         2946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         3486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         2618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    537075698                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    585087440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    693431173                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    542599417                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    229177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    258829500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    298199500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst    220340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3364740228                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.010815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.011637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.011701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.010483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.007291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.008079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.007991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.006779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81068.029887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 81841.857602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 80379.178509                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79982.225383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 85866.242038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 87857.942974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 85542.025244                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 84163.674561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82259.442304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      1896668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      1672778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      1980635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      1888176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7438257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       237922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       214370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       254457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       237625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          944374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  20414055500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  18178748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  21466100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  20356200000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80415103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2134590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      1887148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      2235092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      2125801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8382631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.111460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.113595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.113846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.111781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.112658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 85801.462244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84800.802351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 84360.422390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85665.228827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85151.755025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       237921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       214368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       254455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       237622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       944366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  18034784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  16034915001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  18921447000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  17979797000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70970943001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.111460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.113594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.113845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.111780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.112657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75801.564385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74800.879800                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74360.680670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75665.540228                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75151.946386                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    26587895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2033194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.076910                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     444.393279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst               3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.660736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   251.726584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.185668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.421740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   245.762954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.741614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.960493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   532.786444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   344.586113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    95.744201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7237.532182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   102.620538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7169.424451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   239.340500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  8241.026607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   131.749005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  7695.336892                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.007682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.007500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.016259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.010516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.002922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.220872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.003132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.218793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.007304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.251496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.004021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.234843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31543                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4569                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.037384                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.962616                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 239202122                       # Number of tag accesses
system.l2.tags.data_accesses                239202122                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       424000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       457536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       552128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       434176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       170816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     30230912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       188544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     29503936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       223104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     35595200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst       167552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     31176576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          129124480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       170816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       188544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       223104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst       167552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        750016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     98354880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        98354880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         6625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         7149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         8627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher         6784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         2669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       472358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         2946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       460999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         3486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       556175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         2618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data       487134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2017570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1536795                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1536795                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       261146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       281801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       340062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       267414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       105207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     18619550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       116126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     18171798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       137412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     21923474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       103197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     19201995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79529183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       105207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       116126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       137412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       103197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           461943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60577849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60577849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60577849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       261146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       281801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       340062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       267414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       105207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     18619550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       116126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     18171798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       137412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     21923474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       103197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     19201995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140107032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1536795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      6625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      7149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      8627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples      6784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    472115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      2946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    460744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      3486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    555918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      2618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    486805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008466088500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        91091                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        91091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5878946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1448820                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2017570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1536795                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2017570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1536795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1084                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            122739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            127664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            129928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            122909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           119456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           143673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           134650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           129311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             84826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             94109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             85304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             94219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             98209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             99071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             98360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           107045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           100855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            96397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            98032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30577859871                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10082430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68386972371                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15163.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33913.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1351797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1017320                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2017570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1536795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1865621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  89462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1184173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.041994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.508240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.408059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       624657     52.75%     52.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       274249     23.16%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       113017      9.54%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50797      4.29%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35494      3.00%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23736      2.00%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16952      1.43%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14963      1.26%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30308      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1184173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        91091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.135546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.689536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              23      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           2119      2.33%      2.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         61995     68.06%     70.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         20056     22.02%     92.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          4783      5.25%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1317      1.45%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           461      0.51%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           163      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            75      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            44      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            18      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            14      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         91091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        91091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.871008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.840767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51662     56.71%     56.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1473      1.62%     58.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36134     39.67%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1716      1.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         91091                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              129055104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98355008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               129124480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             98354880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1623611294000                       # Total gap between requests
system.mem_ctrls.avgGap                     456793.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       424000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       457536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       552128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       434176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       170816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     30215360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       188544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     29487616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       223104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     35578752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst       167552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     31155520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98355008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 261146.249454458390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 281801.439599988400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 340061.689666960388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 267413.759441365371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 105207.447516067841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 18609971.556406281888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 116126.317115899539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 18161746.046587921679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 137412.200090300670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 21913343.502524316311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 103197.114124041065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 19189026.409913603216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60577927.958168044686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         6625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         7149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         8627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher         6784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         2669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       472358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         2946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       460999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         3486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       556175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         2618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data       487134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1536795                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    259206646                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    285360762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    331793128                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    258313635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    117322662                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  16176661811                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    135313399                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  15469993359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    152077126                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  18522787828                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    110569417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  16567572598                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 38418959798974                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     39125.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     39916.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     38459.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     38076.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     43957.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     34246.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     45931.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     33557.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     43625.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     33303.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     42234.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     34010.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24999404.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4386394740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2331443070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7377640620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4087098180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     128166576720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     321467103750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     352757597280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       820573854360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.400435                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 913313876975                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  54215980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 656081437025                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4068550500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2162493465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7020069420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3934982160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     128166576720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321912945780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     352382151360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       819647769405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.830049                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 912308162908                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  54215980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 657087151092                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 1623611294000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   55                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  55                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23908                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23909                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        47776                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          149                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        47927                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   47927                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       191104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           74                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       191179                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   191179                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             52259003                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24019000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              120001                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4295738801500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               38733016                       # Simulator instruction rate (inst/s)
host_mem_usage                                 799824                       # Number of bytes of host memory used
host_op_rate                                 38732976                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    90.01                       # Real time elapsed on the host
host_tick_rate                             1255745487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3486291338                       # Number of instructions simulated
sim_ops                                    3486291338                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113028                       # Number of seconds simulated
sim_ticks                                113027605000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         7709                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         7790                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage           28                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    3      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      1.82%      1.92% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2392     81.97%     83.89% # number of callpals executed
system.cpu0.kern.callpal::rdps                    234      8.02%     91.91% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     91.95% # number of callpals executed
system.cpu0.kern.callpal::rti                     218      7.47%     99.42% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.51%     99.93% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.07%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2918                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      3671                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     814     29.83%     29.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.11%     29.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    115      4.21%     34.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     34.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1796     65.81%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2729                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      812     46.61%     46.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.17%     46.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     115      6.60%     53.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.06%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     811     46.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1742                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            112637114000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2699000      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               45566000      0.04%     99.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 670000      0.00%     99.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              432079000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        113118128000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997543                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.451559                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.638329                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              270                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.359259                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.529891                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      115374044500     99.70%     99.70% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           346205500      0.30%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          662                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          662                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::swpipl                 1507     81.33%     81.33% # number of callpals executed
system.cpu1.kern.callpal::rdps                    230     12.41%     93.74% # number of callpals executed
system.cpu1.kern.callpal::rti                     116      6.26%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1853                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      1969                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     116                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     461     26.51%     26.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    115      6.61%     33.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.06%     33.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1162     66.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1739                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      461     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     115     11.09%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.10%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     460     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1037                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            112089979500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               45092000      0.04%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 743500      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              168863500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        112304678500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.395869                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.596320                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                116                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       844629                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       844936                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage        15204                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   46      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl                48915     45.62%     45.67% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6366      5.94%     51.61% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     51.61% # number of callpals executed
system.cpu2.kern.callpal::rti                   11535     10.76%     62.37% # number of callpals executed
system.cpu2.kern.callpal::callsys               11390     10.62%     72.99% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     73.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28953     27.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                107214                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    138035                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   29743     49.10%     49.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     49.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    115      0.19%     49.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     49.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  30707     50.70%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               60572                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    29743     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     115      0.19%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   29742     49.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                59607                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            105184564500     93.73%     93.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4034500      0.00%     93.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               57596000      0.05%     93.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1386000      0.00%     93.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             6969038000      6.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        112216619000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.968574                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.984069                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              11427                      
system.cpu2.kern.mode_good::user                11426                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            11582                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11426                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.986617                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.993263                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       98621951500     88.50%     88.50% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         12810834500     11.50%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      46                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         3202                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         3212                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage           16                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    1      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   60      2.30%      2.34% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.19%      2.53% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2116     81.10%     83.63% # number of callpals executed
system.cpu3.kern.callpal::rdps                    232      8.89%     92.53% # number of callpals executed
system.cpu3.kern.callpal::rti                     184      7.05%     99.58% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.34%     99.92% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  2609                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      3237                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     774     32.02%     32.02% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    115      4.76%     36.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.12%     36.91% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1525     63.09%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2417                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      774     46.49%     46.49% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     115      6.91%     53.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.18%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     773     46.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1665                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            112023812000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               44839500      0.04%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2210000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              235895500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        112306757000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.506885                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.688871                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              244                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.274590                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.430868                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      117862754500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            26839500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         17                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       386269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        770216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   104082                       # Number of branches fetched
system.switch_cpus0.committedInsts             740135                       # Number of instructions committed
system.switch_cpus0.committedOps               740135                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_hits              268407                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              146307                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             122100                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.idle_fraction            0.982819                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         190193                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             190041                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.017181                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               226237494                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      3886917.768084                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        67831                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              24665                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      222350576.231916                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       711598                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              711598                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1001602                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       515832                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             147152                       # Number of load instructions
system.switch_cpus0.num_mem_refs               269641                       # number of memory refs
system.switch_cpus0.num_store_insts            122489                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        11102      1.50%      1.50% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           433140     58.48%     59.98% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1456      0.20%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.16%     60.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.03%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          150535     20.33%     80.69% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         121783     16.44%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         1216      0.16%     97.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1003      0.14%     97.44% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18983      2.56%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            740617                       # Class of executed instruction
system.switch_cpus1.Branches                    21470                       # Number of branches fetched
system.switch_cpus1.committedInsts             150658                       # Number of instructions committed
system.switch_cpus1.committedOps               150658                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits               52905                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               33950                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              18955                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction            0.997858                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23647                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23647                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.002142                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               224609357                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      481013.624133                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts         9613                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               6520                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      224128343.375867                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       143451                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              143451                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       196420                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       115798                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              33950                       # Number of load instructions
system.switch_cpus1.num_mem_refs                53021                       # number of memory refs
system.switch_cpus1.num_store_insts             19071                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         1037      0.69%      0.69% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            87308     57.95%     58.64% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             575      0.38%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           34667     23.01%     82.03% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          19071     12.66%     94.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%     94.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%     94.69% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          8000      5.31%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            150658                       # Class of executed instruction
system.switch_cpus2.Branches                  8256891                       # Number of branches fetched
system.switch_cpus2.committedInsts           56682354                       # Number of instructions committed
system.switch_cpus2.committedOps             56682354                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         2933935                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_hits            17719900                       # DTB hits
system.switch_cpus2.dtb.data_misses             30424                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         2421168                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            10552529                       # DTB read hits
system.switch_cpus2.dtb.read_misses             29901                       # DTB read misses
system.switch_cpus2.dtb.write_accesses         512767                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits            7167371                       # DTB write hits
system.switch_cpus2.dtb.write_misses              523                       # DTB write misses
system.switch_cpus2.idle_fraction            0.014188                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses        7346375                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits            7346112                       # ITB hits
system.switch_cpus2.itb.fetch_misses              263                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.985812                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               224432000                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      221247722.364910                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts      5902241                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses         96250                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                96250                       # number of float instructions
system.switch_cpus2.num_fp_register_reads        62365                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        62315                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1812941                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      3184277.635090                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     54952908                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            54952908                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     75817076                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     41433963                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           10619983                       # Number of load instructions
system.switch_cpus2.num_mem_refs             17788144                       # number of memory refs
system.switch_cpus2.num_store_insts           7168161                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       658650      1.16%      1.16% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         36912196     65.09%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           62569      0.11%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          33422      0.06%     66.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          18500      0.03%     66.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           6181      0.01%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        11121442     19.61%     86.07% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7157713     12.62%     98.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        19060      0.03%     98.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        19085      0.03%     98.76% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        703970      1.24%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          56712790                       # Class of executed instruction
system.switch_cpus3.Branches                    50990                       # Number of branches fetched
system.switch_cpus3.committedInsts             351413                       # Number of instructions committed
system.switch_cpus3.committedOps               351413                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_hits              113166                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               71652                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              41514                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.idle_fraction            0.993823                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          51292                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              51167                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.006177                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               224613514                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1387365.109568                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        31379                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           430                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  430                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          219                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          223                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              11085                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      223226148.890432                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       337166                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              337166                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       459786                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       264728                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              72547                       # Number of load instructions
system.switch_cpus3.num_mem_refs               114406                       # number of memory refs
system.switch_cpus3.num_store_insts             41859                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         4000      1.14%      1.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           214253     60.90%     62.04% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             806      0.23%     62.27% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.27% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             28      0.01%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           74321     21.13%     83.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          41678     11.85%     95.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          203      0.06%     95.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          196      0.06%     95.36% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         16311      4.64%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            351799                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       158210                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          724                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1578999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3284397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5144                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 349                       # Transaction distribution
system.membus.trans_dist::ReadResp             217064                       # Transaction distribution
system.membus.trans_dist::WriteReq                683                       # Transaction distribution
system.membus.trans_dist::WriteResp               683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       184078                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200484                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              428                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            224                       # Transaction distribution
system.membus.trans_dist::ReadExReq            166357                       # Transaction distribution
system.membus.trans_dist::ReadExResp           166335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        216715                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1149376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1151440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1155296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36171776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36176340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36299220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              469                       # Total snoops (count)
system.membus.snoopTraffic                       1536                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            386676                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000261                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016160                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  386575     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     101      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              386676                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1950499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1512171131                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             125983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2033328814                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide         1928                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1928                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide         1928                       # number of overall misses
system.iocache.overall_misses::total             1928                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide    227205558                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    227205558                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide    227205558                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    227205558                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide         1928                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1928                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide         1928                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1928                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117845.206432                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117845.206432                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117845.206432                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117845.206432                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide         1928                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         1928                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide         1928                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         1928                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    130699389                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    130699389                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    130699389                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    130699389                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67790.139523                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67790.139523                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67790.139523                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67790.139523                       # average overall mshr miss latency
system.iocache.replacements                      1928                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            8                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                8                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       998994                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       998994                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124874.250000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124874.250000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            8                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       598994                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       598994                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74874.250000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74874.250000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    226206564                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    226206564                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117815.918750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117815.918750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    130100395                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    130100395                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67760.622396                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67760.622396                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                   1944                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1944                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17352                       # Number of tag accesses
system.iocache.tags.data_accesses               17352                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         3317                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1659                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 282242094.031947                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 380225908.181368                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1659    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974531000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1659                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 1566756980001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 468239633999                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         4217                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         2110                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 426162288.389100                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 437240803.935296                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows            1      0.05%      0.05% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         2109     99.95%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974628000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         2110                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1135818255499                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 899202428501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260718117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         4067                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         2035                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 466257556.756757                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 431679580.963888                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         2035    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973834500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         2035                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1086334078500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 948834128000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260570595000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         4041                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2023                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 477655669.797331                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 435259461.716775                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2023    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974626000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2023                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1068956297500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 966297420000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260485084000                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  2035468858500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    977007037                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1001116541                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    977007037                       # number of overall hits
system.cpu2.icache.overall_hits::total     1001116541                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1016444                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1411307                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1016444                       # number of overall misses
system.cpu2.icache.overall_misses::total      1411307                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  14914071000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  14914071000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  14914071000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  14914071000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    978023481                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1002527848                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    978023481                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1002527848                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.001039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001408                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.001039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001408                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14672.791615                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 10567.559716                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14672.791615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 10567.559716                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           547319                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      3020825                       # number of writebacks
system.cpu2.icache.writebacks::total          3020825                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        29594                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        29594                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        29594                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        29594                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       986850                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       986850                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      1639790                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       986850                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      2626640                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  13613619000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  13613619000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  20835837712                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  13613619000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  34449456712                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.001009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000984                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.001009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13795.023560                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13795.023560                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12706.406132                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13795.023560                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13115.408549                       # average overall mshr miss latency
system.cpu2.icache.replacements               3020825                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    977007037                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1001116541                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1016444                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1411307                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  14914071000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  14914071000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    978023481                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1002527848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.001039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001408                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14672.791615                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 10567.559716                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        29594                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        29594                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       986850                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       986850                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  13613619000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  13613619000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.001009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000984                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13795.023560                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13795.023560                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      1639790                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      1639790                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  20835837712                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  20835837712                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12706.406132                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12706.406132                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          495.514550                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1004138044                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          3021503                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           332.330646                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   253.206440                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   144.086242                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    98.221868                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.494544                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.281418                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.191840                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.967802                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          322                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           85                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3          237                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.628906                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2008077199                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2008077199                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    276723703                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       284005114                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    276723703                       # number of overall hits
system.cpu2.dcache.overall_hits::total      284005114                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      6221215                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6511981                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6221215                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6511981                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 294284127500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 294284127500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 294284127500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 294284127500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    282944918                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    290517095                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    282944918                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    290517095                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.021987                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022415                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.021987                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022415                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 47303.320573                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45191.183374                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 47303.320573                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45191.183374                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4987461                       # number of writebacks
system.cpu2.dcache.writebacks::total          4987461                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      6221215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6221215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      6221215                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6221215                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        10333                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        10333                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 288062912500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 288062912500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 288062912500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 288062912500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    224519000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    224519000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.021987                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.021414                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.021987                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021414                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 46303.320573                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46303.320573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 46303.320573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46303.320573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 21728.346076                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 21728.346076                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               6294748                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    183193790                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      187680295                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3235552                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3388387                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 108130385500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 108130385500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    186429342                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    191068682                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.017355                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017734                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 33419.455320                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31912.052992                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3235552                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3235552                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1257                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1257                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 104894833500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 104894833500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    224519000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    224519000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017355                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016934                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 32419.455320                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32419.455320                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178614.956245                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178614.956245                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     93529913                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      96324819                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2985663                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3123594                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 186153742000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 186153742000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     96515576                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     99448413                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.030935                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031409                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 62349.214228                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59596.010877                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2985663                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2985663                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9076                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9076                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 183168079000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 183168079000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.030935                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.030022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 61349.214228                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61349.214228                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       453479                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       504799                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        33881                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        49304                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    502462000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    502462000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       487360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       554103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.069519                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.088980                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 14830.199817                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10191.100114                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        33881                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        33881                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    468581000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    468581000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.069519                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.061146                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 13830.199817                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13830.199817                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       464958                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       508331                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        19460                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        41645                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data    112565000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    112565000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       484418                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       549976                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.040172                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.075721                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  5784.429599                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2702.965542                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        19460                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        19460                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     93127000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     93127000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.040172                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.035383                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  4785.560123                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4785.560123                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       166500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       166500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          858.762753                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          291621199                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6494656                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            44.901716                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   379.603115                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   479.159638                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.370706                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.467929                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.838636                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          776                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        589737004                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       589737004                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  2035468858500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    825404043                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       839675775                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    825404043                       # number of overall hits
system.cpu3.icache.overall_hits::total      839675775                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       410144                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        749139                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       410144                       # number of overall misses
system.cpu3.icache.overall_misses::total       749139                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   6141517500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   6141517500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   6141517500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   6141517500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    825814187                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    840424914                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    825814187                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    840424914                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000497                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000891                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000497                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000891                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14974.051796                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  8198.101420                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14974.051796                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  8198.101420                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           216394                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1399351                       # number of writebacks
system.cpu3.icache.writebacks::total          1399351                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst        13952                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        13952                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst        13952                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        13952                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       396192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       396192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       664681                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       396192                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1060873                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   5588923000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   5588923000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   8701950470                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   5588923000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  14290873470                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000480                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000471                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000480                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001262                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 14106.602354                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14106.602354                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13091.919989                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 14106.602354                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13470.861705                       # average overall mshr miss latency
system.cpu3.icache.replacements               1399351                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    825404043                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      839675775                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       410144                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       749139                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   6141517500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   6141517500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    825814187                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    840424914                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000497                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14974.051796                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  8198.101420                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst        13952                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        13952                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       396192                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       396192                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   5588923000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   5588923000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 14106.602354                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14106.602354                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       664681                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       664681                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   8701950470                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   8701950470                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13091.919989                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 13091.919989                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          506.102612                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          841075643                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1399868                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           600.824966                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   263.557666                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   145.201321                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    97.343624                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.514761                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.283596                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.190124                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.988482                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          326                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3          226                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.636719                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.363281                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1682249696                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1682249696                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    225117608                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       229749793                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    225117608                       # number of overall hits
system.cpu3.dcache.overall_hits::total      229749793                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3167968                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3369980                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3167968                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3369980                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  77105030500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  77105030500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  77105030500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  77105030500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    228285576                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    233119773                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    228285576                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    233119773                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.013877                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014456                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.013877                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014456                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24338.954971                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 22879.966795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24338.954971                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 22879.966795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2791047                       # number of writebacks
system.cpu3.dcache.writebacks::total          2791047                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      3167968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3167968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      3167968                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3167968                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         6308                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         6308                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  73937062500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  73937062500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  73937062500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  73937062500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      4742500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      4742500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013877                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013589                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013877                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013589                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23338.954971                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23338.954971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23338.954971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23338.954971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   751.823082                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   751.823082                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               3202911                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    161536003                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      164327079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2192779                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2302391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  46053929000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  46053929000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    163728782                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    166629470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.013393                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013817                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 21002.540156                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20002.653329                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2192779                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2192779                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           28                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           28                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  43861150000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43861150000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013393                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013160                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 20002.540156                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20002.540156                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     63581605                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      65422714                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       975189                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1067589                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  31051101500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  31051101500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     64556794                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     66490303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.015106                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016056                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 31841.111313                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29085.257997                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       975189                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       975189                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         6280                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         6280                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  30075912500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  30075912500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.015106                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.014667                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 30841.111313                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30841.111313                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        94364                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       150121                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        21090                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        34971                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    228417500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    228417500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       115454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       185092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.182670                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.188938                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 10830.606923                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6531.626205                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        21090                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        21090                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    207327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    207327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.182670                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.113943                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data  9830.606923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9830.606923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        93716                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       142222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        20081                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        38343                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data    116673500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    116673500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       113797                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       180565                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.176463                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.212350                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  5810.143917                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  3042.889184                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        20081                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        20081                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     96620500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     96620500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.176463                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.111212                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  4811.538270                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4811.538270                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       199500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       199500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          977.501643                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          233485458                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3331249                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            70.089464                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   525.279683                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   452.221960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.512968                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.441623                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.954591                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          863                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        470302109                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       470302109                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  2035468858500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    784031136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       856074283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    784031136                       # number of overall hits
system.cpu0.icache.overall_hits::total      856074283                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       387582                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        889017                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       387582                       # number of overall misses
system.cpu0.icache.overall_misses::total       889017                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   5875895000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5875895000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   5875895000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5875895000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    784418718                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    856963300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    784418718                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    856963300                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000494                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000494                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15160.391865                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6609.429291                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15160.391865                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6609.429291                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           211492                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1501126                       # number of writebacks
system.cpu0.icache.writebacks::total          1501126                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        13035                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13035                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        13035                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13035                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       374547                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       374547                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       625692                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       374547                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1000239                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   5346748500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5346748500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   8299610737                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   5346748500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  13646359237                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000477                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000477                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001167                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14275.240491                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14275.240491                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 13264.690514                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14275.240491                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13643.098536                       # average overall mshr miss latency
system.cpu0.icache.replacements               1501126                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    784031136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      856074283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       387582                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       889017                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   5875895000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5875895000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    784418718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    856963300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000494                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15160.391865                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6609.429291                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        13035                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13035                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       374547                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       374547                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   5346748500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5346748500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14275.240491                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14275.240491                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       625692                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       625692                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   8299610737                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   8299610737                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 13264.690514                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 13264.690514                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.722067                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          857575957                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1501674                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           571.079979                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   269.124234                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   144.559092                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    98.038741                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.525633                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.282342                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.191482                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999457                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          312                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2          216                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.388672                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1715428274                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1715428274                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    218889172                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233614819                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    218889172                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233614819                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3116316                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5699658                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3116316                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5699658                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  75685514000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  75685514000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  75685514000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  75685514000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    222005488                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    239314477                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    222005488                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    239314477                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.014037                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023817                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.014037                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023817                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24286.854735                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13278.957088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24286.854735                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13278.957088                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3993008                       # number of writebacks
system.cpu0.dcache.writebacks::total          3993008                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      3116316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3116316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3116316                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3116316                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         6853                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         6853                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  72569198000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  72569198000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  72569198000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  72569198000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    136840500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    136840500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014037                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013022                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014037                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013022                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23286.854735                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23286.854735                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23286.854735                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23286.854735                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 19967.970232                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 19967.970232                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               5568976                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    158145823                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167915975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2194270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4489175                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  46260444500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46260444500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    160340093                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    172405150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.013685                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026039                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 21082.384802                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10304.887758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2194270                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2194270                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          570                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          570                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  44066174500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44066174500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    136840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    136840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012727                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 20082.384802                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20082.384802                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240071.052632                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240071.052632                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     60743349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65698844                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       922046                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1210483                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  29425069500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29425069500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     61665395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     66909327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.014952                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018091                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 31912.799904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24308.535932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       922046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       922046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         6283                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         6283                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  28503023500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28503023500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.014952                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 30912.799904                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30912.799904                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        83367                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       289797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        19984                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        32489                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    218838500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    218838500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       103351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       322286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.193360                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.100808                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10950.685548                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6735.772107                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        19984                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19984                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    198854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    198854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.193360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.062007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data  9950.685548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9950.685548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        83525                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       291256                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        18368                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        29359                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data    108795000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    108795000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       101893                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       320615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.180268                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091571                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5923.072735                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3705.677986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        18368                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        18368                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     90440000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     90440000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.180268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057290                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4923.780488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4923.780488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        94000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        94000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          995.314402                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          239957392                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5673411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            42.295084                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   531.193186                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   464.121216                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.518743                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.453243                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.971987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        485588167                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       485588167                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  2035468858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    781263775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       786279060                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    781263775                       # number of overall hits
system.cpu1.icache.overall_hits::total      786279060                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       384440                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        422171                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       384440                       # number of overall misses
system.cpu1.icache.overall_misses::total       422171                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   5824891000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5824891000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   5824891000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5824891000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    781648215                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    786701231                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    781648215                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    786701231                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000492                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000492                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 15151.625741                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13797.468324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 15151.625741                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13797.468324                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           209933                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1035153                       # number of writebacks
system.cpu1.icache.writebacks::total          1035153                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst        12813                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12813                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst        12813                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12813                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       371627                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       371627                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       626333                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       371627                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       997960                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   5299722000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5299722000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   8255863739                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   5299722000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  13555585739                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001269                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 14260.863715                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14260.863715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13181.268972                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 14260.863715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13583.295662                       # average overall mshr miss latency
system.cpu1.icache.replacements               1035153                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    781263775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      786279060                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       384440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       422171                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   5824891000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5824891000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    781648215                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    786701231                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000492                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 15151.625741                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13797.468324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst        12813                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12813                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       371627                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       371627                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   5299722000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5299722000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 14260.863715                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14260.863715                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       626333                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       626333                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   8255863739                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   8255863739                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13181.268972                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 13181.268972                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          505.257455                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          787314751                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1035691                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           760.183057                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   262.707408                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   145.847869                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    96.702178                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.513100                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.284859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.188871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.986831                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          321                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.636719                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.363281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1574438153                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1574438153                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    208294306                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       209940532                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    208294306                       # number of overall hits
system.cpu1.dcache.overall_hits::total      209940532                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2904197                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2938917                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2904197                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2938917                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  71534303500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  71534303500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  71534303500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  71534303500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    211198503                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    212879449                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    211198503                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    212879449                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.013751                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013806                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.013751                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013806                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 24631.353693                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24340.361943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 24631.353693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24340.361943                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2461006                       # number of writebacks
system.cpu1.dcache.writebacks::total          2461006                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2904197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2904197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2904197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2904197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         6359                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         6359                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  68630106500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68630106500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  68630106500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68630106500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013751                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013642                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013751                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013642                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23631.353693                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23631.353693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23631.353693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23631.353693                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2836498                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    150284169                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      151337569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1947050                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1969814                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  40859347500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40859347500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    152231219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    153307383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 20985.258468                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20742.743985                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1947050                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1947050                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38912297500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38912297500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012700                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 19985.258468                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19985.258468                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     58010137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      58602963                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       957147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       969103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  30674956000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30674956000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     58967284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     59572066                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.016232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016268                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 32048.322776                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31652.936788                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       957147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       957147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         6359                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         6359                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  29717809000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29717809000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.016232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016067                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 31048.322776                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31048.322776                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        89272                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       101116                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        18977                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        19951                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    220456000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    220456000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       108249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       121067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.175309                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.164793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11617.010065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11049.872187                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        18977                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        18977                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    201479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    201479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.175309                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.156748                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10617.010065                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10617.010065                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        89891                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       101159                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        17010                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        18480                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data    101271500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    101271500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       106901                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       119639                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.159119                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.154465                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5953.644915                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5480.059524                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        17010                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        17010                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     84293500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     84293500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.159119                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.142178                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4955.526161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4955.526161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       204000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       204000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4295738801500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          939.657359                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          213120198                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2924607                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            72.871397                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   479.159772                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   460.497587                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.467929                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.449705                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.917634                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          796                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          791                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        429164917                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       429164917                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                349                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1451572                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               683                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       451203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1099527                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          474882                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1130                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           372                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           191376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          191376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1099532                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       351698                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           77                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        28897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        37269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3254352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1579635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         9259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4925370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1232896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1232103                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       126208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         4320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    138852288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     50145181                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       528384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       287856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192409236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          390604                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11968384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2030532                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.103359                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492814                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1928744     94.99%     94.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38056      1.87%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  19424      0.96%     97.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  44263      2.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     45      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2030532                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3181167000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         791881921                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1627207442                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           5092480                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6207968                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18784483                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14489919                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            342494                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1520914                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         5008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       662307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         2235                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         3229                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3182                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst          331                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       415415                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       159808                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1365                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         1108                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1254649                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         5008                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          655                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       662307                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         2235                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         3229                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3182                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst          331                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data            6                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       415415                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       159808                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1365                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         1108                       # number of overall hits
system.l2.overall_hits::total                 1254649                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         1028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         4989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          365                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst          367                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         8400                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2074                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       363951                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          163                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         1735                       # number of demand (read+write) misses
system.l2.demand_misses::total                 383101                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         1028                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         4989                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          365                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst          367                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         8400                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2074                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       363951                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          163                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         1735                       # number of overall misses
system.l2.overall_misses::total                383101                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     87103652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    423961639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     31936753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     33630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    660229500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data      2776000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    191460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  28755218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     14667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    144890500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30345874044                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     87103652                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    423961639                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     31936753                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     33630500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    660229500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data      2776000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    191460000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  28755218000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     14667500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    144890500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30345874044                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         6036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       667296                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         2600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         3596                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        11582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst          331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       417489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       523759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data         2843                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1637750                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         6036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       667296                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         2600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         3596                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        11582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst          331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       417489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       523759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data         2843                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1637750                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.170311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.007476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.140385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.102058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.725263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.828571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.004968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.694883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.106675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.610271                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233919                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.170311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.007476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.140385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.102058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.725263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.828571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.004968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.694883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.106675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.610271                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233919                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 84731.178988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 84979.282221                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 87497.953425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 91636.239782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 78598.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 95724.137931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 92314.368370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79008.487406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 89984.662577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 83510.374640                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79211.158530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 84731.178988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 84979.282221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 87497.953425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 91636.239782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 78598.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 95724.137931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 92314.368370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79008.487406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 89984.662577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 83510.374640                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79211.158530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              182158                       # number of writebacks
system.l2.writebacks::total                    182158                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  51                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 51                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         1025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         4989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst          366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         8400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       363917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         1725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            383050                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         1025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         4989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst          366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         8400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       363917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         1725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           383050                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          508                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          116                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          290                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          118                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1032                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     76452652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    374061140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     28150754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     29886500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    576229500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data      2486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    170720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  25113197000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     13037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    127034000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26511255046                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     76452652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    374061140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     28150754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     29886500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    576229500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data      2486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    170720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  25113197000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     13037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    127034000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26511255046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     64852000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data     10743000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     75595000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.169814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.007476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.139231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.101780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.725263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.828571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.004968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.694818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.106675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.606753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233888                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.169814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.007476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.139231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.101780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.725263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.828571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.004968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.694818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.106675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.606753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233888                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74587.953171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74977.177791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77764.513812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 81657.103825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 68598.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 85724.137931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82314.368370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69008.034799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 79984.662577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 73642.898551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69210.951693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74587.953171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74977.177791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77764.513812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 81657.103825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 68598.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 85724.137931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82314.368370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69008.034799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 79984.662577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 73642.898551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69210.951693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 127661.417323                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 37044.827586                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 73250.968992                       # average overall mshr uncacheable latency
system.l2.replacements                         385315                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data           64                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          349                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     64852000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data     10743000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     75595000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227550.877193                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 167859.375000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 216604.584527                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          223                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          116                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          226                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          118                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          683                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       269045                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           269045                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       269045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       269045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1034999                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1034999                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1034999                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1034999                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          353                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          228                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          127                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  711                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                228                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1296000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          274                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          192                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              939                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.157518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.167883                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.338542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.242812                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data   893.939394                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        26250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   453.846154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5684.210526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           228                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      1314000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      1023500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       895000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1287000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4519500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.157518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.167883                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.338542                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.242812                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19909.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20068.627451                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19456.521739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19822.368421                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                148                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.144928                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.821429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.047619                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.807692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.305164                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data         1475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   907.692308                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       396000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       459000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       412500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1287000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.144928                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.821429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.047619                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.807692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.305164                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19956.521739                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        23484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24569                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         5615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       159842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          859                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166344                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    438199500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      2686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  12507519500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     69138000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13017543000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         6648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       183326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            190913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.844615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.871900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.942920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 78040.872663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 95928.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 78249.268027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 80486.612340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78256.763093                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         5615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       159842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         166344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    382049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  10909099500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data     60548000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11354103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.844615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.942920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68040.872663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 85928.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68249.268027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 70486.612340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68256.763093                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         5008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       662307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         2235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         3229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst          331                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       415415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1090545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         1028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         4989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     87103652                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    423961639                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     31936753                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     33630500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    191460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     14667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    782760044                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         6036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       667296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         2600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         3596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst          331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       417489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1099531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.170311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.007476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.140385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.102058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.004968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.106675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 84731.178988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 84979.282221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 87497.953425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 91636.239782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 92314.368370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 89984.662577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87108.840864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         1025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         4989                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     76452652                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    374061140                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     28150754                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     29886500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    170720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     13037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    692308546                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.169814                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.007476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.139231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.101780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.004968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.106675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74587.953171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74977.177791                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77764.513812                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 81657.103825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 82314.368370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 79984.662577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77103.078962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         2149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       136324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         1056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            139535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         2785                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       204109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data          876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          207771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    222030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data        90000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  16247698500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data     75752500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16545571000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         4934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       340433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         1932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        347306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.564451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.599557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.453416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.598236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79723.518851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        90000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79603.047881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 86475.456621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79633.688051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           34                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           44                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         2785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       204075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data          866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       207727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    194180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data        80000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  14204097500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     66486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14464843500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.564451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.599457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.448240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.598109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 69723.518851                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        80000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69602.339826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 76773.672055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69633.911336                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.538250                       # Cycle average of tags in use
system.l2.tags.total_refs                     6396360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    418154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.296661                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     198.028768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst               3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data              16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    62.315487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    38.775625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data               3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   715.661989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    69.909370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    32.494296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   187.237408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    15.800112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data    41.672332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   297.739053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 30961.135216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    35.810985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    80.957608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.001183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.021840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.002133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.005714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.001272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.009086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.944859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.002471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3956                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         28812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         3449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.120728                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.879272                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25899210                       # Number of tag accesses
system.l2.tags.data_accesses                 25899210                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        65600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       319360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       537600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       132736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     23289088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       110400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24513664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        23424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       132736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        10432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        166592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11780992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11780992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         1025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         4990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         8400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       363892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         1725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              383026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       184078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             184078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       580389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      2825504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       204976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       207241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      4756360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        16421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      1174368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    206047788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        92296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data       976753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             216882097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       207241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      1174368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        92296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1473905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104231104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104231104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104231104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       580389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      2825504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       204976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       207241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      4756360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        16421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      1174368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    206047788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        92296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data       976753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321113201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    184078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      1025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      4990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      8400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples        29.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    363889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      1724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001202648750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10984                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10984                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              967960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173433                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      383026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     184078                       # Number of write requests accepted
system.mem_ctrls.readBursts                    383026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   184078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3681901574                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1915110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10863564074                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9612.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28362.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   308538                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                383026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               184078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  379301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     50                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.358828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.909585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.864082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53747     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26449     20.79%     63.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11159      8.77%     71.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7956      6.26%     78.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6379      5.02%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5309      4.17%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4117      3.24%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3204      2.52%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8872      6.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.884286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.056216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             91      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5768     52.51%     53.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3403     30.98%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1081      9.84%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           342      3.11%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           156      1.42%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           61      0.56%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           28      0.25%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           23      0.21%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           12      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            8      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.759741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.694115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.278780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          7433     67.67%     67.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3516     32.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            10      0.09%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             1      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             4      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10984                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24513408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11781696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24513664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11780992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       216.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    216.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113024750000                       # Total gap between requests
system.mem_ctrls.avgGap                     199301.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        65600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       319360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        23168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        23424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       537600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data         1856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       132736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     23288896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        10432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       110336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11781696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 580389.188995024655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 2825504.442034315318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 204976.474552389205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 207241.407972857589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 4756360.182983617298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 16420.767298395822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 1174367.978512859670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 206046089.360205411911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 92296.036884086847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 976186.304221875733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104237332.110151320696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         1025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         4990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst          366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         8400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data           29                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       363892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         1725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       184078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     33623333                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    165200637                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     13014531                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     14582986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    233563249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      1290250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     83684155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  10255924447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      6199994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     56480492                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2713230240966                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     32803.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     33106.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     35951.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     39844.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     27805.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     44491.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     40349.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28183.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     38036.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     32742.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14739568.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            456924300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            242861025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1360448460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          480454020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8922114240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29632251990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18449124960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59544178995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.810941                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47514112461                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3774160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61739332539                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            451212300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            239832615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1374328620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          480490560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8922114240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29451465660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18601366080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59520810075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.604187                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47898147469                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3774160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61355297531                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 113027605000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  357                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 357                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2603                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2603                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   127508                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1045500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                13000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1936000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1381000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            10018558                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              257500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              609501                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               25000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
