{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "a8a17c57_e17f07b5",
        "filename": "plat/intel/soc/common/socfpga_sip_svc.c",
        "patchSetId": 5
      },
      "lineNbr": 93,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2022-04-25T18:29:23Z",
      "side": 1,
      "message": "nitpick:\nif (query_type \u003d\u003d 1U) {\n\n} else {\n\n}",
      "revId": "69a729829c3666eb0494cd688406059f32cabb20",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "8065ee87_dd8b79c0",
        "filename": "plat/intel/soc/common/socfpga_sip_svc.c",
        "patchSetId": 5
      },
      "lineNbr": 93,
      "author": {
        "id": 1000724
      },
      "writtenOn": "2022-04-27T11:30:34Z",
      "side": 1,
      "message": "Fixed. Thanks.",
      "parentUuid": "a8a17c57_e17f07b5",
      "revId": "69a729829c3666eb0494cd688406059f32cabb20",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "5e21399f_ce88c8d5",
        "filename": "plat/intel/soc/common/socfpga_sip_svc.c",
        "patchSetId": 5
      },
      "lineNbr": 440,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2022-04-25T18:29:23Z",
      "side": 1,
      "message": "Please use braces",
      "revId": "69a729829c3666eb0494cd688406059f32cabb20",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "2b7c6892_484cb36d",
        "filename": "plat/intel/soc/common/socfpga_sip_svc.c",
        "patchSetId": 5
      },
      "lineNbr": 440,
      "author": {
        "id": 1000724
      },
      "writtenOn": "2022-04-27T11:30:34Z",
      "side": 1,
      "message": "Fixed. Thanks.",
      "parentUuid": "5e21399f_ce88c8d5",
      "revId": "69a729829c3666eb0494cd688406059f32cabb20",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}