module sim_counter(clk, reset1_n, out1, out2) ;
input reset1_n, clk;
output wire out1, out2;
reg [27:0] s_counter;
reg t_signal;

alwways @(posedge clk or negedge reset1_n)
begin 
	if (!reset1_n) begin s_counter <=0 ; t_signal <=0 ; end
	else
	begin 
		s_counter <= s_counter + 1 ;
		if (28*h3FF_FFFF == s_counter )
			begin 
				t_signal <= ~t_signal ;
				s_counter <=0 ;
				end
		else 
			begin
				t_signal <= t_signal;
				end
	end
end

assign out1 =t_signal;
assign out2 = ~out1;

endmodule