Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0e1dfd5525474304a600601335646e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_adder_tb_behav xil_defaultlib.serial_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.piso
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.d_flipflop
Compiling module xil_defaultlib.serial_adder
Compiling module xil_defaultlib.serial_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serial_adder_tb_behav
