#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ae8b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae8d00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ae0950 .functor NOT 1, L_0x1b19580, C4<0>, C4<0>, C4<0>;
L_0x1b19310 .functor XOR 1, L_0x1b191b0, L_0x1b19270, C4<0>, C4<0>;
L_0x1b19470 .functor XOR 1, L_0x1b19310, L_0x1b193d0, C4<0>, C4<0>;
v0x1b16950_0 .net *"_ivl_10", 0 0, L_0x1b193d0;  1 drivers
v0x1b16a50_0 .net *"_ivl_12", 0 0, L_0x1b19470;  1 drivers
v0x1b16b30_0 .net *"_ivl_2", 0 0, L_0x1b19110;  1 drivers
v0x1b16bf0_0 .net *"_ivl_4", 0 0, L_0x1b191b0;  1 drivers
v0x1b16cd0_0 .net *"_ivl_6", 0 0, L_0x1b19270;  1 drivers
v0x1b16e00_0 .net *"_ivl_8", 0 0, L_0x1b19310;  1 drivers
v0x1b16ee0_0 .net "a", 0 0, v0x1b14de0_0;  1 drivers
v0x1b16f80_0 .net "b", 0 0, v0x1b14e80_0;  1 drivers
v0x1b17020_0 .net "c", 0 0, v0x1b14f20_0;  1 drivers
v0x1b170c0_0 .var "clk", 0 0;
v0x1b17160_0 .net "d", 0 0, v0x1b15090_0;  1 drivers
v0x1b17200_0 .net "out_dut", 0 0, L_0x1b18fb0;  1 drivers
v0x1b172a0_0 .net "out_ref", 0 0, L_0x1b18270;  1 drivers
v0x1b17340_0 .var/2u "stats1", 159 0;
v0x1b173e0_0 .var/2u "strobe", 0 0;
v0x1b17480_0 .net "tb_match", 0 0, L_0x1b19580;  1 drivers
v0x1b17540_0 .net "tb_mismatch", 0 0, L_0x1ae0950;  1 drivers
v0x1b17710_0 .net "wavedrom_enable", 0 0, v0x1b15180_0;  1 drivers
v0x1b177b0_0 .net "wavedrom_title", 511 0, v0x1b15220_0;  1 drivers
L_0x1b19110 .concat [ 1 0 0 0], L_0x1b18270;
L_0x1b191b0 .concat [ 1 0 0 0], L_0x1b18270;
L_0x1b19270 .concat [ 1 0 0 0], L_0x1b18fb0;
L_0x1b193d0 .concat [ 1 0 0 0], L_0x1b18270;
L_0x1b19580 .cmp/eeq 1, L_0x1b19110, L_0x1b19470;
S_0x1ae8e90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ae8d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ae9610 .functor NOT 1, v0x1b14f20_0, C4<0>, C4<0>, C4<0>;
L_0x1ae1ff0 .functor NOT 1, v0x1b14e80_0, C4<0>, C4<0>, C4<0>;
L_0x1b179c0 .functor AND 1, L_0x1ae9610, L_0x1ae1ff0, C4<1>, C4<1>;
L_0x1b17a60 .functor NOT 1, v0x1b15090_0, C4<0>, C4<0>, C4<0>;
L_0x1b17b90 .functor NOT 1, v0x1b14de0_0, C4<0>, C4<0>, C4<0>;
L_0x1b17c90 .functor AND 1, L_0x1b17a60, L_0x1b17b90, C4<1>, C4<1>;
L_0x1b17d70 .functor OR 1, L_0x1b179c0, L_0x1b17c90, C4<0>, C4<0>;
L_0x1b17e30 .functor AND 1, v0x1b14de0_0, v0x1b14f20_0, C4<1>, C4<1>;
L_0x1b17ef0 .functor AND 1, L_0x1b17e30, v0x1b15090_0, C4<1>, C4<1>;
L_0x1b17fb0 .functor OR 1, L_0x1b17d70, L_0x1b17ef0, C4<0>, C4<0>;
L_0x1b18120 .functor AND 1, v0x1b14e80_0, v0x1b14f20_0, C4<1>, C4<1>;
L_0x1b18190 .functor AND 1, L_0x1b18120, v0x1b15090_0, C4<1>, C4<1>;
L_0x1b18270 .functor OR 1, L_0x1b17fb0, L_0x1b18190, C4<0>, C4<0>;
v0x1ae0bc0_0 .net *"_ivl_0", 0 0, L_0x1ae9610;  1 drivers
v0x1ae0c60_0 .net *"_ivl_10", 0 0, L_0x1b17c90;  1 drivers
v0x1b135d0_0 .net *"_ivl_12", 0 0, L_0x1b17d70;  1 drivers
v0x1b13690_0 .net *"_ivl_14", 0 0, L_0x1b17e30;  1 drivers
v0x1b13770_0 .net *"_ivl_16", 0 0, L_0x1b17ef0;  1 drivers
v0x1b138a0_0 .net *"_ivl_18", 0 0, L_0x1b17fb0;  1 drivers
v0x1b13980_0 .net *"_ivl_2", 0 0, L_0x1ae1ff0;  1 drivers
v0x1b13a60_0 .net *"_ivl_20", 0 0, L_0x1b18120;  1 drivers
v0x1b13b40_0 .net *"_ivl_22", 0 0, L_0x1b18190;  1 drivers
v0x1b13c20_0 .net *"_ivl_4", 0 0, L_0x1b179c0;  1 drivers
v0x1b13d00_0 .net *"_ivl_6", 0 0, L_0x1b17a60;  1 drivers
v0x1b13de0_0 .net *"_ivl_8", 0 0, L_0x1b17b90;  1 drivers
v0x1b13ec0_0 .net "a", 0 0, v0x1b14de0_0;  alias, 1 drivers
v0x1b13f80_0 .net "b", 0 0, v0x1b14e80_0;  alias, 1 drivers
v0x1b14040_0 .net "c", 0 0, v0x1b14f20_0;  alias, 1 drivers
v0x1b14100_0 .net "d", 0 0, v0x1b15090_0;  alias, 1 drivers
v0x1b141c0_0 .net "out", 0 0, L_0x1b18270;  alias, 1 drivers
S_0x1b14320 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ae8d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b14de0_0 .var "a", 0 0;
v0x1b14e80_0 .var "b", 0 0;
v0x1b14f20_0 .var "c", 0 0;
v0x1b14ff0_0 .net "clk", 0 0, v0x1b170c0_0;  1 drivers
v0x1b15090_0 .var "d", 0 0;
v0x1b15180_0 .var "wavedrom_enable", 0 0;
v0x1b15220_0 .var "wavedrom_title", 511 0;
S_0x1b145c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1b14320;
 .timescale -12 -12;
v0x1b14820_0 .var/2s "count", 31 0;
E_0x1ae3a30/0 .event negedge, v0x1b14ff0_0;
E_0x1ae3a30/1 .event posedge, v0x1b14ff0_0;
E_0x1ae3a30 .event/or E_0x1ae3a30/0, E_0x1ae3a30/1;
E_0x1ae3c80 .event negedge, v0x1b14ff0_0;
E_0x1ace9f0 .event posedge, v0x1b14ff0_0;
S_0x1b14920 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b14320;
 .timescale -12 -12;
v0x1b14b20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b14c00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b14320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b15380 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ae8d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b183d0 .functor NOT 1, v0x1b14f20_0, C4<0>, C4<0>, C4<0>;
L_0x1b18440 .functor NOT 1, v0x1b14e80_0, C4<0>, C4<0>, C4<0>;
L_0x1b184d0 .functor AND 1, L_0x1b183d0, L_0x1b18440, C4<1>, C4<1>;
L_0x1b185e0 .functor NOT 1, v0x1b15090_0, C4<0>, C4<0>, C4<0>;
L_0x1b18680 .functor NOT 1, v0x1b14de0_0, C4<0>, C4<0>, C4<0>;
L_0x1b186f0 .functor AND 1, L_0x1b185e0, L_0x1b18680, C4<1>, C4<1>;
L_0x1b18840 .functor OR 1, L_0x1b184d0, L_0x1b186f0, C4<0>, C4<0>;
L_0x1b18950 .functor AND 1, v0x1b14de0_0, v0x1b14f20_0, C4<1>, C4<1>;
L_0x1b18b20 .functor AND 1, L_0x1b18950, v0x1b15090_0, C4<1>, C4<1>;
L_0x1b18cf0 .functor OR 1, L_0x1b18840, L_0x1b18b20, C4<0>, C4<0>;
L_0x1b18e60 .functor AND 1, v0x1b14e80_0, v0x1b14f20_0, C4<1>, C4<1>;
L_0x1b18ed0 .functor AND 1, L_0x1b18e60, v0x1b15090_0, C4<1>, C4<1>;
L_0x1b18fb0 .functor OR 1, L_0x1b18cf0, L_0x1b18ed0, C4<0>, C4<0>;
v0x1b15670_0 .net *"_ivl_0", 0 0, L_0x1b183d0;  1 drivers
v0x1b15750_0 .net *"_ivl_10", 0 0, L_0x1b186f0;  1 drivers
v0x1b15830_0 .net *"_ivl_12", 0 0, L_0x1b18840;  1 drivers
v0x1b15920_0 .net *"_ivl_14", 0 0, L_0x1b18950;  1 drivers
v0x1b15a00_0 .net *"_ivl_16", 0 0, L_0x1b18b20;  1 drivers
v0x1b15b30_0 .net *"_ivl_18", 0 0, L_0x1b18cf0;  1 drivers
v0x1b15c10_0 .net *"_ivl_2", 0 0, L_0x1b18440;  1 drivers
v0x1b15cf0_0 .net *"_ivl_20", 0 0, L_0x1b18e60;  1 drivers
v0x1b15dd0_0 .net *"_ivl_22", 0 0, L_0x1b18ed0;  1 drivers
v0x1b15eb0_0 .net *"_ivl_4", 0 0, L_0x1b184d0;  1 drivers
v0x1b15f90_0 .net *"_ivl_6", 0 0, L_0x1b185e0;  1 drivers
v0x1b16070_0 .net *"_ivl_8", 0 0, L_0x1b18680;  1 drivers
v0x1b16150_0 .net "a", 0 0, v0x1b14de0_0;  alias, 1 drivers
v0x1b161f0_0 .net "b", 0 0, v0x1b14e80_0;  alias, 1 drivers
v0x1b162e0_0 .net "c", 0 0, v0x1b14f20_0;  alias, 1 drivers
v0x1b163d0_0 .net "d", 0 0, v0x1b15090_0;  alias, 1 drivers
v0x1b164c0_0 .net "out", 0 0, L_0x1b18fb0;  alias, 1 drivers
S_0x1b16730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ae8d00;
 .timescale -12 -12;
E_0x1ae37d0 .event anyedge, v0x1b173e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b173e0_0;
    %nor/r;
    %assign/vec4 v0x1b173e0_0, 0;
    %wait E_0x1ae37d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b14320;
T_3 ;
    %fork t_1, S_0x1b145c0;
    %jmp t_0;
    .scope S_0x1b145c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b14820_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b15090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b14f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b14e80_0, 0;
    %assign/vec4 v0x1b14de0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ace9f0;
    %load/vec4 v0x1b14820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b14820_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b15090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b14f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b14e80_0, 0;
    %assign/vec4 v0x1b14de0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ae3c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b14c00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ae3a30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b14de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b14e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b14f20_0, 0;
    %assign/vec4 v0x1b15090_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1b14320;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ae8d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b170c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b173e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ae8d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b170c0_0;
    %inv;
    %store/vec4 v0x1b170c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ae8d00;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b14ff0_0, v0x1b17540_0, v0x1b16ee0_0, v0x1b16f80_0, v0x1b17020_0, v0x1b17160_0, v0x1b172a0_0, v0x1b17200_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ae8d00;
T_7 ;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ae8d00;
T_8 ;
    %wait E_0x1ae3a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b17340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b17340_0, 4, 32;
    %load/vec4 v0x1b17480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b17340_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b17340_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b17340_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b172a0_0;
    %load/vec4 v0x1b172a0_0;
    %load/vec4 v0x1b17200_0;
    %xor;
    %load/vec4 v0x1b172a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b17340_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b17340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b17340_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/machine/kmap2/iter0/response2/top_module.sv";
