
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sonqo/Desktop/Diplom/traces_gap/bfs-3.trace.gz
CPU 0 Bimodal branch predictor
CPU 0 STLB -- Sequential Prefetcher (SP)

Warmup complete CPU 0 instructions: 1000001 cycles: 517706 (Simulation time: 0 hr 0 min 0 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 30821898 heartbeat IPC: 0.324445 cumulative IPC: 0.296989 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 73536468 heartbeat IPC: 0.234112 cumulative IPC: 0.260207 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 116535463 heartbeat IPC: 0.232564 cumulative IPC: 0.249962 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 159507126 heartbeat IPC: 0.232711 cumulative IPC: 0.245299 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 211183814 heartbeat IPC: 0.193511 cumulative IPC: 0.232596 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 269097101 heartbeat IPC: 0.172672 cumulative IPC: 0.219674 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 303546961 heartbeat IPC: 0.290277 cumulative IPC: 0.227701 (Simulation time: 0 hr 1 min 33 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 314599529 heartbeat IPC: 0.904767 cumulative IPC: 0.251527 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 335664921 heartbeat IPC: 0.474712 cumulative IPC: 0.265555 (Simulation time: 0 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 378547123 heartbeat IPC: 0.233197 cumulative IPC: 0.261884 (Simulation time: 0 hr 2 min 6 sec) 
Finished CPU 0 instructions: 100000002 cycles: 383140231 cumulative IPC: 0.261001 (Simulation time: 0 hr 2 min 8 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.261001 instructions: 100000002 cycles: 383140231
L1D TOTAL     ACCESS:   21820433  HIT:   18504733  MISS:    3315700
L1D LOAD      ACCESS:   18164518  HIT:   15005836  MISS:    3158682
L1D RFO       ACCESS:    3655915  HIT:    3498897  MISS:     157018
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 86.7361 cycles
L1I TOTAL     ACCESS:   28565329  HIT:   28565275  MISS:         54
L1I LOAD      ACCESS:   28565329  HIT:   28565275  MISS:         54
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 230.481 cycles
L2C TOTAL     ACCESS:    3738715  HIT:    1823168  MISS:    1915547
L2C LOAD      ACCESS:    3158736  HIT:    1394111  MISS:    1764625
L2C RFO       ACCESS:     157018  HIT:       6108  MISS:     150910
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:     422961  HIT:     422949  MISS:         12
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  USELESS:          0
L2C AVERAGE MISS LATENCY: 128.409 cycles
ITLB TOTAL     ACCESS:   19463640  HIT:   19463639  MISS:          1
ITLB LOAD      ACCESS:   19463640  HIT:   19463639  MISS:          1
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  USELESS:          0
ITLB AVERAGE MISS LATENCY: 455 cycles
DTLB TOTAL     ACCESS:   21843404  HIT:   21715394  MISS:     128010
DTLB LOAD      ACCESS:   18119482  HIT:   17995972  MISS:     123510
DTLB RFO       ACCESS:    3723922  HIT:    3719422  MISS:       4500
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  USELESS:          0
DTLB AVERAGE MISS LATENCY: 139.471 cycles
STLB TOTAL     ACCESS:     128011  HIT:      57954  MISS:      70057
STLB LOAD      ACCESS:     123511  HIT:      55654  MISS:      67857
STLB RFO       ACCESS:       4500  HIT:       2300  MISS:       2200
STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
STLB PREFETCH  REQUESTED:      70374  ISSUED:      40085  USEFUL:          0  USELESS:          0
  real:      12538  USELESS:          0
STLB AVERAGE MISS LATENCY: 225.278 cycles
LLC TOTAL     ACCESS:    2327732  HIT:     585692  MISS:    1742040
LLC LOAD      ACCESS:    1764625  HIT:     169297  MISS:    1595328
LLC RFO       ACCESS:     150910  HIT:       6928  MISS:     143982
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     412197  HIT:     409467  MISS:       2730
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 120.534 cycles
Major fault: 0 Minor fault: 27438

*******************************************
CPU 0 STLB -- Sequential L2-TLB Prefetcher final stats
*******************************************

-------------------------------------------
D-STLB MISSES: 70056
I-STLB MISSES: 1
-------------------------------------------

-------------------------------------------
PQ hits: 0
PQ misses: 70056
-------------------------------------------

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     792852  ROW_BUFFER_MISS:     946445
 DBUS_CONGESTED:     202004
 WQ ROW_BUFFER_HIT:     148157  ROW_BUFFER_MISS:     219071  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 83.6327% MPKI: 34.7609 Average ROB Occupancy at Mispredict: 7.71875

Branch types
NOT_BRANCH: 78762028 78.762%
BRANCH_DIRECT_JUMP: 2041 0.002041%
BRANCH_INDIRECT: 1 1e-06%
BRANCH_CONDITIONAL: 21235645 21.2356%
BRANCH_DIRECT_CALL: 141 0.000141%
BRANCH_INDIRECT_CALL: 3 3e-06%
BRANCH_RETURN: 143 0.000143%
BRANCH_OTHER: 0 0%

