{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669516317395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669516317395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 10:31:57 2022 " "Processing started: Sun Nov 27 10:31:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669516317395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669516317395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divideFrequency -c divideFrequency " "Command: quartus_map --read_settings_files=on --write_settings_files=off divideFrequency -c divideFrequency" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669516317395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669516317871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669516317871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividefrequency.v 1 1 " "Found 1 design units, including 1 entities, in source file dividefrequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividefrequency " "Found entity 1: dividefrequency" {  } { { "dividefrequency.v" "" { Text "D:/coding/fpga2022/s9/dividefrequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669516327992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669516327992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669516327995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669516327995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/led_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/led_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_tb " "Found entity 1: led_tb" {  } { { "output_files/led_tb.v" "" { Text "D:/coding/fpga2022/s9/output_files/led_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669516327998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669516327998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_flow " "Found entity 1: led_flow" {  } { { "led.v" "" { Text "D:/coding/fpga2022/s9/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669516328001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669516328001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669516328040 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE10_LITE_Golden_Top.v(12) " "Output port \"LED\" at DE10_LITE_Golden_Top.v(12) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669516328043 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "JTAG_SAFE DE10_LITE_Golden_Top.v(42) " "Output port \"JTAG_SAFE\" at DE10_LITE_Golden_Top.v(42) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669516328043 "|DE10_LITE_Golden_Top"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IP_SECURITY " "bidirectional pin \"IP_SECURITY\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669516328349 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1669516328349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JTAG_SAFE GND " "Pin \"JTAG_SAFE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669516328385 "|DE10_LITE_Golden_Top|JTAG_SAFE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669516328385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669516328631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669516328631 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESETn " "No output dependent on input pin \"CPU_RESETn\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|CPU_RESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[0\] " "No output dependent on input pin \"USER_PB\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_PB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[1\] " "No output dependent on input pin \"USER_PB\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_PB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[2\] " "No output dependent on input pin \"USER_PB\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_PB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[3\] " "No output dependent on input pin \"USER_PB\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_PB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_DIPSW\[0\] " "No output dependent on input pin \"USER_DIPSW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_DIPSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_DIPSW\[1\] " "No output dependent on input pin \"USER_DIPSW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_DIPSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_DIPSW\[2\] " "No output dependent on input pin \"USER_DIPSW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_DIPSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_DIPSW\[3\] " "No output dependent on input pin \"USER_DIPSW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_DIPSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_DIPSW\[4\] " "No output dependent on input pin \"USER_DIPSW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|USER_DIPSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[1\] " "No output dependent on input pin \"ADC1IN\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[2\] " "No output dependent on input pin \"ADC1IN\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[3\] " "No output dependent on input pin \"ADC1IN\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[4\] " "No output dependent on input pin \"ADC1IN\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[5\] " "No output dependent on input pin \"ADC1IN\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[6\] " "No output dependent on input pin \"ADC1IN\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[7\] " "No output dependent on input pin \"ADC1IN\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1IN\[8\] " "No output dependent on input pin \"ADC1IN\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC1IN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[1\] " "No output dependent on input pin \"ADC2IN\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[2\] " "No output dependent on input pin \"ADC2IN\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[3\] " "No output dependent on input pin \"ADC2IN\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[4\] " "No output dependent on input pin \"ADC2IN\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[5\] " "No output dependent on input pin \"ADC2IN\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[6\] " "No output dependent on input pin \"ADC2IN\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[7\] " "No output dependent on input pin \"ADC2IN\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2IN\[8\] " "No output dependent on input pin \"ADC2IN\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/coding/fpga2022/s9/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669516328725 "|DE10_LITE_Golden_Top|ADC2IN[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669516328725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669516328727 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669516328727 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669516328727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669516328727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669516328746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 10:32:08 2022 " "Processing ended: Sun Nov 27 10:32:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669516328746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669516328746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669516328746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669516328746 ""}
