// Seed: 2912362617
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    output wand id_3
);
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd20,
    parameter id_4 = 32'd84,
    parameter id_7 = 32'd8
) (
    output tri  id_0,
    input  wire id_1,
    input  wor  id_2,
    input  wor  _id_3,
    input  wor  _id_4
);
  wire id_6, _id_7;
  logic [id_4 : 1 'b0] id_8;
  assign id_8[id_7] = 1;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
  logic [id_3 : -1  !== ""] id_10;
endmodule
