==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 312.426 MB.
INFO: [HLS 200-10] Analyzing design file 'src_parallel/haar.cpp' ... 
WARNING: [HLS 207-5540] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, use 'Stable Pragma' instead (src_parallel/haar.cpp:935:23)
WARNING: [HLS 207-5292] unused parameter 'pt' (src_parallel/haar.cpp:3023:11)
WARNING: [HLS 207-5292] unused parameter 'w_id' (src_parallel/haar.cpp:3291:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.26 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.27 seconds; current allocated memory: 316.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,486 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56,859 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,323 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,115 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,522 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,887 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,973 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,973 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,973 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 21.184 MB.
INFO: [Common 17-344] 'source' was cancelled
