$comment
	File created using the following command:
		vcd file Processador_v1_uniciclo.msim.vcd -direction
$end
$date
	Fri Nov 30 22:30:29 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module datapath_vhd_vec_tst $end
$var wire 1 ! Clock_Sistema $end
$var wire 1 " Data_to_writeRegister_outWaveform [15] $end
$var wire 1 # Data_to_writeRegister_outWaveform [14] $end
$var wire 1 $ Data_to_writeRegister_outWaveform [13] $end
$var wire 1 % Data_to_writeRegister_outWaveform [12] $end
$var wire 1 & Data_to_writeRegister_outWaveform [11] $end
$var wire 1 ' Data_to_writeRegister_outWaveform [10] $end
$var wire 1 ( Data_to_writeRegister_outWaveform [9] $end
$var wire 1 ) Data_to_writeRegister_outWaveform [8] $end
$var wire 1 * Data_to_writeRegister_outWaveform [7] $end
$var wire 1 + Data_to_writeRegister_outWaveform [6] $end
$var wire 1 , Data_to_writeRegister_outWaveform [5] $end
$var wire 1 - Data_to_writeRegister_outWaveform [4] $end
$var wire 1 . Data_to_writeRegister_outWaveform [3] $end
$var wire 1 / Data_to_writeRegister_outWaveform [2] $end
$var wire 1 0 Data_to_writeRegister_outWaveform [1] $end
$var wire 1 1 Data_to_writeRegister_outWaveform [0] $end
$var wire 1 2 Flag_aluSRC_OUT $end
$var wire 1 3 Flag_branch_OUT $end
$var wire 1 4 Flag_escrevemem_OUT $end
$var wire 1 5 Flag_escrevereg_OUT $end
$var wire 1 6 Flag_jump_OUT $end
$var wire 1 7 Flag_lemem_OUT $end
$var wire 1 8 Flag_memparareg_OUT $end
$var wire 1 9 Flag_origialu_OUT [3] $end
$var wire 1 : Flag_origialu_OUT [2] $end
$var wire 1 ; Flag_origialu_OUT [1] $end
$var wire 1 < Flag_origialu_OUT [0] $end
$var wire 1 = Flag_regdest_OUT $end
$var wire 1 > funcionou $end
$var wire 1 ? Instruction_to_Control_outWaveform [3] $end
$var wire 1 @ Instruction_to_Control_outWaveform [2] $end
$var wire 1 A Instruction_to_Control_outWaveform [1] $end
$var wire 1 B Instruction_to_Control_outWaveform [0] $end
$var wire 1 C Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 D Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 E Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 F Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 G Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 H Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 I Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 J Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 K Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 L Instruction_to_Jump_outWaveform [11] $end
$var wire 1 M Instruction_to_Jump_outWaveform [10] $end
$var wire 1 N Instruction_to_Jump_outWaveform [9] $end
$var wire 1 O Instruction_to_Jump_outWaveform [8] $end
$var wire 1 P Instruction_to_Jump_outWaveform [7] $end
$var wire 1 Q Instruction_to_Jump_outWaveform [6] $end
$var wire 1 R Instruction_to_Jump_outWaveform [5] $end
$var wire 1 S Instruction_to_Jump_outWaveform [4] $end
$var wire 1 T Instruction_to_Jump_outWaveform [3] $end
$var wire 1 U Instruction_to_Jump_outWaveform [2] $end
$var wire 1 V Instruction_to_Jump_outWaveform [1] $end
$var wire 1 W Instruction_to_Jump_outWaveform [0] $end
$var wire 1 X Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 Y Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 Z Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 [ Instruction_to_register1_outWaveform [2] $end
$var wire 1 \ Instruction_to_register1_outWaveform [1] $end
$var wire 1 ] Instruction_to_register1_outWaveform [0] $end
$var wire 1 ^ Instruction_to_register2_outWaveform [2] $end
$var wire 1 _ Instruction_to_register2_outWaveform [1] $end
$var wire 1 ` Instruction_to_register2_outWaveform [0] $end
$var wire 1 a multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 b multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 c multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 d Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 e Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 f Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 g Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 h Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 i Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 j Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 k Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 l Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 m Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 n Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 o Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 p Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 q Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 r Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 s Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 t saida_cont_sincz1 $end
$var wire 1 u saida_cont_sincz2 $end
$var wire 1 v saida_cont_sincz3 $end
$var wire 1 w Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 x Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 y Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 z Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 { Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 | Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 } Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 ~ Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 !! Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 "! Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 #! Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 $! Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 %! Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 &! Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 '! Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 (! Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 )! Saida_to_PC_outWaveform [15] $end
$var wire 1 *! Saida_to_PC_outWaveform [14] $end
$var wire 1 +! Saida_to_PC_outWaveform [13] $end
$var wire 1 ,! Saida_to_PC_outWaveform [12] $end
$var wire 1 -! Saida_to_PC_outWaveform [11] $end
$var wire 1 .! Saida_to_PC_outWaveform [10] $end
$var wire 1 /! Saida_to_PC_outWaveform [9] $end
$var wire 1 0! Saida_to_PC_outWaveform [8] $end
$var wire 1 1! Saida_to_PC_outWaveform [7] $end
$var wire 1 2! Saida_to_PC_outWaveform [6] $end
$var wire 1 3! Saida_to_PC_outWaveform [5] $end
$var wire 1 4! Saida_to_PC_outWaveform [4] $end
$var wire 1 5! Saida_to_PC_outWaveform [3] $end
$var wire 1 6! Saida_to_PC_outWaveform [2] $end
$var wire 1 7! Saida_to_PC_outWaveform [1] $end
$var wire 1 8! Saida_to_PC_outWaveform [0] $end
$var wire 1 9! SaidaPc_outWaveform [15] $end
$var wire 1 :! SaidaPc_outWaveform [14] $end
$var wire 1 ;! SaidaPc_outWaveform [13] $end
$var wire 1 <! SaidaPc_outWaveform [12] $end
$var wire 1 =! SaidaPc_outWaveform [11] $end
$var wire 1 >! SaidaPc_outWaveform [10] $end
$var wire 1 ?! SaidaPc_outWaveform [9] $end
$var wire 1 @! SaidaPc_outWaveform [8] $end
$var wire 1 A! SaidaPc_outWaveform [7] $end
$var wire 1 B! SaidaPc_outWaveform [6] $end
$var wire 1 C! SaidaPc_outWaveform [5] $end
$var wire 1 D! SaidaPc_outWaveform [4] $end
$var wire 1 E! SaidaPc_outWaveform [3] $end
$var wire 1 F! SaidaPc_outWaveform [2] $end
$var wire 1 G! SaidaPc_outWaveform [1] $end
$var wire 1 H! SaidaPc_outWaveform [0] $end
$var wire 1 I! SaidaRegA_outWaveform [15] $end
$var wire 1 J! SaidaRegA_outWaveform [14] $end
$var wire 1 K! SaidaRegA_outWaveform [13] $end
$var wire 1 L! SaidaRegA_outWaveform [12] $end
$var wire 1 M! SaidaRegA_outWaveform [11] $end
$var wire 1 N! SaidaRegA_outWaveform [10] $end
$var wire 1 O! SaidaRegA_outWaveform [9] $end
$var wire 1 P! SaidaRegA_outWaveform [8] $end
$var wire 1 Q! SaidaRegA_outWaveform [7] $end
$var wire 1 R! SaidaRegA_outWaveform [6] $end
$var wire 1 S! SaidaRegA_outWaveform [5] $end
$var wire 1 T! SaidaRegA_outWaveform [4] $end
$var wire 1 U! SaidaRegA_outWaveform [3] $end
$var wire 1 V! SaidaRegA_outWaveform [2] $end
$var wire 1 W! SaidaRegA_outWaveform [1] $end
$var wire 1 X! SaidaRegA_outWaveform [0] $end
$var wire 1 Y! SaidaRegB_outWaveform [15] $end
$var wire 1 Z! SaidaRegB_outWaveform [14] $end
$var wire 1 [! SaidaRegB_outWaveform [13] $end
$var wire 1 \! SaidaRegB_outWaveform [12] $end
$var wire 1 ]! SaidaRegB_outWaveform [11] $end
$var wire 1 ^! SaidaRegB_outWaveform [10] $end
$var wire 1 _! SaidaRegB_outWaveform [9] $end
$var wire 1 `! SaidaRegB_outWaveform [8] $end
$var wire 1 a! SaidaRegB_outWaveform [7] $end
$var wire 1 b! SaidaRegB_outWaveform [6] $end
$var wire 1 c! SaidaRegB_outWaveform [5] $end
$var wire 1 d! SaidaRegB_outWaveform [4] $end
$var wire 1 e! SaidaRegB_outWaveform [3] $end
$var wire 1 f! SaidaRegB_outWaveform [2] $end
$var wire 1 g! SaidaRegB_outWaveform [1] $end
$var wire 1 h! SaidaRegB_outWaveform [0] $end
$var wire 1 i! SomadorToPc_outWaveform [15] $end
$var wire 1 j! SomadorToPc_outWaveform [14] $end
$var wire 1 k! SomadorToPc_outWaveform [13] $end
$var wire 1 l! SomadorToPc_outWaveform [12] $end
$var wire 1 m! SomadorToPc_outWaveform [11] $end
$var wire 1 n! SomadorToPc_outWaveform [10] $end
$var wire 1 o! SomadorToPc_outWaveform [9] $end
$var wire 1 p! SomadorToPc_outWaveform [8] $end
$var wire 1 q! SomadorToPc_outWaveform [7] $end
$var wire 1 r! SomadorToPc_outWaveform [6] $end
$var wire 1 s! SomadorToPc_outWaveform [5] $end
$var wire 1 t! SomadorToPc_outWaveform [4] $end
$var wire 1 u! SomadorToPc_outWaveform [3] $end
$var wire 1 v! SomadorToPc_outWaveform [2] $end
$var wire 1 w! SomadorToPc_outWaveform [1] $end
$var wire 1 x! SomadorToPc_outWaveform [0] $end

$scope module i1 $end
$var wire 1 y! gnd $end
$var wire 1 z! vcc $end
$var wire 1 {! unknown $end
$var wire 1 |! devoe $end
$var wire 1 }! devclrn $end
$var wire 1 ~! devpor $end
$var wire 1 !" ww_devoe $end
$var wire 1 "" ww_devclrn $end
$var wire 1 #" ww_devpor $end
$var wire 1 $" ww_Clock_Sistema $end
$var wire 1 %" ww_SomadorToPc_outWaveform [15] $end
$var wire 1 &" ww_SomadorToPc_outWaveform [14] $end
$var wire 1 '" ww_SomadorToPc_outWaveform [13] $end
$var wire 1 (" ww_SomadorToPc_outWaveform [12] $end
$var wire 1 )" ww_SomadorToPc_outWaveform [11] $end
$var wire 1 *" ww_SomadorToPc_outWaveform [10] $end
$var wire 1 +" ww_SomadorToPc_outWaveform [9] $end
$var wire 1 ," ww_SomadorToPc_outWaveform [8] $end
$var wire 1 -" ww_SomadorToPc_outWaveform [7] $end
$var wire 1 ." ww_SomadorToPc_outWaveform [6] $end
$var wire 1 /" ww_SomadorToPc_outWaveform [5] $end
$var wire 1 0" ww_SomadorToPc_outWaveform [4] $end
$var wire 1 1" ww_SomadorToPc_outWaveform [3] $end
$var wire 1 2" ww_SomadorToPc_outWaveform [2] $end
$var wire 1 3" ww_SomadorToPc_outWaveform [1] $end
$var wire 1 4" ww_SomadorToPc_outWaveform [0] $end
$var wire 1 5" ww_SaidaPc_outWaveform [15] $end
$var wire 1 6" ww_SaidaPc_outWaveform [14] $end
$var wire 1 7" ww_SaidaPc_outWaveform [13] $end
$var wire 1 8" ww_SaidaPc_outWaveform [12] $end
$var wire 1 9" ww_SaidaPc_outWaveform [11] $end
$var wire 1 :" ww_SaidaPc_outWaveform [10] $end
$var wire 1 ;" ww_SaidaPc_outWaveform [9] $end
$var wire 1 <" ww_SaidaPc_outWaveform [8] $end
$var wire 1 =" ww_SaidaPc_outWaveform [7] $end
$var wire 1 >" ww_SaidaPc_outWaveform [6] $end
$var wire 1 ?" ww_SaidaPc_outWaveform [5] $end
$var wire 1 @" ww_SaidaPc_outWaveform [4] $end
$var wire 1 A" ww_SaidaPc_outWaveform [3] $end
$var wire 1 B" ww_SaidaPc_outWaveform [2] $end
$var wire 1 C" ww_SaidaPc_outWaveform [1] $end
$var wire 1 D" ww_SaidaPc_outWaveform [0] $end
$var wire 1 E" ww_SaidaRegA_outWaveform [15] $end
$var wire 1 F" ww_SaidaRegA_outWaveform [14] $end
$var wire 1 G" ww_SaidaRegA_outWaveform [13] $end
$var wire 1 H" ww_SaidaRegA_outWaveform [12] $end
$var wire 1 I" ww_SaidaRegA_outWaveform [11] $end
$var wire 1 J" ww_SaidaRegA_outWaveform [10] $end
$var wire 1 K" ww_SaidaRegA_outWaveform [9] $end
$var wire 1 L" ww_SaidaRegA_outWaveform [8] $end
$var wire 1 M" ww_SaidaRegA_outWaveform [7] $end
$var wire 1 N" ww_SaidaRegA_outWaveform [6] $end
$var wire 1 O" ww_SaidaRegA_outWaveform [5] $end
$var wire 1 P" ww_SaidaRegA_outWaveform [4] $end
$var wire 1 Q" ww_SaidaRegA_outWaveform [3] $end
$var wire 1 R" ww_SaidaRegA_outWaveform [2] $end
$var wire 1 S" ww_SaidaRegA_outWaveform [1] $end
$var wire 1 T" ww_SaidaRegA_outWaveform [0] $end
$var wire 1 U" ww_SaidaRegB_outWaveform [15] $end
$var wire 1 V" ww_SaidaRegB_outWaveform [14] $end
$var wire 1 W" ww_SaidaRegB_outWaveform [13] $end
$var wire 1 X" ww_SaidaRegB_outWaveform [12] $end
$var wire 1 Y" ww_SaidaRegB_outWaveform [11] $end
$var wire 1 Z" ww_SaidaRegB_outWaveform [10] $end
$var wire 1 [" ww_SaidaRegB_outWaveform [9] $end
$var wire 1 \" ww_SaidaRegB_outWaveform [8] $end
$var wire 1 ]" ww_SaidaRegB_outWaveform [7] $end
$var wire 1 ^" ww_SaidaRegB_outWaveform [6] $end
$var wire 1 _" ww_SaidaRegB_outWaveform [5] $end
$var wire 1 `" ww_SaidaRegB_outWaveform [4] $end
$var wire 1 a" ww_SaidaRegB_outWaveform [3] $end
$var wire 1 b" ww_SaidaRegB_outWaveform [2] $end
$var wire 1 c" ww_SaidaRegB_outWaveform [1] $end
$var wire 1 d" ww_SaidaRegB_outWaveform [0] $end
$var wire 1 e" ww_multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 f" ww_multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 g" ww_multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 h" ww_Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 i" ww_Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 j" ww_Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 k" ww_Instruction_to_Control_outWaveform [3] $end
$var wire 1 l" ww_Instruction_to_Control_outWaveform [2] $end
$var wire 1 m" ww_Instruction_to_Control_outWaveform [1] $end
$var wire 1 n" ww_Instruction_to_Control_outWaveform [0] $end
$var wire 1 o" ww_Instruction_to_register1_outWaveform [2] $end
$var wire 1 p" ww_Instruction_to_register1_outWaveform [1] $end
$var wire 1 q" ww_Instruction_to_register1_outWaveform [0] $end
$var wire 1 r" ww_Instruction_to_register2_outWaveform [2] $end
$var wire 1 s" ww_Instruction_to_register2_outWaveform [1] $end
$var wire 1 t" ww_Instruction_to_register2_outWaveform [0] $end
$var wire 1 u" ww_Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 v" ww_Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 w" ww_Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 x" ww_Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 y" ww_Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 z" ww_Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 {" ww_Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 |" ww_Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 }" ww_Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 ~" ww_Instruction_to_Jump_outWaveform [11] $end
$var wire 1 !# ww_Instruction_to_Jump_outWaveform [10] $end
$var wire 1 "# ww_Instruction_to_Jump_outWaveform [9] $end
$var wire 1 ## ww_Instruction_to_Jump_outWaveform [8] $end
$var wire 1 $# ww_Instruction_to_Jump_outWaveform [7] $end
$var wire 1 %# ww_Instruction_to_Jump_outWaveform [6] $end
$var wire 1 &# ww_Instruction_to_Jump_outWaveform [5] $end
$var wire 1 '# ww_Instruction_to_Jump_outWaveform [4] $end
$var wire 1 (# ww_Instruction_to_Jump_outWaveform [3] $end
$var wire 1 )# ww_Instruction_to_Jump_outWaveform [2] $end
$var wire 1 *# ww_Instruction_to_Jump_outWaveform [1] $end
$var wire 1 +# ww_Instruction_to_Jump_outWaveform [0] $end
$var wire 1 ,# ww_Data_to_writeRegister_outWaveform [15] $end
$var wire 1 -# ww_Data_to_writeRegister_outWaveform [14] $end
$var wire 1 .# ww_Data_to_writeRegister_outWaveform [13] $end
$var wire 1 /# ww_Data_to_writeRegister_outWaveform [12] $end
$var wire 1 0# ww_Data_to_writeRegister_outWaveform [11] $end
$var wire 1 1# ww_Data_to_writeRegister_outWaveform [10] $end
$var wire 1 2# ww_Data_to_writeRegister_outWaveform [9] $end
$var wire 1 3# ww_Data_to_writeRegister_outWaveform [8] $end
$var wire 1 4# ww_Data_to_writeRegister_outWaveform [7] $end
$var wire 1 5# ww_Data_to_writeRegister_outWaveform [6] $end
$var wire 1 6# ww_Data_to_writeRegister_outWaveform [5] $end
$var wire 1 7# ww_Data_to_writeRegister_outWaveform [4] $end
$var wire 1 8# ww_Data_to_writeRegister_outWaveform [3] $end
$var wire 1 9# ww_Data_to_writeRegister_outWaveform [2] $end
$var wire 1 :# ww_Data_to_writeRegister_outWaveform [1] $end
$var wire 1 ;# ww_Data_to_writeRegister_outWaveform [0] $end
$var wire 1 <# ww_Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 =# ww_Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 ># ww_Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 ?# ww_Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 @# ww_Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 A# ww_Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 B# ww_Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 C# ww_Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 D# ww_Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 E# ww_Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 F# ww_Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 G# ww_Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 H# ww_Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 I# ww_Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 J# ww_Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 K# ww_Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 L# ww_Saida_to_PC_outWaveform [15] $end
$var wire 1 M# ww_Saida_to_PC_outWaveform [14] $end
$var wire 1 N# ww_Saida_to_PC_outWaveform [13] $end
$var wire 1 O# ww_Saida_to_PC_outWaveform [12] $end
$var wire 1 P# ww_Saida_to_PC_outWaveform [11] $end
$var wire 1 Q# ww_Saida_to_PC_outWaveform [10] $end
$var wire 1 R# ww_Saida_to_PC_outWaveform [9] $end
$var wire 1 S# ww_Saida_to_PC_outWaveform [8] $end
$var wire 1 T# ww_Saida_to_PC_outWaveform [7] $end
$var wire 1 U# ww_Saida_to_PC_outWaveform [6] $end
$var wire 1 V# ww_Saida_to_PC_outWaveform [5] $end
$var wire 1 W# ww_Saida_to_PC_outWaveform [4] $end
$var wire 1 X# ww_Saida_to_PC_outWaveform [3] $end
$var wire 1 Y# ww_Saida_to_PC_outWaveform [2] $end
$var wire 1 Z# ww_Saida_to_PC_outWaveform [1] $end
$var wire 1 [# ww_Saida_to_PC_outWaveform [0] $end
$var wire 1 \# ww_Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 ]# ww_Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 ^# ww_Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 _# ww_Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 `# ww_Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 a# ww_Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 b# ww_Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 c# ww_Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 d# ww_Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 e# ww_Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 f# ww_Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 g# ww_Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 h# ww_Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 i# ww_Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 j# ww_Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 k# ww_Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 l# ww_saida_cont_sincz1 $end
$var wire 1 m# ww_saida_cont_sincz2 $end
$var wire 1 n# ww_saida_cont_sincz3 $end
$var wire 1 o# ww_funcionou $end
$var wire 1 p# ww_Flag_regdest_OUT $end
$var wire 1 q# ww_Flag_origialu_OUT [3] $end
$var wire 1 r# ww_Flag_origialu_OUT [2] $end
$var wire 1 s# ww_Flag_origialu_OUT [1] $end
$var wire 1 t# ww_Flag_origialu_OUT [0] $end
$var wire 1 u# ww_Flag_memparareg_OUT $end
$var wire 1 v# ww_Flag_escrevereg_OUT $end
$var wire 1 w# ww_Flag_lemem_OUT $end
$var wire 1 x# ww_Flag_escrevemem_OUT $end
$var wire 1 y# ww_Flag_branch_OUT $end
$var wire 1 z# ww_Flag_aluSRC_OUT $end
$var wire 1 {# ww_Flag_jump_OUT $end
$var wire 1 |# \SomadorToPc_outWaveform[0]~output_o\ $end
$var wire 1 }# \SomadorToPc_outWaveform[1]~output_o\ $end
$var wire 1 ~# \SomadorToPc_outWaveform[2]~output_o\ $end
$var wire 1 !$ \SomadorToPc_outWaveform[3]~output_o\ $end
$var wire 1 "$ \SomadorToPc_outWaveform[4]~output_o\ $end
$var wire 1 #$ \SomadorToPc_outWaveform[5]~output_o\ $end
$var wire 1 $$ \SomadorToPc_outWaveform[6]~output_o\ $end
$var wire 1 %$ \SomadorToPc_outWaveform[7]~output_o\ $end
$var wire 1 &$ \SomadorToPc_outWaveform[8]~output_o\ $end
$var wire 1 '$ \SomadorToPc_outWaveform[9]~output_o\ $end
$var wire 1 ($ \SomadorToPc_outWaveform[10]~output_o\ $end
$var wire 1 )$ \SomadorToPc_outWaveform[11]~output_o\ $end
$var wire 1 *$ \SomadorToPc_outWaveform[12]~output_o\ $end
$var wire 1 +$ \SomadorToPc_outWaveform[13]~output_o\ $end
$var wire 1 ,$ \SomadorToPc_outWaveform[14]~output_o\ $end
$var wire 1 -$ \SomadorToPc_outWaveform[15]~output_o\ $end
$var wire 1 .$ \SaidaPc_outWaveform[0]~output_o\ $end
$var wire 1 /$ \SaidaPc_outWaveform[1]~output_o\ $end
$var wire 1 0$ \SaidaPc_outWaveform[2]~output_o\ $end
$var wire 1 1$ \SaidaPc_outWaveform[3]~output_o\ $end
$var wire 1 2$ \SaidaPc_outWaveform[4]~output_o\ $end
$var wire 1 3$ \SaidaPc_outWaveform[5]~output_o\ $end
$var wire 1 4$ \SaidaPc_outWaveform[6]~output_o\ $end
$var wire 1 5$ \SaidaPc_outWaveform[7]~output_o\ $end
$var wire 1 6$ \SaidaPc_outWaveform[8]~output_o\ $end
$var wire 1 7$ \SaidaPc_outWaveform[9]~output_o\ $end
$var wire 1 8$ \SaidaPc_outWaveform[10]~output_o\ $end
$var wire 1 9$ \SaidaPc_outWaveform[11]~output_o\ $end
$var wire 1 :$ \SaidaPc_outWaveform[12]~output_o\ $end
$var wire 1 ;$ \SaidaPc_outWaveform[13]~output_o\ $end
$var wire 1 <$ \SaidaPc_outWaveform[14]~output_o\ $end
$var wire 1 =$ \SaidaPc_outWaveform[15]~output_o\ $end
$var wire 1 >$ \SaidaRegA_outWaveform[0]~output_o\ $end
$var wire 1 ?$ \SaidaRegA_outWaveform[1]~output_o\ $end
$var wire 1 @$ \SaidaRegA_outWaveform[2]~output_o\ $end
$var wire 1 A$ \SaidaRegA_outWaveform[3]~output_o\ $end
$var wire 1 B$ \SaidaRegA_outWaveform[4]~output_o\ $end
$var wire 1 C$ \SaidaRegA_outWaveform[5]~output_o\ $end
$var wire 1 D$ \SaidaRegA_outWaveform[6]~output_o\ $end
$var wire 1 E$ \SaidaRegA_outWaveform[7]~output_o\ $end
$var wire 1 F$ \SaidaRegA_outWaveform[8]~output_o\ $end
$var wire 1 G$ \SaidaRegA_outWaveform[9]~output_o\ $end
$var wire 1 H$ \SaidaRegA_outWaveform[10]~output_o\ $end
$var wire 1 I$ \SaidaRegA_outWaveform[11]~output_o\ $end
$var wire 1 J$ \SaidaRegA_outWaveform[12]~output_o\ $end
$var wire 1 K$ \SaidaRegA_outWaveform[13]~output_o\ $end
$var wire 1 L$ \SaidaRegA_outWaveform[14]~output_o\ $end
$var wire 1 M$ \SaidaRegA_outWaveform[15]~output_o\ $end
$var wire 1 N$ \SaidaRegB_outWaveform[0]~output_o\ $end
$var wire 1 O$ \SaidaRegB_outWaveform[1]~output_o\ $end
$var wire 1 P$ \SaidaRegB_outWaveform[2]~output_o\ $end
$var wire 1 Q$ \SaidaRegB_outWaveform[3]~output_o\ $end
$var wire 1 R$ \SaidaRegB_outWaveform[4]~output_o\ $end
$var wire 1 S$ \SaidaRegB_outWaveform[5]~output_o\ $end
$var wire 1 T$ \SaidaRegB_outWaveform[6]~output_o\ $end
$var wire 1 U$ \SaidaRegB_outWaveform[7]~output_o\ $end
$var wire 1 V$ \SaidaRegB_outWaveform[8]~output_o\ $end
$var wire 1 W$ \SaidaRegB_outWaveform[9]~output_o\ $end
$var wire 1 X$ \SaidaRegB_outWaveform[10]~output_o\ $end
$var wire 1 Y$ \SaidaRegB_outWaveform[11]~output_o\ $end
$var wire 1 Z$ \SaidaRegB_outWaveform[12]~output_o\ $end
$var wire 1 [$ \SaidaRegB_outWaveform[13]~output_o\ $end
$var wire 1 \$ \SaidaRegB_outWaveform[14]~output_o\ $end
$var wire 1 ]$ \SaidaRegB_outWaveform[15]~output_o\ $end
$var wire 1 ^$ \multiplexador_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 _$ \multiplexador_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 `$ \multiplexador_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 a$ \Instruction_to_multiplexador_outWaveform[0]~output_o\ $end
$var wire 1 b$ \Instruction_to_multiplexador_outWaveform[1]~output_o\ $end
$var wire 1 c$ \Instruction_to_multiplexador_outWaveform[2]~output_o\ $end
$var wire 1 d$ \Instruction_to_Control_outWaveform[0]~output_o\ $end
$var wire 1 e$ \Instruction_to_Control_outWaveform[1]~output_o\ $end
$var wire 1 f$ \Instruction_to_Control_outWaveform[2]~output_o\ $end
$var wire 1 g$ \Instruction_to_Control_outWaveform[3]~output_o\ $end
$var wire 1 h$ \Instruction_to_register1_outWaveform[0]~output_o\ $end
$var wire 1 i$ \Instruction_to_register1_outWaveform[1]~output_o\ $end
$var wire 1 j$ \Instruction_to_register1_outWaveform[2]~output_o\ $end
$var wire 1 k$ \Instruction_to_register2_outWaveform[0]~output_o\ $end
$var wire 1 l$ \Instruction_to_register2_outWaveform[1]~output_o\ $end
$var wire 1 m$ \Instruction_to_register2_outWaveform[2]~output_o\ $end
$var wire 1 n$ \Instruction_to_controlULA_outWaveform[0]~output_o\ $end
$var wire 1 o$ \Instruction_to_controlULA_outWaveform[1]~output_o\ $end
$var wire 1 p$ \Instruction_to_controlULA_outWaveform[2]~output_o\ $end
$var wire 1 q$ \Instruction_to_extensorDeSinal_outWaveform[0]~output_o\ $end
$var wire 1 r$ \Instruction_to_extensorDeSinal_outWaveform[1]~output_o\ $end
$var wire 1 s$ \Instruction_to_extensorDeSinal_outWaveform[2]~output_o\ $end
$var wire 1 t$ \Instruction_to_extensorDeSinal_outWaveform[3]~output_o\ $end
$var wire 1 u$ \Instruction_to_extensorDeSinal_outWaveform[4]~output_o\ $end
$var wire 1 v$ \Instruction_to_extensorDeSinal_outWaveform[5]~output_o\ $end
$var wire 1 w$ \Instruction_to_Jump_outWaveform[0]~output_o\ $end
$var wire 1 x$ \Instruction_to_Jump_outWaveform[1]~output_o\ $end
$var wire 1 y$ \Instruction_to_Jump_outWaveform[2]~output_o\ $end
$var wire 1 z$ \Instruction_to_Jump_outWaveform[3]~output_o\ $end
$var wire 1 {$ \Instruction_to_Jump_outWaveform[4]~output_o\ $end
$var wire 1 |$ \Instruction_to_Jump_outWaveform[5]~output_o\ $end
$var wire 1 }$ \Instruction_to_Jump_outWaveform[6]~output_o\ $end
$var wire 1 ~$ \Instruction_to_Jump_outWaveform[7]~output_o\ $end
$var wire 1 !% \Instruction_to_Jump_outWaveform[8]~output_o\ $end
$var wire 1 "% \Instruction_to_Jump_outWaveform[9]~output_o\ $end
$var wire 1 #% \Instruction_to_Jump_outWaveform[10]~output_o\ $end
$var wire 1 $% \Instruction_to_Jump_outWaveform[11]~output_o\ $end
$var wire 1 %% \Data_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 &% \Data_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 '% \Data_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 (% \Data_to_writeRegister_outWaveform[3]~output_o\ $end
$var wire 1 )% \Data_to_writeRegister_outWaveform[4]~output_o\ $end
$var wire 1 *% \Data_to_writeRegister_outWaveform[5]~output_o\ $end
$var wire 1 +% \Data_to_writeRegister_outWaveform[6]~output_o\ $end
$var wire 1 ,% \Data_to_writeRegister_outWaveform[7]~output_o\ $end
$var wire 1 -% \Data_to_writeRegister_outWaveform[8]~output_o\ $end
$var wire 1 .% \Data_to_writeRegister_outWaveform[9]~output_o\ $end
$var wire 1 /% \Data_to_writeRegister_outWaveform[10]~output_o\ $end
$var wire 1 0% \Data_to_writeRegister_outWaveform[11]~output_o\ $end
$var wire 1 1% \Data_to_writeRegister_outWaveform[12]~output_o\ $end
$var wire 1 2% \Data_to_writeRegister_outWaveform[13]~output_o\ $end
$var wire 1 3% \Data_to_writeRegister_outWaveform[14]~output_o\ $end
$var wire 1 4% \Data_to_writeRegister_outWaveform[15]~output_o\ $end
$var wire 1 5% \Saida_mult_to_mult_outWaveform[0]~output_o\ $end
$var wire 1 6% \Saida_mult_to_mult_outWaveform[1]~output_o\ $end
$var wire 1 7% \Saida_mult_to_mult_outWaveform[2]~output_o\ $end
$var wire 1 8% \Saida_mult_to_mult_outWaveform[3]~output_o\ $end
$var wire 1 9% \Saida_mult_to_mult_outWaveform[4]~output_o\ $end
$var wire 1 :% \Saida_mult_to_mult_outWaveform[5]~output_o\ $end
$var wire 1 ;% \Saida_mult_to_mult_outWaveform[6]~output_o\ $end
$var wire 1 <% \Saida_mult_to_mult_outWaveform[7]~output_o\ $end
$var wire 1 =% \Saida_mult_to_mult_outWaveform[8]~output_o\ $end
$var wire 1 >% \Saida_mult_to_mult_outWaveform[9]~output_o\ $end
$var wire 1 ?% \Saida_mult_to_mult_outWaveform[10]~output_o\ $end
$var wire 1 @% \Saida_mult_to_mult_outWaveform[11]~output_o\ $end
$var wire 1 A% \Saida_mult_to_mult_outWaveform[12]~output_o\ $end
$var wire 1 B% \Saida_mult_to_mult_outWaveform[13]~output_o\ $end
$var wire 1 C% \Saida_mult_to_mult_outWaveform[14]~output_o\ $end
$var wire 1 D% \Saida_mult_to_mult_outWaveform[15]~output_o\ $end
$var wire 1 E% \Saida_to_PC_outWaveform[0]~output_o\ $end
$var wire 1 F% \Saida_to_PC_outWaveform[1]~output_o\ $end
$var wire 1 G% \Saida_to_PC_outWaveform[2]~output_o\ $end
$var wire 1 H% \Saida_to_PC_outWaveform[3]~output_o\ $end
$var wire 1 I% \Saida_to_PC_outWaveform[4]~output_o\ $end
$var wire 1 J% \Saida_to_PC_outWaveform[5]~output_o\ $end
$var wire 1 K% \Saida_to_PC_outWaveform[6]~output_o\ $end
$var wire 1 L% \Saida_to_PC_outWaveform[7]~output_o\ $end
$var wire 1 M% \Saida_to_PC_outWaveform[8]~output_o\ $end
$var wire 1 N% \Saida_to_PC_outWaveform[9]~output_o\ $end
$var wire 1 O% \Saida_to_PC_outWaveform[10]~output_o\ $end
$var wire 1 P% \Saida_to_PC_outWaveform[11]~output_o\ $end
$var wire 1 Q% \Saida_to_PC_outWaveform[12]~output_o\ $end
$var wire 1 R% \Saida_to_PC_outWaveform[13]~output_o\ $end
$var wire 1 S% \Saida_to_PC_outWaveform[14]~output_o\ $end
$var wire 1 T% \Saida_to_PC_outWaveform[15]~output_o\ $end
$var wire 1 U% \Saida_adress_to_RAM_outWaveform[0]~output_o\ $end
$var wire 1 V% \Saida_adress_to_RAM_outWaveform[1]~output_o\ $end
$var wire 1 W% \Saida_adress_to_RAM_outWaveform[2]~output_o\ $end
$var wire 1 X% \Saida_adress_to_RAM_outWaveform[3]~output_o\ $end
$var wire 1 Y% \Saida_adress_to_RAM_outWaveform[4]~output_o\ $end
$var wire 1 Z% \Saida_adress_to_RAM_outWaveform[5]~output_o\ $end
$var wire 1 [% \Saida_adress_to_RAM_outWaveform[6]~output_o\ $end
$var wire 1 \% \Saida_adress_to_RAM_outWaveform[7]~output_o\ $end
$var wire 1 ]% \Saida_adress_to_RAM_outWaveform[8]~output_o\ $end
$var wire 1 ^% \Saida_adress_to_RAM_outWaveform[9]~output_o\ $end
$var wire 1 _% \Saida_adress_to_RAM_outWaveform[10]~output_o\ $end
$var wire 1 `% \Saida_adress_to_RAM_outWaveform[11]~output_o\ $end
$var wire 1 a% \Saida_adress_to_RAM_outWaveform[12]~output_o\ $end
$var wire 1 b% \Saida_adress_to_RAM_outWaveform[13]~output_o\ $end
$var wire 1 c% \Saida_adress_to_RAM_outWaveform[14]~output_o\ $end
$var wire 1 d% \Saida_adress_to_RAM_outWaveform[15]~output_o\ $end
$var wire 1 e% \saida_cont_sincz1~output_o\ $end
$var wire 1 f% \saida_cont_sincz2~output_o\ $end
$var wire 1 g% \saida_cont_sincz3~output_o\ $end
$var wire 1 h% \funcionou~output_o\ $end
$var wire 1 i% \Flag_regdest_OUT~output_o\ $end
$var wire 1 j% \Flag_origialu_OUT[0]~output_o\ $end
$var wire 1 k% \Flag_origialu_OUT[1]~output_o\ $end
$var wire 1 l% \Flag_origialu_OUT[2]~output_o\ $end
$var wire 1 m% \Flag_origialu_OUT[3]~output_o\ $end
$var wire 1 n% \Flag_memparareg_OUT~output_o\ $end
$var wire 1 o% \Flag_escrevereg_OUT~output_o\ $end
$var wire 1 p% \Flag_lemem_OUT~output_o\ $end
$var wire 1 q% \Flag_escrevemem_OUT~output_o\ $end
$var wire 1 r% \Flag_branch_OUT~output_o\ $end
$var wire 1 s% \Flag_aluSRC_OUT~output_o\ $end
$var wire 1 t% \Flag_jump_OUT~output_o\ $end
$var wire 1 u% \Clock_Sistema~input_o\ $end
$var wire 1 v% \G2|Add0~1_sumout\ $end
$var wire 1 w% \G2|Add0~2\ $end
$var wire 1 x% \G2|Add0~5_sumout\ $end
$var wire 1 y% \G5|origalu[1]~0_combout\ $end
$var wire 1 z% \G5|regdest~0_combout\ $end
$var wire 1 {% \G16|ZeroULA~0_combout\ $end
$var wire 1 |% \G16|ZeroULA~1_combout\ $end
$var wire 1 }% \G2|Add0~14\ $end
$var wire 1 ~% \G2|Add0~17_sumout\ $end
$var wire 1 !& \G4|Mux0~2_combout\ $end
$var wire 1 "& \G4|Mux0~3_combout\ $end
$var wire 1 #& \G4|tipoi[3]~2_combout\ $end
$var wire 1 $& \G4|Mux6~0_combout\ $end
$var wire 1 %& \G4|Mux1~0_combout\ $end
$var wire 1 && \G4|tipoi[2]~1_combout\ $end
$var wire 1 '& \G10|Add0~2\ $end
$var wire 1 (& \G10|Add0~6\ $end
$var wire 1 )& \G10|Add0~10\ $end
$var wire 1 *& \G10|Add0~13_sumout\ $end
$var wire 1 +& \G12|SAIDA~5_combout\ $end
$var wire 1 ,& \G13|SAIDA~5_combout\ $end
$var wire 1 -& \G2|Add0~18\ $end
$var wire 1 .& \G2|Add0~21_sumout\ $end
$var wire 1 /& \G10|Add0~14\ $end
$var wire 1 0& \G10|Add0~17_sumout\ $end
$var wire 1 1& \G12|SAIDA~6_combout\ $end
$var wire 1 2& \G13|SAIDA~6_combout\ $end
$var wire 1 3& \G2|Add0~22\ $end
$var wire 1 4& \G2|Add0~25_sumout\ $end
$var wire 1 5& \G10|Add0~18\ $end
$var wire 1 6& \G10|Add0~21_sumout\ $end
$var wire 1 7& \G12|SAIDA~7_combout\ $end
$var wire 1 8& \G13|SAIDA~7_combout\ $end
$var wire 1 9& \G2|Add0~26\ $end
$var wire 1 :& \G2|Add0~29_sumout\ $end
$var wire 1 ;& \G10|Add0~22\ $end
$var wire 1 <& \G10|Add0~25_sumout\ $end
$var wire 1 =& \G12|SAIDA~8_combout\ $end
$var wire 1 >& \G13|SAIDA~8_combout\ $end
$var wire 1 ?& \G2|Add0~30\ $end
$var wire 1 @& \G2|Add0~33_sumout\ $end
$var wire 1 A& \G10|Add0~26\ $end
$var wire 1 B& \G10|Add0~29_sumout\ $end
$var wire 1 C& \G12|SAIDA~9_combout\ $end
$var wire 1 D& \G13|SAIDA~9_combout\ $end
$var wire 1 E& \G2|Add0~34\ $end
$var wire 1 F& \G2|Add0~37_sumout\ $end
$var wire 1 G& \G10|Add0~30\ $end
$var wire 1 H& \G10|Add0~33_sumout\ $end
$var wire 1 I& \G12|SAIDA~10_combout\ $end
$var wire 1 J& \G13|SAIDA~10_combout\ $end
$var wire 1 K& \G2|Add0~38\ $end
$var wire 1 L& \G2|Add0~41_sumout\ $end
$var wire 1 M& \G10|Add0~34\ $end
$var wire 1 N& \G10|Add0~37_sumout\ $end
$var wire 1 O& \G12|SAIDA~11_combout\ $end
$var wire 1 P& \G13|SAIDA~11_combout\ $end
$var wire 1 Q& \G2|Add0~42\ $end
$var wire 1 R& \G2|Add0~45_sumout\ $end
$var wire 1 S& \G10|Add0~38\ $end
$var wire 1 T& \G10|Add0~41_sumout\ $end
$var wire 1 U& \G12|SAIDA~12_combout\ $end
$var wire 1 V& \G13|SAIDA~12_combout\ $end
$var wire 1 W& \G2|Add0~46\ $end
$var wire 1 X& \G2|Add0~49_sumout\ $end
$var wire 1 Y& \G10|Add0~42\ $end
$var wire 1 Z& \G10|Add0~45_sumout\ $end
$var wire 1 [& \G12|SAIDA~13_combout\ $end
$var wire 1 \& \G13|SAIDA~13_combout\ $end
$var wire 1 ]& \G2|Add0~50\ $end
$var wire 1 ^& \G2|Add0~53_sumout\ $end
$var wire 1 _& \G10|Add0~46\ $end
$var wire 1 `& \G10|Add0~49_sumout\ $end
$var wire 1 a& \G12|SAIDA~14_combout\ $end
$var wire 1 b& \G13|SAIDA~14_combout\ $end
$var wire 1 c& \G2|Add0~54\ $end
$var wire 1 d& \G2|Add0~57_sumout\ $end
$var wire 1 e& \G10|Add0~50\ $end
$var wire 1 f& \G10|Add0~53_sumout\ $end
$var wire 1 g& \G12|SAIDA~15_combout\ $end
$var wire 1 h& \G13|SAIDA~15_combout\ $end
$var wire 1 i& \G4|Mux0~1_combout\ $end
$var wire 1 j& \G4|Mux0~4_combout\ $end
$var wire 1 k& \G4|Mux2~0_combout\ $end
$var wire 1 l& \G4|tipoi[0]~0_combout\ $end
$var wire 1 m& \G10|Add0~1_sumout\ $end
$var wire 1 n& \G12|SAIDA~2_combout\ $end
$var wire 1 o& \G13|SAIDA~2_combout\ $end
$var wire 1 p& \G2|Add0~6\ $end
$var wire 1 q& \G2|Add0~9_sumout\ $end
$var wire 1 r& \G10|Add0~5_sumout\ $end
$var wire 1 s& \G12|SAIDA~3_combout\ $end
$var wire 1 t& \G13|SAIDA~3_combout\ $end
$var wire 1 u& \G2|Add0~10\ $end
$var wire 1 v& \G2|Add0~13_sumout\ $end
$var wire 1 w& \G10|Add0~9_sumout\ $end
$var wire 1 x& \G12|SAIDA~4_combout\ $end
$var wire 1 y& \G13|SAIDA~4_combout\ $end
$var wire 1 z& \G4|Mux0~0_combout\ $end
$var wire 1 {& \G4|Mux6~1_combout\ $end
$var wire 1 |& \G16|Mux15~0_combout\ $end
$var wire 1 }& \G4|funct[0]~0_combout\ $end
$var wire 1 ~& \G16|Mux15~1_combout\ $end
$var wire 1 !' \G4|rs[1]~1_combout\ $end
$var wire 1 "' \G5|escrevereg~combout\ $end
$var wire 1 #' \G14|SAIDA~4_combout\ $end
$var wire 1 $' \G5|Equal1~0_combout\ $end
$var wire 1 %' \G5|memparareg~combout\ $end
$var wire 1 &' \G18|SAIDA~3_combout\ $end
$var wire 1 '' \G16|Add1~1_sumout\ $end
$var wire 1 (' \G16|Add0~1_sumout\ $end
$var wire 1 )' \G16|Mux15~2_combout\ $end
$var wire 1 *' \G18|SAIDA~0_combout\ $end
$var wire 1 +' \G16|Mux15~3_combout\ $end
$var wire 1 ,' \G16|Add0~2\ $end
$var wire 1 -' \G16|Add0~6\ $end
$var wire 1 .' \G16|Add0~9_sumout\ $end
$var wire 1 /' \G16|Mux13~0_combout\ $end
$var wire 1 0' \G16|Mux13~1_combout\ $end
$var wire 1 1' \G16|Add0~5_sumout\ $end
$var wire 1 2' \G16|Mux14~0_combout\ $end
$var wire 1 3' \G16|Mux14~1_combout\ $end
$var wire 1 4' \G17|ram.we_a~0_combout\ $end
$var wire 1 5' \rtl~1_combout\ $end
$var wire 1 6' \G17|ram~80_combout\ $end
$var wire 1 7' \rtl~2_combout\ $end
$var wire 1 8' \G17|ram~112_combout\ $end
$var wire 1 9' \rtl~4_combout\ $end
$var wire 1 :' \G17|ram~96_combout\ $end
$var wire 1 ;' \rtl~9_combout\ $end
$var wire 1 <' \G17|ram~16_combout\ $end
$var wire 1 =' \rtl~10_combout\ $end
$var wire 1 >' \G17|ram~48_combout\ $end
$var wire 1 ?' \rtl~12_combout\ $end
$var wire 1 @' \G17|ram~32_combout\ $end
$var wire 1 A' \rtl~11_combout\ $end
$var wire 1 B' \G17|ram~0_combout\ $end
$var wire 1 C' \G17|ram~400_combout\ $end
$var wire 1 D' \rtl~3_combout\ $end
$var wire 1 E' \G17|ram~64_combout\ $end
$var wire 1 F' \G17|ram~272_combout\ $end
$var wire 1 G' \rtl~5_combout\ $end
$var wire 1 H' \G17|ram~208_combout\ $end
$var wire 1 I' \rtl~6_combout\ $end
$var wire 1 J' \G17|ram~240_combout\ $end
$var wire 1 K' \rtl~8_combout\ $end
$var wire 1 L' \G17|ram~224_combout\ $end
$var wire 1 M' \rtl~13_combout\ $end
$var wire 1 N' \G17|ram~144_combout\ $end
$var wire 1 O' \rtl~14_combout\ $end
$var wire 1 P' \G17|ram~176_combout\ $end
$var wire 1 Q' \rtl~16_combout\ $end
$var wire 1 R' \G17|ram~160_combout\ $end
$var wire 1 S' \rtl~15_combout\ $end
$var wire 1 T' \G17|ram~128_combout\ $end
$var wire 1 U' \G17|ram~404_combout\ $end
$var wire 1 V' \rtl~7_combout\ $end
$var wire 1 W' \G17|ram~192_combout\ $end
$var wire 1 X' \G17|ram~276_combout\ $end
$var wire 1 Y' \G16|Add0~10\ $end
$var wire 1 Z' \G16|Add0~13_sumout\ $end
$var wire 1 [' \G16|Mux12~0_combout\ $end
$var wire 1 \' \G18|SAIDA~1_combout\ $end
$var wire 1 ]' \rtl~0_combout\ $end
$var wire 1 ^' \G17|ram~256_combout\ $end
$var wire 1 _' \G18|SAIDA~4_combout\ $end
$var wire 1 `' \G18|SAIDA~5_combout\ $end
$var wire 1 a' \G14|SAIDA~0_combout\ $end
$var wire 1 b' \G16|Add1~2\ $end
$var wire 1 c' \G16|Add1~3\ $end
$var wire 1 d' \G16|Add1~5_sumout\ $end
$var wire 1 e' \G18|SAIDA~6_combout\ $end
$var wire 1 f' \G17|ram~81_combout\ $end
$var wire 1 g' \G17|ram~113_combout\ $end
$var wire 1 h' \G17|ram~97_combout\ $end
$var wire 1 i' \G17|ram~17_combout\ $end
$var wire 1 j' \G17|ram~49_combout\ $end
$var wire 1 k' \G17|ram~33_combout\ $end
$var wire 1 l' \G17|ram~1_combout\ $end
$var wire 1 m' \G17|ram~408_combout\ $end
$var wire 1 n' \G17|ram~65_combout\ $end
$var wire 1 o' \G17|ram~280_combout\ $end
$var wire 1 p' \G17|ram~209_combout\ $end
$var wire 1 q' \G17|ram~241_combout\ $end
$var wire 1 r' \G17|ram~225_combout\ $end
$var wire 1 s' \G17|ram~145_combout\ $end
$var wire 1 t' \G17|ram~177_combout\ $end
$var wire 1 u' \G17|ram~161_combout\ $end
$var wire 1 v' \G17|ram~129_combout\ $end
$var wire 1 w' \G17|ram~412_combout\ $end
$var wire 1 x' \G17|ram~193_combout\ $end
$var wire 1 y' \G17|ram~284_combout\ $end
$var wire 1 z' \G17|ram~257_combout\ $end
$var wire 1 {' \G18|SAIDA~7_combout\ $end
$var wire 1 |' \G18|SAIDA~8_combout\ $end
$var wire 1 }' \G14|SAIDA~1_combout\ $end
$var wire 1 ~' \G16|Add1~6\ $end
$var wire 1 !( \G16|Add1~7\ $end
$var wire 1 "( \G16|Add1~9_sumout\ $end
$var wire 1 #( \G18|SAIDA~9_combout\ $end
$var wire 1 $( \G17|ram~82_combout\ $end
$var wire 1 %( \G17|ram~114_combout\ $end
$var wire 1 &( \G17|ram~98_combout\ $end
$var wire 1 '( \G17|ram~18_combout\ $end
$var wire 1 (( \G17|ram~50_combout\ $end
$var wire 1 )( \G17|ram~34_combout\ $end
$var wire 1 *( \G17|ram~2_combout\ $end
$var wire 1 +( \G17|ram~416_combout\ $end
$var wire 1 ,( \G17|ram~66_combout\ $end
$var wire 1 -( \G17|ram~288_combout\ $end
$var wire 1 .( \G17|ram~210_combout\ $end
$var wire 1 /( \G17|ram~242_combout\ $end
$var wire 1 0( \G17|ram~226_combout\ $end
$var wire 1 1( \G17|ram~146_combout\ $end
$var wire 1 2( \G17|ram~178_combout\ $end
$var wire 1 3( \G17|ram~162_combout\ $end
$var wire 1 4( \G17|ram~130_combout\ $end
$var wire 1 5( \G17|ram~420_combout\ $end
$var wire 1 6( \G17|ram~194_combout\ $end
$var wire 1 7( \G17|ram~292_combout\ $end
$var wire 1 8( \G17|ram~258_combout\ $end
$var wire 1 9( \G18|SAIDA~10_combout\ $end
$var wire 1 :( \G18|SAIDA~11_combout\ $end
$var wire 1 ;( \G14|SAIDA~2_combout\ $end
$var wire 1 <( \G16|Add1~10\ $end
$var wire 1 =( \G16|Add1~11\ $end
$var wire 1 >( \G16|Add1~13_sumout\ $end
$var wire 1 ?( \G16|Mux12~1_combout\ $end
$var wire 1 @( \G17|ram~211_combout\ $end
$var wire 1 A( \G17|ram~243_combout\ $end
$var wire 1 B( \G17|ram~227_combout\ $end
$var wire 1 C( \G17|ram~147_combout\ $end
$var wire 1 D( \G17|ram~179_combout\ $end
$var wire 1 E( \G17|ram~163_combout\ $end
$var wire 1 F( \G17|ram~131_combout\ $end
$var wire 1 G( \G17|ram~424_combout\ $end
$var wire 1 H( \G17|ram~195_combout\ $end
$var wire 1 I( \G17|ram~296_combout\ $end
$var wire 1 J( \G17|ram~83_combout\ $end
$var wire 1 K( \G17|ram~115_combout\ $end
$var wire 1 L( \G17|ram~99_combout\ $end
$var wire 1 M( \G17|ram~19_combout\ $end
$var wire 1 N( \G17|ram~51_combout\ $end
$var wire 1 O( \G17|ram~35_combout\ $end
$var wire 1 P( \G17|ram~3_combout\ $end
$var wire 1 Q( \G17|ram~428_combout\ $end
$var wire 1 R( \G17|ram~67_combout\ $end
$var wire 1 S( \G17|ram~300_combout\ $end
$var wire 1 T( \G17|ram~259_combout\ $end
$var wire 1 U( \G18|SAIDA~12_combout\ $end
$var wire 1 V( \G18|SAIDA~13_combout\ $end
$var wire 1 W( \G14|SAIDA~3_combout\ $end
$var wire 1 X( \G16|Add1~14\ $end
$var wire 1 Y( \G16|Add1~15\ $end
$var wire 1 Z( \G16|Add1~17_sumout\ $end
$var wire 1 [( \G16|Add0~14\ $end
$var wire 1 \( \G16|Add0~17_sumout\ $end
$var wire 1 ]( \G16|Mux11~1_combout\ $end
$var wire 1 ^( \G17|ram~84_combout\ $end
$var wire 1 _( \G17|ram~116_combout\ $end
$var wire 1 `( \G17|ram~100_combout\ $end
$var wire 1 a( \G17|ram~20_combout\ $end
$var wire 1 b( \G17|ram~52_combout\ $end
$var wire 1 c( \G17|ram~36_combout\ $end
$var wire 1 d( \G17|ram~4_combout\ $end
$var wire 1 e( \G17|ram~432_combout\ $end
$var wire 1 f( \G17|ram~68_combout\ $end
$var wire 1 g( \G17|ram~304_combout\ $end
$var wire 1 h( \G17|ram~212_combout\ $end
$var wire 1 i( \G17|ram~244_combout\ $end
$var wire 1 j( \G17|ram~228_combout\ $end
$var wire 1 k( \G17|ram~148_combout\ $end
$var wire 1 l( \G17|ram~180_combout\ $end
$var wire 1 m( \G17|ram~164_combout\ $end
$var wire 1 n( \G17|ram~132_combout\ $end
$var wire 1 o( \G17|ram~436_combout\ $end
$var wire 1 p( \G17|ram~196_combout\ $end
$var wire 1 q( \G17|ram~308_combout\ $end
$var wire 1 r( \G17|ram~260_combout\ $end
$var wire 1 s( \G18|SAIDA~14_combout\ $end
$var wire 1 t( \G18|SAIDA~15_combout\ $end
$var wire 1 u( \G16|Mux11~0_combout\ $end
$var wire 1 v( \G18|SAIDA~2_combout\ $end
$var wire 1 w( \G14|SAIDA~11_combout\ $end
$var wire 1 x( \G16|Mux8~0_combout\ $end
$var wire 1 y( \G16|Mux9~0_combout\ $end
$var wire 1 z( \G16|Mux10~0_combout\ $end
$var wire 1 {( \G16|Add1~18\ $end
$var wire 1 |( \G16|Add1~19\ $end
$var wire 1 }( \G16|Add1~21_sumout\ $end
$var wire 1 ~( \G16|Add0~18\ $end
$var wire 1 !) \G16|Add0~21_sumout\ $end
$var wire 1 ") \G18|SAIDA~16_combout\ $end
$var wire 1 #) \G17|ram~85_combout\ $end
$var wire 1 $) \G17|ram~117_combout\ $end
$var wire 1 %) \G17|ram~101_combout\ $end
$var wire 1 &) \G17|ram~21_combout\ $end
$var wire 1 ') \G17|ram~53_combout\ $end
$var wire 1 () \G17|ram~37_combout\ $end
$var wire 1 )) \G17|ram~5_combout\ $end
$var wire 1 *) \G17|ram~440_combout\ $end
$var wire 1 +) \G17|ram~69_combout\ $end
$var wire 1 ,) \G17|ram~312_combout\ $end
$var wire 1 -) \G17|ram~213_combout\ $end
$var wire 1 .) \G17|ram~245_combout\ $end
$var wire 1 /) \G17|ram~229_combout\ $end
$var wire 1 0) \G17|ram~149_combout\ $end
$var wire 1 1) \G17|ram~181_combout\ $end
$var wire 1 2) \G17|ram~165_combout\ $end
$var wire 1 3) \G17|ram~133_combout\ $end
$var wire 1 4) \G17|ram~444_combout\ $end
$var wire 1 5) \G17|ram~197_combout\ $end
$var wire 1 6) \G17|ram~316_combout\ $end
$var wire 1 7) \G17|ram~261_combout\ $end
$var wire 1 8) \G18|SAIDA~17_combout\ $end
$var wire 1 9) \G18|SAIDA~18_combout\ $end
$var wire 1 :) \G14|SAIDA~5_combout\ $end
$var wire 1 ;) \G16|Add1~22\ $end
$var wire 1 <) \G16|Add1~23\ $end
$var wire 1 =) \G16|Add1~25_sumout\ $end
$var wire 1 >) \G16|Add0~22\ $end
$var wire 1 ?) \G16|Add0~25_sumout\ $end
$var wire 1 @) \G18|SAIDA~19_combout\ $end
$var wire 1 A) \G17|ram~86_combout\ $end
$var wire 1 B) \G17|ram~118_combout\ $end
$var wire 1 C) \G17|ram~102_combout\ $end
$var wire 1 D) \G17|ram~22_combout\ $end
$var wire 1 E) \G17|ram~54_combout\ $end
$var wire 1 F) \G17|ram~38_combout\ $end
$var wire 1 G) \G17|ram~6_combout\ $end
$var wire 1 H) \G17|ram~448_combout\ $end
$var wire 1 I) \G17|ram~70_combout\ $end
$var wire 1 J) \G17|ram~320_combout\ $end
$var wire 1 K) \G17|ram~214_combout\ $end
$var wire 1 L) \G17|ram~246_combout\ $end
$var wire 1 M) \G17|ram~230_combout\ $end
$var wire 1 N) \G17|ram~150_combout\ $end
$var wire 1 O) \G17|ram~182_combout\ $end
$var wire 1 P) \G17|ram~166_combout\ $end
$var wire 1 Q) \G17|ram~134_combout\ $end
$var wire 1 R) \G17|ram~452_combout\ $end
$var wire 1 S) \G17|ram~198_combout\ $end
$var wire 1 T) \G17|ram~324_combout\ $end
$var wire 1 U) \G17|ram~262_combout\ $end
$var wire 1 V) \G18|SAIDA~20_combout\ $end
$var wire 1 W) \G18|SAIDA~21_combout\ $end
$var wire 1 X) \G14|SAIDA~6_combout\ $end
$var wire 1 Y) \G16|Add1~26\ $end
$var wire 1 Z) \G16|Add1~27\ $end
$var wire 1 [) \G16|Add1~29_sumout\ $end
$var wire 1 \) \G16|Add0~26\ $end
$var wire 1 ]) \G16|Add0~29_sumout\ $end
$var wire 1 ^) \G18|SAIDA~22_combout\ $end
$var wire 1 _) \G17|ram~87_combout\ $end
$var wire 1 `) \G17|ram~119_combout\ $end
$var wire 1 a) \G17|ram~103_combout\ $end
$var wire 1 b) \G17|ram~23_combout\ $end
$var wire 1 c) \G17|ram~55_combout\ $end
$var wire 1 d) \G17|ram~39_combout\ $end
$var wire 1 e) \G17|ram~7_combout\ $end
$var wire 1 f) \G17|ram~456_combout\ $end
$var wire 1 g) \G17|ram~71_combout\ $end
$var wire 1 h) \G17|ram~328_combout\ $end
$var wire 1 i) \G17|ram~215_combout\ $end
$var wire 1 j) \G17|ram~247_combout\ $end
$var wire 1 k) \G17|ram~231_combout\ $end
$var wire 1 l) \G17|ram~151_combout\ $end
$var wire 1 m) \G17|ram~183_combout\ $end
$var wire 1 n) \G17|ram~167_combout\ $end
$var wire 1 o) \G17|ram~135_combout\ $end
$var wire 1 p) \G17|ram~460_combout\ $end
$var wire 1 q) \G17|ram~199_combout\ $end
$var wire 1 r) \G17|ram~332_combout\ $end
$var wire 1 s) \G17|ram~263_combout\ $end
$var wire 1 t) \G18|SAIDA~23_combout\ $end
$var wire 1 u) \G18|SAIDA~24_combout\ $end
$var wire 1 v) \G14|SAIDA~7_combout\ $end
$var wire 1 w) \G16|Add1~30\ $end
$var wire 1 x) \G16|Add1~31\ $end
$var wire 1 y) \G16|Add1~33_sumout\ $end
$var wire 1 z) \G16|Add0~30\ $end
$var wire 1 {) \G16|Add0~33_sumout\ $end
$var wire 1 |) \G16|Mux7~0_combout\ $end
$var wire 1 }) \G18|SAIDA~25_combout\ $end
$var wire 1 ~) \G17|ram~88_combout\ $end
$var wire 1 !* \G17|ram~120_combout\ $end
$var wire 1 "* \G17|ram~104_combout\ $end
$var wire 1 #* \G17|ram~24_combout\ $end
$var wire 1 $* \G17|ram~56_combout\ $end
$var wire 1 %* \G17|ram~40_combout\ $end
$var wire 1 &* \G17|ram~8_combout\ $end
$var wire 1 '* \G17|ram~464_combout\ $end
$var wire 1 (* \G17|ram~72_combout\ $end
$var wire 1 )* \G17|ram~336_combout\ $end
$var wire 1 ** \G17|ram~216_combout\ $end
$var wire 1 +* \G17|ram~248_combout\ $end
$var wire 1 ,* \G17|ram~232_combout\ $end
$var wire 1 -* \G17|ram~152_combout\ $end
$var wire 1 .* \G17|ram~184_combout\ $end
$var wire 1 /* \G17|ram~168_combout\ $end
$var wire 1 0* \G17|ram~136_combout\ $end
$var wire 1 1* \G17|ram~468_combout\ $end
$var wire 1 2* \G17|ram~200_combout\ $end
$var wire 1 3* \G17|ram~340_combout\ $end
$var wire 1 4* \G17|ram~264_combout\ $end
$var wire 1 5* \G18|SAIDA~26_combout\ $end
$var wire 1 6* \G18|SAIDA~27_combout\ $end
$var wire 1 7* \G14|SAIDA~8_combout\ $end
$var wire 1 8* \G16|Add1~34\ $end
$var wire 1 9* \G16|Add1~35\ $end
$var wire 1 :* \G16|Add1~37_sumout\ $end
$var wire 1 ;* \G16|Add0~34\ $end
$var wire 1 <* \G16|Add0~37_sumout\ $end
$var wire 1 =* \G16|Mux6~0_combout\ $end
$var wire 1 >* \G18|SAIDA~28_combout\ $end
$var wire 1 ?* \G17|ram~89_combout\ $end
$var wire 1 @* \G17|ram~121_combout\ $end
$var wire 1 A* \G17|ram~105_combout\ $end
$var wire 1 B* \G17|ram~25_combout\ $end
$var wire 1 C* \G17|ram~57_combout\ $end
$var wire 1 D* \G17|ram~41_combout\ $end
$var wire 1 E* \G17|ram~9_combout\ $end
$var wire 1 F* \G17|ram~472_combout\ $end
$var wire 1 G* \G17|ram~73_combout\ $end
$var wire 1 H* \G17|ram~344_combout\ $end
$var wire 1 I* \G17|ram~217_combout\ $end
$var wire 1 J* \G17|ram~249_combout\ $end
$var wire 1 K* \G17|ram~233_combout\ $end
$var wire 1 L* \G17|ram~153_combout\ $end
$var wire 1 M* \G17|ram~185_combout\ $end
$var wire 1 N* \G17|ram~169_combout\ $end
$var wire 1 O* \G17|ram~137_combout\ $end
$var wire 1 P* \G17|ram~476_combout\ $end
$var wire 1 Q* \G17|ram~201_combout\ $end
$var wire 1 R* \G17|ram~348_combout\ $end
$var wire 1 S* \G17|ram~265_combout\ $end
$var wire 1 T* \G18|SAIDA~29_combout\ $end
$var wire 1 U* \G18|SAIDA~30_combout\ $end
$var wire 1 V* \G14|SAIDA~9_combout\ $end
$var wire 1 W* \G16|Add1~38\ $end
$var wire 1 X* \G16|Add1~39\ $end
$var wire 1 Y* \G16|Add1~41_sumout\ $end
$var wire 1 Z* \G16|Add0~38\ $end
$var wire 1 [* \G16|Add0~41_sumout\ $end
$var wire 1 \* \G16|Mux5~0_combout\ $end
$var wire 1 ]* \G18|SAIDA~31_combout\ $end
$var wire 1 ^* \G17|ram~90_combout\ $end
$var wire 1 _* \G17|ram~122_combout\ $end
$var wire 1 `* \G17|ram~106_combout\ $end
$var wire 1 a* \G17|ram~26_combout\ $end
$var wire 1 b* \G17|ram~58_combout\ $end
$var wire 1 c* \G17|ram~42_combout\ $end
$var wire 1 d* \G17|ram~10_combout\ $end
$var wire 1 e* \G17|ram~480_combout\ $end
$var wire 1 f* \G17|ram~74_combout\ $end
$var wire 1 g* \G17|ram~352_combout\ $end
$var wire 1 h* \G17|ram~218_combout\ $end
$var wire 1 i* \G17|ram~250_combout\ $end
$var wire 1 j* \G17|ram~234_combout\ $end
$var wire 1 k* \G17|ram~154_combout\ $end
$var wire 1 l* \G17|ram~186_combout\ $end
$var wire 1 m* \G17|ram~170_combout\ $end
$var wire 1 n* \G17|ram~138_combout\ $end
$var wire 1 o* \G17|ram~484_combout\ $end
$var wire 1 p* \G17|ram~202_combout\ $end
$var wire 1 q* \G17|ram~356_combout\ $end
$var wire 1 r* \G17|ram~266_combout\ $end
$var wire 1 s* \G18|SAIDA~32_combout\ $end
$var wire 1 t* \G18|SAIDA~33_combout\ $end
$var wire 1 u* \G14|SAIDA~10_combout\ $end
$var wire 1 v* \G16|Add1~42\ $end
$var wire 1 w* \G16|Add1~43\ $end
$var wire 1 x* \G16|Add1~45_sumout\ $end
$var wire 1 y* \G16|Add0~42\ $end
$var wire 1 z* \G16|Add0~45_sumout\ $end
$var wire 1 {* \G16|Mux4~0_combout\ $end
$var wire 1 |* \G18|SAIDA~34_combout\ $end
$var wire 1 }* \G17|ram~91_combout\ $end
$var wire 1 ~* \G17|ram~123_combout\ $end
$var wire 1 !+ \G17|ram~107_combout\ $end
$var wire 1 "+ \G17|ram~27_combout\ $end
$var wire 1 #+ \G17|ram~59_combout\ $end
$var wire 1 $+ \G17|ram~43_combout\ $end
$var wire 1 %+ \G17|ram~11_combout\ $end
$var wire 1 &+ \G17|ram~488_combout\ $end
$var wire 1 '+ \G17|ram~75_combout\ $end
$var wire 1 (+ \G17|ram~360_combout\ $end
$var wire 1 )+ \G17|ram~219_combout\ $end
$var wire 1 *+ \G17|ram~251_combout\ $end
$var wire 1 ++ \G17|ram~235_combout\ $end
$var wire 1 ,+ \G17|ram~155_combout\ $end
$var wire 1 -+ \G17|ram~187_combout\ $end
$var wire 1 .+ \G17|ram~171_combout\ $end
$var wire 1 /+ \G17|ram~139_combout\ $end
$var wire 1 0+ \G17|ram~492_combout\ $end
$var wire 1 1+ \G17|ram~203_combout\ $end
$var wire 1 2+ \G17|ram~364_combout\ $end
$var wire 1 3+ \G17|ram~267_combout\ $end
$var wire 1 4+ \G18|SAIDA~35_combout\ $end
$var wire 1 5+ \G18|SAIDA~36_combout\ $end
$var wire 1 6+ \G16|Add0~46\ $end
$var wire 1 7+ \G16|Add0~49_sumout\ $end
$var wire 1 8+ \G16|Mux3~0_combout\ $end
$var wire 1 9+ \G18|SAIDA~37_combout\ $end
$var wire 1 :+ \G17|ram~92_combout\ $end
$var wire 1 ;+ \G17|ram~124_combout\ $end
$var wire 1 <+ \G17|ram~108_combout\ $end
$var wire 1 =+ \G17|ram~28_combout\ $end
$var wire 1 >+ \G17|ram~60_combout\ $end
$var wire 1 ?+ \G17|ram~44_combout\ $end
$var wire 1 @+ \G17|ram~12_combout\ $end
$var wire 1 A+ \G17|ram~496_combout\ $end
$var wire 1 B+ \G17|ram~76_combout\ $end
$var wire 1 C+ \G17|ram~368_combout\ $end
$var wire 1 D+ \G17|ram~220_combout\ $end
$var wire 1 E+ \G17|ram~252_combout\ $end
$var wire 1 F+ \G17|ram~236_combout\ $end
$var wire 1 G+ \G17|ram~156_combout\ $end
$var wire 1 H+ \G17|ram~188_combout\ $end
$var wire 1 I+ \G17|ram~172_combout\ $end
$var wire 1 J+ \G17|ram~140_combout\ $end
$var wire 1 K+ \G17|ram~500_combout\ $end
$var wire 1 L+ \G17|ram~204_combout\ $end
$var wire 1 M+ \G17|ram~372_combout\ $end
$var wire 1 N+ \G17|ram~268_combout\ $end
$var wire 1 O+ \G18|SAIDA~38_combout\ $end
$var wire 1 P+ \G18|SAIDA~39_combout\ $end
$var wire 1 Q+ \G14|SAIDA~12_combout\ $end
$var wire 1 R+ \G16|Add1~46\ $end
$var wire 1 S+ \G16|Add1~47\ $end
$var wire 1 T+ \G16|Add1~49_sumout\ $end
$var wire 1 U+ \G16|Add0~50\ $end
$var wire 1 V+ \G16|Add0~53_sumout\ $end
$var wire 1 W+ \G16|Mux2~0_combout\ $end
$var wire 1 X+ \G18|SAIDA~40_combout\ $end
$var wire 1 Y+ \G17|ram~93_combout\ $end
$var wire 1 Z+ \G17|ram~125_combout\ $end
$var wire 1 [+ \G17|ram~109_combout\ $end
$var wire 1 \+ \G17|ram~29_combout\ $end
$var wire 1 ]+ \G17|ram~61_combout\ $end
$var wire 1 ^+ \G17|ram~45_combout\ $end
$var wire 1 _+ \G17|ram~13_combout\ $end
$var wire 1 `+ \G17|ram~504_combout\ $end
$var wire 1 a+ \G17|ram~77_combout\ $end
$var wire 1 b+ \G17|ram~376_combout\ $end
$var wire 1 c+ \G17|ram~221_combout\ $end
$var wire 1 d+ \G17|ram~253_combout\ $end
$var wire 1 e+ \G17|ram~237_combout\ $end
$var wire 1 f+ \G17|ram~157_combout\ $end
$var wire 1 g+ \G17|ram~189_combout\ $end
$var wire 1 h+ \G17|ram~173_combout\ $end
$var wire 1 i+ \G17|ram~141_combout\ $end
$var wire 1 j+ \G17|ram~508_combout\ $end
$var wire 1 k+ \G17|ram~205_combout\ $end
$var wire 1 l+ \G17|ram~380_combout\ $end
$var wire 1 m+ \G17|ram~269_combout\ $end
$var wire 1 n+ \G18|SAIDA~41_combout\ $end
$var wire 1 o+ \G18|SAIDA~42_combout\ $end
$var wire 1 p+ \G14|SAIDA~13_combout\ $end
$var wire 1 q+ \G16|Add1~50\ $end
$var wire 1 r+ \G16|Add1~51\ $end
$var wire 1 s+ \G16|Add1~53_sumout\ $end
$var wire 1 t+ \G16|Add0~54\ $end
$var wire 1 u+ \G16|Add0~57_sumout\ $end
$var wire 1 v+ \G16|Mux1~0_combout\ $end
$var wire 1 w+ \G18|SAIDA~43_combout\ $end
$var wire 1 x+ \G17|ram~94_combout\ $end
$var wire 1 y+ \G17|ram~126_combout\ $end
$var wire 1 z+ \G17|ram~110_combout\ $end
$var wire 1 {+ \G17|ram~30_combout\ $end
$var wire 1 |+ \G17|ram~62_combout\ $end
$var wire 1 }+ \G17|ram~46_combout\ $end
$var wire 1 ~+ \G17|ram~14_combout\ $end
$var wire 1 !, \G17|ram~512_combout\ $end
$var wire 1 ", \G17|ram~78_combout\ $end
$var wire 1 #, \G17|ram~384_combout\ $end
$var wire 1 $, \G17|ram~222_combout\ $end
$var wire 1 %, \G17|ram~254_combout\ $end
$var wire 1 &, \G17|ram~238_combout\ $end
$var wire 1 ', \G17|ram~158_combout\ $end
$var wire 1 (, \G17|ram~190_combout\ $end
$var wire 1 ), \G17|ram~174_combout\ $end
$var wire 1 *, \G17|ram~142_combout\ $end
$var wire 1 +, \G17|ram~516_combout\ $end
$var wire 1 ,, \G17|ram~206_combout\ $end
$var wire 1 -, \G17|ram~388_combout\ $end
$var wire 1 ., \G17|ram~270_combout\ $end
$var wire 1 /, \G18|SAIDA~44_combout\ $end
$var wire 1 0, \G18|SAIDA~45_combout\ $end
$var wire 1 1, \G14|SAIDA~14_combout\ $end
$var wire 1 2, \G16|Add1~54\ $end
$var wire 1 3, \G16|Add1~55\ $end
$var wire 1 4, \G16|Add1~57_sumout\ $end
$var wire 1 5, \G16|Add0~58\ $end
$var wire 1 6, \G16|Add0~61_sumout\ $end
$var wire 1 7, \G16|Mux0~0_combout\ $end
$var wire 1 8, \G18|SAIDA~46_combout\ $end
$var wire 1 9, \G17|ram~95_combout\ $end
$var wire 1 :, \G17|ram~127_combout\ $end
$var wire 1 ;, \G17|ram~111_combout\ $end
$var wire 1 <, \G17|ram~31_combout\ $end
$var wire 1 =, \G17|ram~63_combout\ $end
$var wire 1 >, \G17|ram~47_combout\ $end
$var wire 1 ?, \G17|ram~15_combout\ $end
$var wire 1 @, \G17|ram~520_combout\ $end
$var wire 1 A, \G17|ram~79_combout\ $end
$var wire 1 B, \G17|ram~392_combout\ $end
$var wire 1 C, \G17|ram~223_combout\ $end
$var wire 1 D, \G17|ram~255_combout\ $end
$var wire 1 E, \G17|ram~239_combout\ $end
$var wire 1 F, \G17|ram~159_combout\ $end
$var wire 1 G, \G17|ram~191_combout\ $end
$var wire 1 H, \G17|ram~175_combout\ $end
$var wire 1 I, \G17|ram~143_combout\ $end
$var wire 1 J, \G17|ram~524_combout\ $end
$var wire 1 K, \G17|ram~207_combout\ $end
$var wire 1 L, \G17|ram~396_combout\ $end
$var wire 1 M, \G17|ram~271_combout\ $end
$var wire 1 N, \G18|SAIDA~47_combout\ $end
$var wire 1 O, \G18|SAIDA~48_combout\ $end
$var wire 1 P, \G14|SAIDA~15_combout\ $end
$var wire 1 Q, \G16|Add1~58\ $end
$var wire 1 R, \G16|Add1~59\ $end
$var wire 1 S, \G16|Add1~61_sumout\ $end
$var wire 1 T, \G16|Equal1~0_combout\ $end
$var wire 1 U, \G16|Equal1~1_combout\ $end
$var wire 1 V, \G16|Equal1~2_combout\ $end
$var wire 1 W, \G16|Equal1~3_combout\ $end
$var wire 1 X, \G12|SAIDA~1_combout\ $end
$var wire 1 Y, \G13|SAIDA~1_combout\ $end
$var wire 1 Z, \G4|Mux5~1_combout\ $end
$var wire 1 [, \G5|origalu[2]~1_combout\ $end
$var wire 1 \, \G12|SAIDA~0_combout\ $end
$var wire 1 ], \G13|SAIDA~0_combout\ $end
$var wire 1 ^, \G2|saida[0]~0_combout\ $end
$var wire 1 _, \G4|tipoi[0]~3_combout\ $end
$var wire 1 `, \G5|regdest~combout\ $end
$var wire 1 a, \G4|Mux5~0_combout\ $end
$var wire 1 b, \G6|SAIDA[0]~0_combout\ $end
$var wire 1 c, \G6|SAIDA[1]~1_combout\ $end
$var wire 1 d, \G6|SAIDA[2]~2_combout\ $end
$var wire 1 e, \G4|rs[0]~0_combout\ $end
$var wire 1 f, \G4|rs[2]~2_combout\ $end
$var wire 1 g, \G4|op[0]~0_combout\ $end
$var wire 1 h, \G4|rd[0]~0_combout\ $end
$var wire 1 i, \G4|rt[0]~0_combout\ $end
$var wire 1 j, \G16|Mux10~1_combout\ $end
$var wire 1 k, \G16|Mux9~1_combout\ $end
$var wire 1 l, \G16|Mux8~1_combout\ $end
$var wire 1 m, \G16|Mux7~1_combout\ $end
$var wire 1 n, \G16|Mux6~1_combout\ $end
$var wire 1 o, \G16|Mux5~1_combout\ $end
$var wire 1 p, \G16|Mux4~1_combout\ $end
$var wire 1 q, \G16|Mux3~1_combout\ $end
$var wire 1 r, \G16|Mux2~1_combout\ $end
$var wire 1 s, \G16|Mux1~1_combout\ $end
$var wire 1 t, \G16|Mux0~1_combout\ $end
$var wire 1 u, \G1|G0|G0|state~0_combout\ $end
$var wire 1 v, \G1|G0|G0|state~q\ $end
$var wire 1 w, \G1|G0|G1|state~0_combout\ $end
$var wire 1 x, \G1|G0|G1|state~q\ $end
$var wire 1 y, \G1|G0|G3|state~0_combout\ $end
$var wire 1 z, \G1|G0|G3|state~q\ $end
$var wire 1 {, \G2|saida\ [15] $end
$var wire 1 |, \G2|saida\ [14] $end
$var wire 1 }, \G2|saida\ [13] $end
$var wire 1 ~, \G2|saida\ [12] $end
$var wire 1 !- \G2|saida\ [11] $end
$var wire 1 "- \G2|saida\ [10] $end
$var wire 1 #- \G2|saida\ [9] $end
$var wire 1 $- \G2|saida\ [8] $end
$var wire 1 %- \G2|saida\ [7] $end
$var wire 1 &- \G2|saida\ [6] $end
$var wire 1 '- \G2|saida\ [5] $end
$var wire 1 (- \G2|saida\ [4] $end
$var wire 1 )- \G2|saida\ [3] $end
$var wire 1 *- \G2|saida\ [2] $end
$var wire 1 +- \G2|saida\ [1] $end
$var wire 1 ,- \G2|saida\ [0] $end
$var wire 1 -- \G18|SAIDA\ [15] $end
$var wire 1 .- \G18|SAIDA\ [14] $end
$var wire 1 /- \G18|SAIDA\ [13] $end
$var wire 1 0- \G18|SAIDA\ [12] $end
$var wire 1 1- \G18|SAIDA\ [11] $end
$var wire 1 2- \G18|SAIDA\ [10] $end
$var wire 1 3- \G18|SAIDA\ [9] $end
$var wire 1 4- \G18|SAIDA\ [8] $end
$var wire 1 5- \G18|SAIDA\ [7] $end
$var wire 1 6- \G18|SAIDA\ [6] $end
$var wire 1 7- \G18|SAIDA\ [5] $end
$var wire 1 8- \G18|SAIDA\ [4] $end
$var wire 1 9- \G18|SAIDA\ [3] $end
$var wire 1 :- \G18|SAIDA\ [2] $end
$var wire 1 ;- \G18|SAIDA\ [1] $end
$var wire 1 <- \G18|SAIDA\ [0] $end
$var wire 1 =- \G9|AUX\ [15] $end
$var wire 1 >- \G9|AUX\ [14] $end
$var wire 1 ?- \G9|AUX\ [13] $end
$var wire 1 @- \G9|AUX\ [12] $end
$var wire 1 A- \G9|AUX\ [11] $end
$var wire 1 B- \G9|AUX\ [10] $end
$var wire 1 C- \G9|AUX\ [9] $end
$var wire 1 D- \G9|AUX\ [8] $end
$var wire 1 E- \G9|AUX\ [7] $end
$var wire 1 F- \G9|AUX\ [6] $end
$var wire 1 G- \G9|AUX\ [5] $end
$var wire 1 H- \G9|AUX\ [4] $end
$var wire 1 I- \G9|AUX\ [3] $end
$var wire 1 J- \G9|AUX\ [2] $end
$var wire 1 K- \G9|AUX\ [1] $end
$var wire 1 L- \G9|AUX\ [0] $end
$var wire 1 M- \G15|SAIDA\ [6] $end
$var wire 1 N- \G15|SAIDA\ [5] $end
$var wire 1 O- \G15|SAIDA\ [4] $end
$var wire 1 P- \G15|SAIDA\ [3] $end
$var wire 1 Q- \G15|SAIDA\ [2] $end
$var wire 1 R- \G15|SAIDA\ [1] $end
$var wire 1 S- \G15|SAIDA\ [0] $end
$var wire 1 T- \G10|SAIDA\ [15] $end
$var wire 1 U- \G10|SAIDA\ [14] $end
$var wire 1 V- \G10|SAIDA\ [13] $end
$var wire 1 W- \G10|SAIDA\ [12] $end
$var wire 1 X- \G10|SAIDA\ [11] $end
$var wire 1 Y- \G10|SAIDA\ [10] $end
$var wire 1 Z- \G10|SAIDA\ [9] $end
$var wire 1 [- \G10|SAIDA\ [8] $end
$var wire 1 \- \G10|SAIDA\ [7] $end
$var wire 1 ]- \G10|SAIDA\ [6] $end
$var wire 1 ^- \G10|SAIDA\ [5] $end
$var wire 1 _- \G10|SAIDA\ [4] $end
$var wire 1 `- \G10|SAIDA\ [3] $end
$var wire 1 a- \G10|SAIDA\ [2] $end
$var wire 1 b- \G10|SAIDA\ [1] $end
$var wire 1 c- \G10|SAIDA\ [0] $end
$var wire 1 d- \G9|SAIDA\ [15] $end
$var wire 1 e- \G9|SAIDA\ [14] $end
$var wire 1 f- \G9|SAIDA\ [13] $end
$var wire 1 g- \G9|SAIDA\ [12] $end
$var wire 1 h- \G9|SAIDA\ [11] $end
$var wire 1 i- \G9|SAIDA\ [10] $end
$var wire 1 j- \G9|SAIDA\ [9] $end
$var wire 1 k- \G9|SAIDA\ [8] $end
$var wire 1 l- \G9|SAIDA\ [7] $end
$var wire 1 m- \G9|SAIDA\ [6] $end
$var wire 1 n- \G9|SAIDA\ [5] $end
$var wire 1 o- \G9|SAIDA\ [4] $end
$var wire 1 p- \G9|SAIDA\ [3] $end
$var wire 1 q- \G9|SAIDA\ [2] $end
$var wire 1 r- \G9|SAIDA\ [1] $end
$var wire 1 s- \G9|SAIDA\ [0] $end
$var wire 1 t- \G3|resshift\ [15] $end
$var wire 1 u- \G3|resshift\ [14] $end
$var wire 1 v- \G3|resshift\ [13] $end
$var wire 1 w- \G3|resshift\ [12] $end
$var wire 1 x- \G3|resshift\ [11] $end
$var wire 1 y- \G3|resshift\ [10] $end
$var wire 1 z- \G3|resshift\ [9] $end
$var wire 1 {- \G3|resshift\ [8] $end
$var wire 1 |- \G3|resshift\ [7] $end
$var wire 1 }- \G3|resshift\ [6] $end
$var wire 1 ~- \G3|resshift\ [5] $end
$var wire 1 !. \G3|resshift\ [4] $end
$var wire 1 ". \G3|resshift\ [3] $end
$var wire 1 #. \G3|resshift\ [2] $end
$var wire 1 $. \G3|resshift\ [1] $end
$var wire 1 %. \G3|resshift\ [0] $end
$var wire 1 &. \G1|pout\ [15] $end
$var wire 1 '. \G1|pout\ [14] $end
$var wire 1 (. \G1|pout\ [13] $end
$var wire 1 ). \G1|pout\ [12] $end
$var wire 1 *. \G1|pout\ [11] $end
$var wire 1 +. \G1|pout\ [10] $end
$var wire 1 ,. \G1|pout\ [9] $end
$var wire 1 -. \G1|pout\ [8] $end
$var wire 1 .. \G1|pout\ [7] $end
$var wire 1 /. \G1|pout\ [6] $end
$var wire 1 0. \G1|pout\ [5] $end
$var wire 1 1. \G1|pout\ [4] $end
$var wire 1 2. \G1|pout\ [3] $end
$var wire 1 3. \G1|pout\ [2] $end
$var wire 1 4. \G1|pout\ [1] $end
$var wire 1 5. \G1|pout\ [0] $end
$var wire 1 6. \G12|SAIDA\ [15] $end
$var wire 1 7. \G12|SAIDA\ [14] $end
$var wire 1 8. \G12|SAIDA\ [13] $end
$var wire 1 9. \G12|SAIDA\ [12] $end
$var wire 1 :. \G12|SAIDA\ [11] $end
$var wire 1 ;. \G12|SAIDA\ [10] $end
$var wire 1 <. \G12|SAIDA\ [9] $end
$var wire 1 =. \G12|SAIDA\ [8] $end
$var wire 1 >. \G12|SAIDA\ [7] $end
$var wire 1 ?. \G12|SAIDA\ [6] $end
$var wire 1 @. \G12|SAIDA\ [5] $end
$var wire 1 A. \G12|SAIDA\ [4] $end
$var wire 1 B. \G12|SAIDA\ [3] $end
$var wire 1 C. \G12|SAIDA\ [2] $end
$var wire 1 D. \G12|SAIDA\ [1] $end
$var wire 1 E. \G12|SAIDA\ [0] $end
$var wire 1 F. \G13|SAIDA\ [15] $end
$var wire 1 G. \G13|SAIDA\ [14] $end
$var wire 1 H. \G13|SAIDA\ [13] $end
$var wire 1 I. \G13|SAIDA\ [12] $end
$var wire 1 J. \G13|SAIDA\ [11] $end
$var wire 1 K. \G13|SAIDA\ [10] $end
$var wire 1 L. \G13|SAIDA\ [9] $end
$var wire 1 M. \G13|SAIDA\ [8] $end
$var wire 1 N. \G13|SAIDA\ [7] $end
$var wire 1 O. \G13|SAIDA\ [6] $end
$var wire 1 P. \G13|SAIDA\ [5] $end
$var wire 1 Q. \G13|SAIDA\ [4] $end
$var wire 1 R. \G13|SAIDA\ [3] $end
$var wire 1 S. \G13|SAIDA\ [2] $end
$var wire 1 T. \G13|SAIDA\ [1] $end
$var wire 1 U. \G13|SAIDA\ [0] $end
$var wire 1 V. \G14|SAIDA\ [15] $end
$var wire 1 W. \G14|SAIDA\ [14] $end
$var wire 1 X. \G14|SAIDA\ [13] $end
$var wire 1 Y. \G14|SAIDA\ [12] $end
$var wire 1 Z. \G14|SAIDA\ [11] $end
$var wire 1 [. \G14|SAIDA\ [10] $end
$var wire 1 \. \G14|SAIDA\ [9] $end
$var wire 1 ]. \G14|SAIDA\ [8] $end
$var wire 1 ^. \G14|SAIDA\ [7] $end
$var wire 1 _. \G14|SAIDA\ [6] $end
$var wire 1 `. \G14|SAIDA\ [5] $end
$var wire 1 a. \G14|SAIDA\ [4] $end
$var wire 1 b. \G14|SAIDA\ [3] $end
$var wire 1 c. \G14|SAIDA\ [2] $end
$var wire 1 d. \G14|SAIDA\ [1] $end
$var wire 1 e. \G14|SAIDA\ [0] $end
$var wire 1 f. \G5|origalu\ [3] $end
$var wire 1 g. \G5|origalu\ [2] $end
$var wire 1 h. \G5|origalu\ [1] $end
$var wire 1 i. \G5|origalu\ [0] $end
$var wire 1 j. \G16|ALT_INV_Add1~61_sumout\ $end
$var wire 1 k. \G16|ALT_INV_Add0~57_sumout\ $end
$var wire 1 l. \G16|ALT_INV_Add1~57_sumout\ $end
$var wire 1 m. \G16|ALT_INV_Add0~53_sumout\ $end
$var wire 1 n. \G16|ALT_INV_Add1~53_sumout\ $end
$var wire 1 o. \G16|ALT_INV_Add0~49_sumout\ $end
$var wire 1 p. \G16|ALT_INV_Add1~49_sumout\ $end
$var wire 1 q. \G16|ALT_INV_Add0~45_sumout\ $end
$var wire 1 r. \G16|ALT_INV_Add1~45_sumout\ $end
$var wire 1 s. \G16|ALT_INV_Add0~41_sumout\ $end
$var wire 1 t. \G16|ALT_INV_Add1~41_sumout\ $end
$var wire 1 u. \G16|ALT_INV_Add0~37_sumout\ $end
$var wire 1 v. \G16|ALT_INV_Add1~37_sumout\ $end
$var wire 1 w. \G16|ALT_INV_Add0~33_sumout\ $end
$var wire 1 x. \G16|ALT_INV_Add1~33_sumout\ $end
$var wire 1 y. \G16|ALT_INV_Add0~29_sumout\ $end
$var wire 1 z. \G16|ALT_INV_Add1~29_sumout\ $end
$var wire 1 {. \G16|ALT_INV_Add0~25_sumout\ $end
$var wire 1 |. \G16|ALT_INV_Add1~25_sumout\ $end
$var wire 1 }. \G16|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ~. \G16|ALT_INV_Add1~21_sumout\ $end
$var wire 1 !/ \G16|ALT_INV_Add0~17_sumout\ $end
$var wire 1 "/ \G16|ALT_INV_Add1~17_sumout\ $end
$var wire 1 #/ \G16|ALT_INV_Add0~13_sumout\ $end
$var wire 1 $/ \G16|ALT_INV_Add1~13_sumout\ $end
$var wire 1 %/ \G16|ALT_INV_Add0~9_sumout\ $end
$var wire 1 &/ \G16|ALT_INV_Add1~9_sumout\ $end
$var wire 1 '/ \G16|ALT_INV_Add0~5_sumout\ $end
$var wire 1 (/ \G16|ALT_INV_Add1~5_sumout\ $end
$var wire 1 )/ \G16|ALT_INV_Add0~1_sumout\ $end
$var wire 1 */ \G16|ALT_INV_Add1~1_sumout\ $end
$var wire 1 +/ \G2|ALT_INV_saida\ [15] $end
$var wire 1 ,/ \G2|ALT_INV_saida\ [14] $end
$var wire 1 -/ \G2|ALT_INV_saida\ [13] $end
$var wire 1 ./ \G2|ALT_INV_saida\ [12] $end
$var wire 1 // \G2|ALT_INV_saida\ [11] $end
$var wire 1 0/ \G2|ALT_INV_saida\ [10] $end
$var wire 1 1/ \G2|ALT_INV_saida\ [9] $end
$var wire 1 2/ \G2|ALT_INV_saida\ [8] $end
$var wire 1 3/ \G2|ALT_INV_saida\ [7] $end
$var wire 1 4/ \G2|ALT_INV_saida\ [6] $end
$var wire 1 5/ \G2|ALT_INV_saida\ [5] $end
$var wire 1 6/ \G2|ALT_INV_saida\ [4] $end
$var wire 1 7/ \G2|ALT_INV_saida\ [3] $end
$var wire 1 8/ \G2|ALT_INV_saida\ [2] $end
$var wire 1 9/ \G2|ALT_INV_saida\ [1] $end
$var wire 1 :/ \G2|ALT_INV_saida\ [0] $end
$var wire 1 ;/ \G17|ALT_INV_ram~524_combout\ $end
$var wire 1 </ \G17|ALT_INV_ram~520_combout\ $end
$var wire 1 =/ \G17|ALT_INV_ram~516_combout\ $end
$var wire 1 >/ \G17|ALT_INV_ram~512_combout\ $end
$var wire 1 ?/ \G17|ALT_INV_ram~508_combout\ $end
$var wire 1 @/ \G17|ALT_INV_ram~504_combout\ $end
$var wire 1 A/ \G17|ALT_INV_ram~500_combout\ $end
$var wire 1 B/ \G17|ALT_INV_ram~496_combout\ $end
$var wire 1 C/ \G17|ALT_INV_ram~492_combout\ $end
$var wire 1 D/ \G17|ALT_INV_ram~488_combout\ $end
$var wire 1 E/ \G17|ALT_INV_ram~484_combout\ $end
$var wire 1 F/ \G17|ALT_INV_ram~480_combout\ $end
$var wire 1 G/ \G17|ALT_INV_ram~476_combout\ $end
$var wire 1 H/ \G17|ALT_INV_ram~472_combout\ $end
$var wire 1 I/ \G17|ALT_INV_ram~468_combout\ $end
$var wire 1 J/ \G17|ALT_INV_ram~464_combout\ $end
$var wire 1 K/ \G17|ALT_INV_ram~460_combout\ $end
$var wire 1 L/ \G17|ALT_INV_ram~456_combout\ $end
$var wire 1 M/ \G17|ALT_INV_ram~452_combout\ $end
$var wire 1 N/ \G17|ALT_INV_ram~448_combout\ $end
$var wire 1 O/ \G17|ALT_INV_ram~444_combout\ $end
$var wire 1 P/ \G17|ALT_INV_ram~440_combout\ $end
$var wire 1 Q/ \G17|ALT_INV_ram~436_combout\ $end
$var wire 1 R/ \G17|ALT_INV_ram~432_combout\ $end
$var wire 1 S/ \G17|ALT_INV_ram~428_combout\ $end
$var wire 1 T/ \G17|ALT_INV_ram~424_combout\ $end
$var wire 1 U/ \G17|ALT_INV_ram~420_combout\ $end
$var wire 1 V/ \G17|ALT_INV_ram~416_combout\ $end
$var wire 1 W/ \G17|ALT_INV_ram~412_combout\ $end
$var wire 1 X/ \G17|ALT_INV_ram~408_combout\ $end
$var wire 1 Y/ \G17|ALT_INV_ram~404_combout\ $end
$var wire 1 Z/ \G17|ALT_INV_ram~400_combout\ $end
$var wire 1 [/ \G17|ALT_INV_ram~396_combout\ $end
$var wire 1 \/ \G17|ALT_INV_ram~392_combout\ $end
$var wire 1 ]/ \G17|ALT_INV_ram~388_combout\ $end
$var wire 1 ^/ \G17|ALT_INV_ram~384_combout\ $end
$var wire 1 _/ \G17|ALT_INV_ram~380_combout\ $end
$var wire 1 `/ \G17|ALT_INV_ram~376_combout\ $end
$var wire 1 a/ \G17|ALT_INV_ram~372_combout\ $end
$var wire 1 b/ \G17|ALT_INV_ram~368_combout\ $end
$var wire 1 c/ \G17|ALT_INV_ram~364_combout\ $end
$var wire 1 d/ \G17|ALT_INV_ram~360_combout\ $end
$var wire 1 e/ \G17|ALT_INV_ram~356_combout\ $end
$var wire 1 f/ \G17|ALT_INV_ram~352_combout\ $end
$var wire 1 g/ \G17|ALT_INV_ram~348_combout\ $end
$var wire 1 h/ \G17|ALT_INV_ram~344_combout\ $end
$var wire 1 i/ \G17|ALT_INV_ram~340_combout\ $end
$var wire 1 j/ \G17|ALT_INV_ram~336_combout\ $end
$var wire 1 k/ \G17|ALT_INV_ram~332_combout\ $end
$var wire 1 l/ \G17|ALT_INV_ram~328_combout\ $end
$var wire 1 m/ \G17|ALT_INV_ram~324_combout\ $end
$var wire 1 n/ \G17|ALT_INV_ram~320_combout\ $end
$var wire 1 o/ \G17|ALT_INV_ram~316_combout\ $end
$var wire 1 p/ \G17|ALT_INV_ram~312_combout\ $end
$var wire 1 q/ \G17|ALT_INV_ram~308_combout\ $end
$var wire 1 r/ \G17|ALT_INV_ram~304_combout\ $end
$var wire 1 s/ \G17|ALT_INV_ram~300_combout\ $end
$var wire 1 t/ \G17|ALT_INV_ram~296_combout\ $end
$var wire 1 u/ \G17|ALT_INV_ram~292_combout\ $end
$var wire 1 v/ \G17|ALT_INV_ram~288_combout\ $end
$var wire 1 w/ \G17|ALT_INV_ram~284_combout\ $end
$var wire 1 x/ \G17|ALT_INV_ram~280_combout\ $end
$var wire 1 y/ \G17|ALT_INV_ram~276_combout\ $end
$var wire 1 z/ \G17|ALT_INV_ram~272_combout\ $end
$var wire 1 {/ \G16|ALT_INV_Add0~61_sumout\ $end
$var wire 1 |/ \G4|ALT_INV_tipoi[0]~3_combout\ $end
$var wire 1 }/ \G18|ALT_INV_SAIDA~48_combout\ $end
$var wire 1 ~/ \G18|ALT_INV_SAIDA~47_combout\ $end
$var wire 1 !0 \G18|ALT_INV_SAIDA~46_combout\ $end
$var wire 1 "0 \G18|ALT_INV_SAIDA~45_combout\ $end
$var wire 1 #0 \G18|ALT_INV_SAIDA~44_combout\ $end
$var wire 1 $0 \G18|ALT_INV_SAIDA~43_combout\ $end
$var wire 1 %0 \G18|ALT_INV_SAIDA~42_combout\ $end
$var wire 1 &0 \G18|ALT_INV_SAIDA~41_combout\ $end
$var wire 1 '0 \G18|ALT_INV_SAIDA~40_combout\ $end
$var wire 1 (0 \G18|ALT_INV_SAIDA~39_combout\ $end
$var wire 1 )0 \G18|ALT_INV_SAIDA~38_combout\ $end
$var wire 1 *0 \G18|ALT_INV_SAIDA~37_combout\ $end
$var wire 1 +0 \G18|ALT_INV_SAIDA~36_combout\ $end
$var wire 1 ,0 \G18|ALT_INV_SAIDA~35_combout\ $end
$var wire 1 -0 \G18|ALT_INV_SAIDA~34_combout\ $end
$var wire 1 .0 \G18|ALT_INV_SAIDA~33_combout\ $end
$var wire 1 /0 \G18|ALT_INV_SAIDA~32_combout\ $end
$var wire 1 00 \G18|ALT_INV_SAIDA~31_combout\ $end
$var wire 1 10 \G18|ALT_INV_SAIDA~30_combout\ $end
$var wire 1 20 \G18|ALT_INV_SAIDA~29_combout\ $end
$var wire 1 30 \G18|ALT_INV_SAIDA~28_combout\ $end
$var wire 1 40 \G18|ALT_INV_SAIDA~27_combout\ $end
$var wire 1 50 \G18|ALT_INV_SAIDA~26_combout\ $end
$var wire 1 60 \G18|ALT_INV_SAIDA~25_combout\ $end
$var wire 1 70 \G18|ALT_INV_SAIDA~24_combout\ $end
$var wire 1 80 \G18|ALT_INV_SAIDA~23_combout\ $end
$var wire 1 90 \G18|ALT_INV_SAIDA~22_combout\ $end
$var wire 1 :0 \G18|ALT_INV_SAIDA~21_combout\ $end
$var wire 1 ;0 \G18|ALT_INV_SAIDA~20_combout\ $end
$var wire 1 <0 \G18|ALT_INV_SAIDA~19_combout\ $end
$var wire 1 =0 \G18|ALT_INV_SAIDA~18_combout\ $end
$var wire 1 >0 \G18|ALT_INV_SAIDA~17_combout\ $end
$var wire 1 ?0 \G18|ALT_INV_SAIDA~16_combout\ $end
$var wire 1 @0 \G18|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 A0 \G18|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 B0 \G18|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 C0 \G18|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 D0 \G18|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 E0 \G18|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 F0 \G18|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 G0 \G18|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 H0 \G18|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 I0 \G18|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 J0 \G18|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 K0 \G18|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 L0 \G18|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 M0 \G18|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 N0 \G18|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 O0 \G18|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 P0 \G1|G0|G3|ALT_INV_state~q\ $end
$var wire 1 Q0 \G1|G0|G1|ALT_INV_state~q\ $end
$var wire 1 R0 \G1|G0|G0|ALT_INV_state~q\ $end
$var wire 1 S0 \G16|ALT_INV_Mux0~0_combout\ $end
$var wire 1 T0 \G16|ALT_INV_Mux1~0_combout\ $end
$var wire 1 U0 \G16|ALT_INV_Mux2~0_combout\ $end
$var wire 1 V0 \G16|ALT_INV_Mux3~0_combout\ $end
$var wire 1 W0 \G16|ALT_INV_Mux4~0_combout\ $end
$var wire 1 X0 \G16|ALT_INV_Mux5~0_combout\ $end
$var wire 1 Y0 \G16|ALT_INV_Mux6~0_combout\ $end
$var wire 1 Z0 \G16|ALT_INV_Mux7~0_combout\ $end
$var wire 1 [0 \G16|ALT_INV_Mux8~0_combout\ $end
$var wire 1 \0 \G16|ALT_INV_Mux9~0_combout\ $end
$var wire 1 ]0 \G16|ALT_INV_Mux10~0_combout\ $end
$var wire 1 ^0 \G16|ALT_INV_Mux11~1_combout\ $end
$var wire 1 _0 \G16|ALT_INV_Mux11~0_combout\ $end
$var wire 1 `0 \G16|ALT_INV_Mux12~1_combout\ $end
$var wire 1 a0 \G16|ALT_INV_Mux12~0_combout\ $end
$var wire 1 b0 \G16|ALT_INV_Mux13~1_combout\ $end
$var wire 1 c0 \G16|ALT_INV_Mux13~0_combout\ $end
$var wire 1 d0 \G16|ALT_INV_Mux14~1_combout\ $end
$var wire 1 e0 \G16|ALT_INV_Mux14~0_combout\ $end
$var wire 1 f0 \G16|ALT_INV_Mux15~3_combout\ $end
$var wire 1 g0 \G16|ALT_INV_Mux15~2_combout\ $end
$var wire 1 h0 \G16|ALT_INV_Mux15~1_combout\ $end
$var wire 1 i0 \G15|ALT_INV_SAIDA\ [5] $end
$var wire 1 j0 \G15|ALT_INV_SAIDA\ [4] $end
$var wire 1 k0 \G15|ALT_INV_SAIDA\ [3] $end
$var wire 1 l0 \G15|ALT_INV_SAIDA\ [2] $end
$var wire 1 m0 \G15|ALT_INV_SAIDA\ [1] $end
$var wire 1 n0 \G15|ALT_INV_SAIDA\ [0] $end
$var wire 1 o0 \G16|ALT_INV_Mux15~0_combout\ $end
$var wire 1 p0 \G4|ALT_INV_Mux1~0_combout\ $end
$var wire 1 q0 \G4|ALT_INV_Mux2~0_combout\ $end
$var wire 1 r0 \G4|ALT_INV_Mux6~1_combout\ $end
$var wire 1 s0 \G4|ALT_INV_Mux6~0_combout\ $end
$var wire 1 t0 \G4|ALT_INV_rs[1]~1_combout\ $end
$var wire 1 u0 \G6|ALT_INV_SAIDA[2]~2_combout\ $end
$var wire 1 v0 \G4|ALT_INV_Mux0~4_combout\ $end
$var wire 1 w0 \G6|ALT_INV_SAIDA[1]~1_combout\ $end
$var wire 1 x0 \G4|ALT_INV_Mux5~1_combout\ $end
$var wire 1 y0 \G4|ALT_INV_Mux0~3_combout\ $end
$var wire 1 z0 \G4|ALT_INV_Mux0~2_combout\ $end
$var wire 1 {0 \G4|ALT_INV_Mux5~0_combout\ $end
$var wire 1 |0 \G4|ALT_INV_Mux0~1_combout\ $end
$var wire 1 }0 \G4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 ~0 \G18|ALT_INV_SAIDA\ [15] $end
$var wire 1 !1 \G18|ALT_INV_SAIDA\ [14] $end
$var wire 1 "1 \G18|ALT_INV_SAIDA\ [13] $end
$var wire 1 #1 \G18|ALT_INV_SAIDA\ [12] $end
$var wire 1 $1 \G18|ALT_INV_SAIDA\ [11] $end
$var wire 1 %1 \G18|ALT_INV_SAIDA\ [10] $end
$var wire 1 &1 \G18|ALT_INV_SAIDA\ [9] $end
$var wire 1 '1 \G18|ALT_INV_SAIDA\ [8] $end
$var wire 1 (1 \G18|ALT_INV_SAIDA\ [7] $end
$var wire 1 )1 \G18|ALT_INV_SAIDA\ [6] $end
$var wire 1 *1 \G18|ALT_INV_SAIDA\ [5] $end
$var wire 1 +1 \G18|ALT_INV_SAIDA\ [4] $end
$var wire 1 ,1 \G18|ALT_INV_SAIDA\ [3] $end
$var wire 1 -1 \G18|ALT_INV_SAIDA\ [2] $end
$var wire 1 .1 \G18|ALT_INV_SAIDA\ [1] $end
$var wire 1 /1 \G18|ALT_INV_SAIDA\ [0] $end
$var wire 1 01 \G1|ALT_INV_pout\ [15] $end
$var wire 1 11 \G1|ALT_INV_pout\ [14] $end
$var wire 1 21 \G1|ALT_INV_pout\ [13] $end
$var wire 1 31 \G1|ALT_INV_pout\ [12] $end
$var wire 1 41 \G1|ALT_INV_pout\ [11] $end
$var wire 1 51 \G1|ALT_INV_pout\ [10] $end
$var wire 1 61 \G1|ALT_INV_pout\ [9] $end
$var wire 1 71 \G1|ALT_INV_pout\ [8] $end
$var wire 1 81 \G1|ALT_INV_pout\ [7] $end
$var wire 1 91 \G1|ALT_INV_pout\ [6] $end
$var wire 1 :1 \G1|ALT_INV_pout\ [5] $end
$var wire 1 ;1 \G1|ALT_INV_pout\ [4] $end
$var wire 1 <1 \G1|ALT_INV_pout\ [3] $end
$var wire 1 =1 \G1|ALT_INV_pout\ [2] $end
$var wire 1 >1 \G1|ALT_INV_pout\ [1] $end
$var wire 1 ?1 \G1|ALT_INV_pout\ [0] $end
$var wire 1 @1 \ALT_INV_rtl~16_combout\ $end
$var wire 1 A1 \ALT_INV_rtl~15_combout\ $end
$var wire 1 B1 \ALT_INV_rtl~14_combout\ $end
$var wire 1 C1 \ALT_INV_rtl~13_combout\ $end
$var wire 1 D1 \ALT_INV_rtl~12_combout\ $end
$var wire 1 E1 \ALT_INV_rtl~11_combout\ $end
$var wire 1 F1 \ALT_INV_rtl~10_combout\ $end
$var wire 1 G1 \ALT_INV_rtl~9_combout\ $end
$var wire 1 H1 \G9|ALT_INV_SAIDA\ [5] $end
$var wire 1 I1 \G9|ALT_INV_SAIDA\ [4] $end
$var wire 1 J1 \G9|ALT_INV_SAIDA\ [3] $end
$var wire 1 K1 \G9|ALT_INV_SAIDA\ [2] $end
$var wire 1 L1 \ALT_INV_rtl~8_combout\ $end
$var wire 1 M1 \ALT_INV_rtl~7_combout\ $end
$var wire 1 N1 \ALT_INV_rtl~6_combout\ $end
$var wire 1 O1 \ALT_INV_rtl~5_combout\ $end
$var wire 1 P1 \ALT_INV_rtl~4_combout\ $end
$var wire 1 Q1 \ALT_INV_rtl~3_combout\ $end
$var wire 1 R1 \ALT_INV_rtl~2_combout\ $end
$var wire 1 S1 \ALT_INV_rtl~1_combout\ $end
$var wire 1 T1 \ALT_INV_rtl~0_combout\ $end
$var wire 1 U1 \G17|ALT_INV_ram.we_a~0_combout\ $end
$var wire 1 V1 \G5|ALT_INV_Equal1~0_combout\ $end
$var wire 1 W1 \G5|ALT_INV_origalu[2]~1_combout\ $end
$var wire 1 X1 \G5|ALT_INV_origalu[1]~0_combout\ $end
$var wire 1 Y1 \G14|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 Z1 \G14|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 [1 \G14|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 \1 \G14|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 ]1 \G14|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 ^1 \G14|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 _1 \G14|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 `1 \G14|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 a1 \G14|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 b1 \G14|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 c1 \G14|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 d1 \G14|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 e1 \G14|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 f1 \G14|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 g1 \G14|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 h1 \G14|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 i1 \G13|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 j1 \G3|ALT_INV_resshift\ [15] $end
$var wire 1 k1 \G3|ALT_INV_resshift\ [14] $end
$var wire 1 l1 \G13|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 m1 \G13|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 n1 \G13|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 o1 \G13|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 p1 \G13|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 q1 \G13|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 r1 \G13|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 s1 \G13|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 t1 \G13|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 u1 \G13|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 v1 \G13|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 w1 \G13|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 x1 \G13|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 y1 \G13|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 z1 \G13|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 {1 \G12|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 |1 \G10|ALT_INV_SAIDA\ [15] $end
$var wire 1 }1 \G10|ALT_INV_SAIDA\ [14] $end
$var wire 1 ~1 \G10|ALT_INV_SAIDA\ [13] $end
$var wire 1 !2 \G10|ALT_INV_SAIDA\ [12] $end
$var wire 1 "2 \G10|ALT_INV_SAIDA\ [11] $end
$var wire 1 #2 \G10|ALT_INV_SAIDA\ [10] $end
$var wire 1 $2 \G10|ALT_INV_SAIDA\ [9] $end
$var wire 1 %2 \G10|ALT_INV_SAIDA\ [8] $end
$var wire 1 &2 \G10|ALT_INV_SAIDA\ [7] $end
$var wire 1 '2 \G10|ALT_INV_SAIDA\ [6] $end
$var wire 1 (2 \G10|ALT_INV_SAIDA\ [5] $end
$var wire 1 )2 \G10|ALT_INV_SAIDA\ [4] $end
$var wire 1 *2 \G10|ALT_INV_SAIDA\ [3] $end
$var wire 1 +2 \G10|ALT_INV_SAIDA\ [2] $end
$var wire 1 ,2 \G10|ALT_INV_SAIDA\ [1] $end
$var wire 1 -2 \G10|ALT_INV_SAIDA\ [0] $end
$var wire 1 .2 \G12|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 /2 \G12|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 02 \G12|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 12 \G12|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 22 \G12|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 32 \G12|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 42 \G12|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 52 \G12|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 62 \G12|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 72 \G12|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 82 \G12|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 92 \G12|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 :2 \G12|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 ;2 \G12|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 <2 \G12|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 =2 \G16|ALT_INV_ZeroULA~1_combout\ $end
$var wire 1 >2 \G16|ALT_INV_ZeroULA~0_combout\ $end
$var wire 1 ?2 \G16|ALT_INV_Equal1~3_combout\ $end
$var wire 1 @2 \G16|ALT_INV_Equal1~2_combout\ $end
$var wire 1 A2 \G16|ALT_INV_Equal1~1_combout\ $end
$var wire 1 B2 \G16|ALT_INV_Equal1~0_combout\ $end
$var wire 1 C2 \G5|ALT_INV_regdest~0_combout\ $end
$var wire 1 D2 \G17|ALT_INV_ram~244_combout\ $end
$var wire 1 E2 \G17|ALT_INV_ram~212_combout\ $end
$var wire 1 F2 \G17|ALT_INV_ram~100_combout\ $end
$var wire 1 G2 \G17|ALT_INV_ram~68_combout\ $end
$var wire 1 H2 \G17|ALT_INV_ram~116_combout\ $end
$var wire 1 I2 \G17|ALT_INV_ram~84_combout\ $end
$var wire 1 J2 \G17|ALT_INV_ram~99_combout\ $end
$var wire 1 K2 \G17|ALT_INV_ram~67_combout\ $end
$var wire 1 L2 \G17|ALT_INV_ram~115_combout\ $end
$var wire 1 M2 \G17|ALT_INV_ram~83_combout\ $end
$var wire 1 N2 \G17|ALT_INV_ram~227_combout\ $end
$var wire 1 O2 \G17|ALT_INV_ram~195_combout\ $end
$var wire 1 P2 \G17|ALT_INV_ram~243_combout\ $end
$var wire 1 Q2 \G17|ALT_INV_ram~211_combout\ $end
$var wire 1 R2 \G17|ALT_INV_ram~226_combout\ $end
$var wire 1 S2 \G17|ALT_INV_ram~194_combout\ $end
$var wire 1 T2 \G17|ALT_INV_ram~242_combout\ $end
$var wire 1 U2 \G17|ALT_INV_ram~210_combout\ $end
$var wire 1 V2 \G17|ALT_INV_ram~98_combout\ $end
$var wire 1 W2 \G17|ALT_INV_ram~66_combout\ $end
$var wire 1 X2 \G17|ALT_INV_ram~114_combout\ $end
$var wire 1 Y2 \G17|ALT_INV_ram~82_combout\ $end
$var wire 1 Z2 \G17|ALT_INV_ram~225_combout\ $end
$var wire 1 [2 \G17|ALT_INV_ram~193_combout\ $end
$var wire 1 \2 \G17|ALT_INV_ram~241_combout\ $end
$var wire 1 ]2 \G17|ALT_INV_ram~209_combout\ $end
$var wire 1 ^2 \G17|ALT_INV_ram~97_combout\ $end
$var wire 1 _2 \G17|ALT_INV_ram~65_combout\ $end
$var wire 1 `2 \G17|ALT_INV_ram~113_combout\ $end
$var wire 1 a2 \G17|ALT_INV_ram~81_combout\ $end
$var wire 1 b2 \G17|ALT_INV_ram~224_combout\ $end
$var wire 1 c2 \G17|ALT_INV_ram~192_combout\ $end
$var wire 1 d2 \G17|ALT_INV_ram~240_combout\ $end
$var wire 1 e2 \G17|ALT_INV_ram~208_combout\ $end
$var wire 1 f2 \G17|ALT_INV_ram~96_combout\ $end
$var wire 1 g2 \G17|ALT_INV_ram~64_combout\ $end
$var wire 1 h2 \G17|ALT_INV_ram~112_combout\ $end
$var wire 1 i2 \G17|ALT_INV_ram~80_combout\ $end
$var wire 1 j2 \G17|ALT_INV_ram~271_combout\ $end
$var wire 1 k2 \G17|ALT_INV_ram~270_combout\ $end
$var wire 1 l2 \G17|ALT_INV_ram~269_combout\ $end
$var wire 1 m2 \G17|ALT_INV_ram~268_combout\ $end
$var wire 1 n2 \G17|ALT_INV_ram~267_combout\ $end
$var wire 1 o2 \G17|ALT_INV_ram~266_combout\ $end
$var wire 1 p2 \G17|ALT_INV_ram~265_combout\ $end
$var wire 1 q2 \G17|ALT_INV_ram~264_combout\ $end
$var wire 1 r2 \G17|ALT_INV_ram~263_combout\ $end
$var wire 1 s2 \G17|ALT_INV_ram~262_combout\ $end
$var wire 1 t2 \G17|ALT_INV_ram~261_combout\ $end
$var wire 1 u2 \G17|ALT_INV_ram~260_combout\ $end
$var wire 1 v2 \G17|ALT_INV_ram~259_combout\ $end
$var wire 1 w2 \G17|ALT_INV_ram~258_combout\ $end
$var wire 1 x2 \G17|ALT_INV_ram~257_combout\ $end
$var wire 1 y2 \G17|ALT_INV_ram~256_combout\ $end
$var wire 1 z2 \G5|ALT_INV_escrevereg~combout\ $end
$var wire 1 {2 \G5|ALT_INV_memparareg~combout\ $end
$var wire 1 |2 \G5|ALT_INV_origalu\ [2] $end
$var wire 1 }2 \G5|ALT_INV_origalu\ [1] $end
$var wire 1 ~2 \G5|ALT_INV_origalu\ [0] $end
$var wire 1 !3 \G14|ALT_INV_SAIDA\ [15] $end
$var wire 1 "3 \G14|ALT_INV_SAIDA\ [14] $end
$var wire 1 #3 \G14|ALT_INV_SAIDA\ [13] $end
$var wire 1 $3 \G14|ALT_INV_SAIDA\ [12] $end
$var wire 1 %3 \G14|ALT_INV_SAIDA\ [11] $end
$var wire 1 &3 \G14|ALT_INV_SAIDA\ [10] $end
$var wire 1 '3 \G14|ALT_INV_SAIDA\ [9] $end
$var wire 1 (3 \G14|ALT_INV_SAIDA\ [8] $end
$var wire 1 )3 \G14|ALT_INV_SAIDA\ [7] $end
$var wire 1 *3 \G14|ALT_INV_SAIDA\ [6] $end
$var wire 1 +3 \G14|ALT_INV_SAIDA\ [5] $end
$var wire 1 ,3 \G14|ALT_INV_SAIDA\ [4] $end
$var wire 1 -3 \G14|ALT_INV_SAIDA\ [3] $end
$var wire 1 .3 \G14|ALT_INV_SAIDA\ [2] $end
$var wire 1 /3 \G14|ALT_INV_SAIDA\ [1] $end
$var wire 1 03 \G14|ALT_INV_SAIDA\ [0] $end
$var wire 1 13 \G13|ALT_INV_SAIDA\ [15] $end
$var wire 1 23 \G13|ALT_INV_SAIDA\ [14] $end
$var wire 1 33 \G13|ALT_INV_SAIDA\ [13] $end
$var wire 1 43 \G13|ALT_INV_SAIDA\ [12] $end
$var wire 1 53 \G13|ALT_INV_SAIDA\ [11] $end
$var wire 1 63 \G13|ALT_INV_SAIDA\ [10] $end
$var wire 1 73 \G13|ALT_INV_SAIDA\ [9] $end
$var wire 1 83 \G13|ALT_INV_SAIDA\ [8] $end
$var wire 1 93 \G13|ALT_INV_SAIDA\ [7] $end
$var wire 1 :3 \G13|ALT_INV_SAIDA\ [6] $end
$var wire 1 ;3 \G13|ALT_INV_SAIDA\ [5] $end
$var wire 1 <3 \G13|ALT_INV_SAIDA\ [4] $end
$var wire 1 =3 \G13|ALT_INV_SAIDA\ [3] $end
$var wire 1 >3 \G13|ALT_INV_SAIDA\ [2] $end
$var wire 1 ?3 \G13|ALT_INV_SAIDA\ [1] $end
$var wire 1 @3 \G13|ALT_INV_SAIDA\ [0] $end
$var wire 1 A3 \G12|ALT_INV_SAIDA\ [15] $end
$var wire 1 B3 \G12|ALT_INV_SAIDA\ [14] $end
$var wire 1 C3 \G12|ALT_INV_SAIDA\ [13] $end
$var wire 1 D3 \G12|ALT_INV_SAIDA\ [12] $end
$var wire 1 E3 \G12|ALT_INV_SAIDA\ [11] $end
$var wire 1 F3 \G12|ALT_INV_SAIDA\ [10] $end
$var wire 1 G3 \G12|ALT_INV_SAIDA\ [9] $end
$var wire 1 H3 \G12|ALT_INV_SAIDA\ [8] $end
$var wire 1 I3 \G12|ALT_INV_SAIDA\ [7] $end
$var wire 1 J3 \G12|ALT_INV_SAIDA\ [6] $end
$var wire 1 K3 \G12|ALT_INV_SAIDA\ [5] $end
$var wire 1 L3 \G12|ALT_INV_SAIDA\ [4] $end
$var wire 1 M3 \G12|ALT_INV_SAIDA\ [3] $end
$var wire 1 N3 \G12|ALT_INV_SAIDA\ [2] $end
$var wire 1 O3 \G12|ALT_INV_SAIDA\ [1] $end
$var wire 1 P3 \G12|ALT_INV_SAIDA\ [0] $end
$var wire 1 Q3 \G5|ALT_INV_regdest~combout\ $end
$var wire 1 R3 \G17|ALT_INV_ram~148_combout\ $end
$var wire 1 S3 \G17|ALT_INV_ram~36_combout\ $end
$var wire 1 T3 \G17|ALT_INV_ram~4_combout\ $end
$var wire 1 U3 \G17|ALT_INV_ram~52_combout\ $end
$var wire 1 V3 \G17|ALT_INV_ram~20_combout\ $end
$var wire 1 W3 \G17|ALT_INV_ram~35_combout\ $end
$var wire 1 X3 \G17|ALT_INV_ram~3_combout\ $end
$var wire 1 Y3 \G17|ALT_INV_ram~51_combout\ $end
$var wire 1 Z3 \G17|ALT_INV_ram~19_combout\ $end
$var wire 1 [3 \G17|ALT_INV_ram~163_combout\ $end
$var wire 1 \3 \G17|ALT_INV_ram~131_combout\ $end
$var wire 1 ]3 \G17|ALT_INV_ram~179_combout\ $end
$var wire 1 ^3 \G17|ALT_INV_ram~147_combout\ $end
$var wire 1 _3 \G17|ALT_INV_ram~162_combout\ $end
$var wire 1 `3 \G17|ALT_INV_ram~130_combout\ $end
$var wire 1 a3 \G17|ALT_INV_ram~178_combout\ $end
$var wire 1 b3 \G17|ALT_INV_ram~146_combout\ $end
$var wire 1 c3 \G17|ALT_INV_ram~34_combout\ $end
$var wire 1 d3 \G17|ALT_INV_ram~2_combout\ $end
$var wire 1 e3 \G17|ALT_INV_ram~50_combout\ $end
$var wire 1 f3 \G17|ALT_INV_ram~18_combout\ $end
$var wire 1 g3 \G17|ALT_INV_ram~161_combout\ $end
$var wire 1 h3 \G17|ALT_INV_ram~129_combout\ $end
$var wire 1 i3 \G17|ALT_INV_ram~177_combout\ $end
$var wire 1 j3 \G17|ALT_INV_ram~145_combout\ $end
$var wire 1 k3 \G17|ALT_INV_ram~33_combout\ $end
$var wire 1 l3 \G17|ALT_INV_ram~1_combout\ $end
$var wire 1 m3 \G17|ALT_INV_ram~49_combout\ $end
$var wire 1 n3 \G17|ALT_INV_ram~17_combout\ $end
$var wire 1 o3 \G17|ALT_INV_ram~160_combout\ $end
$var wire 1 p3 \G17|ALT_INV_ram~128_combout\ $end
$var wire 1 q3 \G17|ALT_INV_ram~176_combout\ $end
$var wire 1 r3 \G17|ALT_INV_ram~144_combout\ $end
$var wire 1 s3 \G17|ALT_INV_ram~32_combout\ $end
$var wire 1 t3 \G17|ALT_INV_ram~0_combout\ $end
$var wire 1 u3 \G17|ALT_INV_ram~48_combout\ $end
$var wire 1 v3 \G17|ALT_INV_ram~16_combout\ $end
$var wire 1 w3 \G17|ALT_INV_ram~239_combout\ $end
$var wire 1 x3 \G17|ALT_INV_ram~207_combout\ $end
$var wire 1 y3 \G17|ALT_INV_ram~255_combout\ $end
$var wire 1 z3 \G17|ALT_INV_ram~223_combout\ $end
$var wire 1 {3 \G17|ALT_INV_ram~111_combout\ $end
$var wire 1 |3 \G17|ALT_INV_ram~79_combout\ $end
$var wire 1 }3 \G17|ALT_INV_ram~127_combout\ $end
$var wire 1 ~3 \G17|ALT_INV_ram~95_combout\ $end
$var wire 1 !4 \G17|ALT_INV_ram~238_combout\ $end
$var wire 1 "4 \G17|ALT_INV_ram~206_combout\ $end
$var wire 1 #4 \G17|ALT_INV_ram~254_combout\ $end
$var wire 1 $4 \G17|ALT_INV_ram~222_combout\ $end
$var wire 1 %4 \G17|ALT_INV_ram~110_combout\ $end
$var wire 1 &4 \G17|ALT_INV_ram~78_combout\ $end
$var wire 1 '4 \G17|ALT_INV_ram~126_combout\ $end
$var wire 1 (4 \G17|ALT_INV_ram~94_combout\ $end
$var wire 1 )4 \G17|ALT_INV_ram~237_combout\ $end
$var wire 1 *4 \G17|ALT_INV_ram~205_combout\ $end
$var wire 1 +4 \G17|ALT_INV_ram~253_combout\ $end
$var wire 1 ,4 \G17|ALT_INV_ram~221_combout\ $end
$var wire 1 -4 \G17|ALT_INV_ram~109_combout\ $end
$var wire 1 .4 \G17|ALT_INV_ram~77_combout\ $end
$var wire 1 /4 \G17|ALT_INV_ram~125_combout\ $end
$var wire 1 04 \G17|ALT_INV_ram~93_combout\ $end
$var wire 1 14 \G17|ALT_INV_ram~236_combout\ $end
$var wire 1 24 \G17|ALT_INV_ram~204_combout\ $end
$var wire 1 34 \G17|ALT_INV_ram~252_combout\ $end
$var wire 1 44 \G17|ALT_INV_ram~220_combout\ $end
$var wire 1 54 \G17|ALT_INV_ram~108_combout\ $end
$var wire 1 64 \G17|ALT_INV_ram~76_combout\ $end
$var wire 1 74 \G17|ALT_INV_ram~124_combout\ $end
$var wire 1 84 \G17|ALT_INV_ram~92_combout\ $end
$var wire 1 94 \G17|ALT_INV_ram~235_combout\ $end
$var wire 1 :4 \G17|ALT_INV_ram~203_combout\ $end
$var wire 1 ;4 \G17|ALT_INV_ram~251_combout\ $end
$var wire 1 <4 \G17|ALT_INV_ram~219_combout\ $end
$var wire 1 =4 \G17|ALT_INV_ram~107_combout\ $end
$var wire 1 >4 \G17|ALT_INV_ram~75_combout\ $end
$var wire 1 ?4 \G17|ALT_INV_ram~123_combout\ $end
$var wire 1 @4 \G17|ALT_INV_ram~91_combout\ $end
$var wire 1 A4 \G17|ALT_INV_ram~234_combout\ $end
$var wire 1 B4 \G17|ALT_INV_ram~202_combout\ $end
$var wire 1 C4 \G17|ALT_INV_ram~250_combout\ $end
$var wire 1 D4 \G17|ALT_INV_ram~218_combout\ $end
$var wire 1 E4 \G17|ALT_INV_ram~106_combout\ $end
$var wire 1 F4 \G17|ALT_INV_ram~74_combout\ $end
$var wire 1 G4 \G17|ALT_INV_ram~122_combout\ $end
$var wire 1 H4 \G17|ALT_INV_ram~90_combout\ $end
$var wire 1 I4 \G17|ALT_INV_ram~233_combout\ $end
$var wire 1 J4 \G17|ALT_INV_ram~201_combout\ $end
$var wire 1 K4 \G17|ALT_INV_ram~249_combout\ $end
$var wire 1 L4 \G17|ALT_INV_ram~217_combout\ $end
$var wire 1 M4 \G17|ALT_INV_ram~105_combout\ $end
$var wire 1 N4 \G17|ALT_INV_ram~73_combout\ $end
$var wire 1 O4 \G17|ALT_INV_ram~121_combout\ $end
$var wire 1 P4 \G17|ALT_INV_ram~89_combout\ $end
$var wire 1 Q4 \G17|ALT_INV_ram~232_combout\ $end
$var wire 1 R4 \G17|ALT_INV_ram~200_combout\ $end
$var wire 1 S4 \G17|ALT_INV_ram~248_combout\ $end
$var wire 1 T4 \G17|ALT_INV_ram~216_combout\ $end
$var wire 1 U4 \G17|ALT_INV_ram~104_combout\ $end
$var wire 1 V4 \G17|ALT_INV_ram~72_combout\ $end
$var wire 1 W4 \G17|ALT_INV_ram~120_combout\ $end
$var wire 1 X4 \G17|ALT_INV_ram~88_combout\ $end
$var wire 1 Y4 \G17|ALT_INV_ram~231_combout\ $end
$var wire 1 Z4 \G17|ALT_INV_ram~199_combout\ $end
$var wire 1 [4 \G17|ALT_INV_ram~247_combout\ $end
$var wire 1 \4 \G17|ALT_INV_ram~215_combout\ $end
$var wire 1 ]4 \G17|ALT_INV_ram~103_combout\ $end
$var wire 1 ^4 \G17|ALT_INV_ram~71_combout\ $end
$var wire 1 _4 \G17|ALT_INV_ram~119_combout\ $end
$var wire 1 `4 \G17|ALT_INV_ram~87_combout\ $end
$var wire 1 a4 \G17|ALT_INV_ram~230_combout\ $end
$var wire 1 b4 \G17|ALT_INV_ram~198_combout\ $end
$var wire 1 c4 \G17|ALT_INV_ram~246_combout\ $end
$var wire 1 d4 \G17|ALT_INV_ram~214_combout\ $end
$var wire 1 e4 \G17|ALT_INV_ram~102_combout\ $end
$var wire 1 f4 \G17|ALT_INV_ram~70_combout\ $end
$var wire 1 g4 \G17|ALT_INV_ram~118_combout\ $end
$var wire 1 h4 \G17|ALT_INV_ram~86_combout\ $end
$var wire 1 i4 \G17|ALT_INV_ram~229_combout\ $end
$var wire 1 j4 \G17|ALT_INV_ram~197_combout\ $end
$var wire 1 k4 \G17|ALT_INV_ram~245_combout\ $end
$var wire 1 l4 \G17|ALT_INV_ram~213_combout\ $end
$var wire 1 m4 \G17|ALT_INV_ram~101_combout\ $end
$var wire 1 n4 \G17|ALT_INV_ram~69_combout\ $end
$var wire 1 o4 \G17|ALT_INV_ram~117_combout\ $end
$var wire 1 p4 \G17|ALT_INV_ram~85_combout\ $end
$var wire 1 q4 \G17|ALT_INV_ram~228_combout\ $end
$var wire 1 r4 \G17|ALT_INV_ram~196_combout\ $end
$var wire 1 s4 \G17|ALT_INV_ram~175_combout\ $end
$var wire 1 t4 \G17|ALT_INV_ram~143_combout\ $end
$var wire 1 u4 \G17|ALT_INV_ram~191_combout\ $end
$var wire 1 v4 \G17|ALT_INV_ram~159_combout\ $end
$var wire 1 w4 \G17|ALT_INV_ram~47_combout\ $end
$var wire 1 x4 \G17|ALT_INV_ram~15_combout\ $end
$var wire 1 y4 \G17|ALT_INV_ram~63_combout\ $end
$var wire 1 z4 \G17|ALT_INV_ram~31_combout\ $end
$var wire 1 {4 \G17|ALT_INV_ram~174_combout\ $end
$var wire 1 |4 \G17|ALT_INV_ram~142_combout\ $end
$var wire 1 }4 \G17|ALT_INV_ram~190_combout\ $end
$var wire 1 ~4 \G17|ALT_INV_ram~158_combout\ $end
$var wire 1 !5 \G17|ALT_INV_ram~46_combout\ $end
$var wire 1 "5 \G17|ALT_INV_ram~14_combout\ $end
$var wire 1 #5 \G17|ALT_INV_ram~62_combout\ $end
$var wire 1 $5 \G17|ALT_INV_ram~30_combout\ $end
$var wire 1 %5 \G17|ALT_INV_ram~173_combout\ $end
$var wire 1 &5 \G17|ALT_INV_ram~141_combout\ $end
$var wire 1 '5 \G17|ALT_INV_ram~189_combout\ $end
$var wire 1 (5 \G17|ALT_INV_ram~157_combout\ $end
$var wire 1 )5 \G17|ALT_INV_ram~45_combout\ $end
$var wire 1 *5 \G17|ALT_INV_ram~13_combout\ $end
$var wire 1 +5 \G17|ALT_INV_ram~61_combout\ $end
$var wire 1 ,5 \G17|ALT_INV_ram~29_combout\ $end
$var wire 1 -5 \G17|ALT_INV_ram~172_combout\ $end
$var wire 1 .5 \G17|ALT_INV_ram~140_combout\ $end
$var wire 1 /5 \G17|ALT_INV_ram~188_combout\ $end
$var wire 1 05 \G17|ALT_INV_ram~156_combout\ $end
$var wire 1 15 \G17|ALT_INV_ram~44_combout\ $end
$var wire 1 25 \G17|ALT_INV_ram~12_combout\ $end
$var wire 1 35 \G17|ALT_INV_ram~60_combout\ $end
$var wire 1 45 \G17|ALT_INV_ram~28_combout\ $end
$var wire 1 55 \G17|ALT_INV_ram~171_combout\ $end
$var wire 1 65 \G17|ALT_INV_ram~139_combout\ $end
$var wire 1 75 \G17|ALT_INV_ram~187_combout\ $end
$var wire 1 85 \G17|ALT_INV_ram~155_combout\ $end
$var wire 1 95 \G17|ALT_INV_ram~43_combout\ $end
$var wire 1 :5 \G17|ALT_INV_ram~11_combout\ $end
$var wire 1 ;5 \G17|ALT_INV_ram~59_combout\ $end
$var wire 1 <5 \G17|ALT_INV_ram~27_combout\ $end
$var wire 1 =5 \G17|ALT_INV_ram~170_combout\ $end
$var wire 1 >5 \G17|ALT_INV_ram~138_combout\ $end
$var wire 1 ?5 \G17|ALT_INV_ram~186_combout\ $end
$var wire 1 @5 \G17|ALT_INV_ram~154_combout\ $end
$var wire 1 A5 \G17|ALT_INV_ram~42_combout\ $end
$var wire 1 B5 \G17|ALT_INV_ram~10_combout\ $end
$var wire 1 C5 \G17|ALT_INV_ram~58_combout\ $end
$var wire 1 D5 \G17|ALT_INV_ram~26_combout\ $end
$var wire 1 E5 \G17|ALT_INV_ram~169_combout\ $end
$var wire 1 F5 \G17|ALT_INV_ram~137_combout\ $end
$var wire 1 G5 \G17|ALT_INV_ram~185_combout\ $end
$var wire 1 H5 \G17|ALT_INV_ram~153_combout\ $end
$var wire 1 I5 \G17|ALT_INV_ram~41_combout\ $end
$var wire 1 J5 \G17|ALT_INV_ram~9_combout\ $end
$var wire 1 K5 \G17|ALT_INV_ram~57_combout\ $end
$var wire 1 L5 \G17|ALT_INV_ram~25_combout\ $end
$var wire 1 M5 \G17|ALT_INV_ram~168_combout\ $end
$var wire 1 N5 \G17|ALT_INV_ram~136_combout\ $end
$var wire 1 O5 \G17|ALT_INV_ram~184_combout\ $end
$var wire 1 P5 \G17|ALT_INV_ram~152_combout\ $end
$var wire 1 Q5 \G17|ALT_INV_ram~40_combout\ $end
$var wire 1 R5 \G17|ALT_INV_ram~8_combout\ $end
$var wire 1 S5 \G17|ALT_INV_ram~56_combout\ $end
$var wire 1 T5 \G17|ALT_INV_ram~24_combout\ $end
$var wire 1 U5 \G17|ALT_INV_ram~167_combout\ $end
$var wire 1 V5 \G17|ALT_INV_ram~135_combout\ $end
$var wire 1 W5 \G17|ALT_INV_ram~183_combout\ $end
$var wire 1 X5 \G17|ALT_INV_ram~151_combout\ $end
$var wire 1 Y5 \G17|ALT_INV_ram~39_combout\ $end
$var wire 1 Z5 \G17|ALT_INV_ram~7_combout\ $end
$var wire 1 [5 \G17|ALT_INV_ram~55_combout\ $end
$var wire 1 \5 \G17|ALT_INV_ram~23_combout\ $end
$var wire 1 ]5 \G17|ALT_INV_ram~166_combout\ $end
$var wire 1 ^5 \G17|ALT_INV_ram~134_combout\ $end
$var wire 1 _5 \G17|ALT_INV_ram~182_combout\ $end
$var wire 1 `5 \G17|ALT_INV_ram~150_combout\ $end
$var wire 1 a5 \G17|ALT_INV_ram~38_combout\ $end
$var wire 1 b5 \G17|ALT_INV_ram~6_combout\ $end
$var wire 1 c5 \G17|ALT_INV_ram~54_combout\ $end
$var wire 1 d5 \G17|ALT_INV_ram~22_combout\ $end
$var wire 1 e5 \G17|ALT_INV_ram~165_combout\ $end
$var wire 1 f5 \G17|ALT_INV_ram~133_combout\ $end
$var wire 1 g5 \G17|ALT_INV_ram~181_combout\ $end
$var wire 1 h5 \G17|ALT_INV_ram~149_combout\ $end
$var wire 1 i5 \G17|ALT_INV_ram~37_combout\ $end
$var wire 1 j5 \G17|ALT_INV_ram~5_combout\ $end
$var wire 1 k5 \G17|ALT_INV_ram~53_combout\ $end
$var wire 1 l5 \G17|ALT_INV_ram~21_combout\ $end
$var wire 1 m5 \G17|ALT_INV_ram~164_combout\ $end
$var wire 1 n5 \G17|ALT_INV_ram~132_combout\ $end
$var wire 1 o5 \G17|ALT_INV_ram~180_combout\ $end
$var wire 1 p5 \ALT_INV_Clock_Sistema~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
12
03
04
15
06
07
08
1=
1>
0t
0u
0v
0y!
1z!
x{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
0l#
0m#
0n#
1o#
1p#
0u#
1v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
x>$
x?$
x@$
xA$
xB$
xC$
xD$
xE$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
1h$
1i$
0j$
1k$
0l$
0m$
1n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
x%%
x&%
x'%
x(%
x)%
x*%
x+%
x,%
x-%
x.%
x/%
x0%
x1%
x2%
x3%
x4%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
xU%
xV%
xW%
xX%
xY%
xZ%
x[%
x\%
x]%
x^%
x_%
x`%
xa%
xb%
xc%
xd%
0e%
0f%
0g%
1h%
1i%
0j%
0k%
0l%
0m%
0n%
1o%
0p%
0q%
0r%
1s%
0t%
1u%
0v%
0w%
0x%
1y%
1z%
0{%
0|%
0}%
0~%
1!&
1"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
1i&
1j&
1k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
1z&
0{&
1|&
1}&
0~&
0!'
1"'
0#'
1$'
0%'
x&'
x''
x('
x)'
0*'
x+'
0,'
0-'
x.'
x/'
x0'
x1'
x2'
x3'
04'
05'
x6'
07'
x8'
09'
x:'
0;'
x<'
0='
x>'
0?'
x@'
0A'
xB'
xC'
0D'
xE'
xF'
0G'
xH'
0I'
xJ'
0K'
xL'
0M'
xN'
0O'
xP'
0Q'
xR'
0S'
xT'
xU'
0V'
xW'
xX'
0Y'
xZ'
x['
x\'
0]'
x^'
x_'
x`'
0a'
0b'
1c'
xd'
0e'
xf'
xg'
xh'
xi'
xj'
xk'
xl'
xm'
xn'
xo'
xp'
xq'
xr'
xs'
xt'
xu'
xv'
xw'
xx'
xy'
xz'
x{'
x|'
0}'
x~'
x!(
x"(
0#(
x$(
x%(
x&(
x'(
x((
x)(
x*(
x+(
x,(
x-(
x.(
x/(
x0(
x1(
x2(
x3(
x4(
x5(
x6(
x7(
x8(
x9(
x:(
0;(
x<(
x=(
x>(
x?(
x@(
xA(
xB(
xC(
xD(
xE(
xF(
xG(
xH(
xI(
xJ(
xK(
xL(
xM(
xN(
xO(
xP(
xQ(
xR(
xS(
xT(
xU(
xV(
0W(
xX(
xY(
xZ(
0[(
x\(
x](
x^(
x_(
x`(
xa(
xb(
xc(
xd(
xe(
xf(
xg(
xh(
xi(
xj(
xk(
xl(
xm(
xn(
xo(
xp(
xq(
xr(
xs(
xt(
xu(
xv(
0w(
xx(
xy(
xz(
x{(
x|(
x}(
0~(
x!)
0")
x#)
x$)
x%)
x&)
x')
x()
x))
x*)
x+)
x,)
x-)
x.)
x/)
x0)
x1)
x2)
x3)
x4)
x5)
x6)
x7)
x8)
x9)
0:)
x;)
x<)
x=)
0>)
x?)
0@)
xA)
xB)
xC)
xD)
xE)
xF)
xG)
xH)
xI)
xJ)
xK)
xL)
xM)
xN)
xO)
xP)
xQ)
xR)
xS)
xT)
xU)
xV)
xW)
0X)
xY)
xZ)
x[)
0\)
x])
0^)
x_)
x`)
xa)
xb)
xc)
xd)
xe)
xf)
xg)
xh)
xi)
xj)
xk)
xl)
xm)
xn)
xo)
xp)
xq)
xr)
xs)
xt)
xu)
0v)
xw)
xx)
xy)
0z)
x{)
x|)
0})
x~)
x!*
x"*
x#*
x$*
x%*
x&*
x'*
x(*
x)*
x**
x+*
x,*
x-*
x.*
x/*
x0*
x1*
x2*
x3*
x4*
x5*
x6*
07*
x8*
x9*
x:*
0;*
x<*
x=*
0>*
x?*
x@*
xA*
xB*
xC*
xD*
xE*
xF*
xG*
xH*
xI*
xJ*
xK*
xL*
xM*
xN*
xO*
xP*
xQ*
xR*
xS*
xT*
xU*
0V*
xW*
xX*
xY*
0Z*
x[*
x\*
0]*
x^*
x_*
x`*
xa*
xb*
xc*
xd*
xe*
xf*
xg*
xh*
xi*
xj*
xk*
xl*
xm*
xn*
xo*
xp*
xq*
xr*
xs*
xt*
0u*
xv*
xw*
xx*
0y*
xz*
x{*
0|*
x}*
x~*
x!+
x"+
x#+
x$+
x%+
x&+
x'+
x(+
x)+
x*+
x++
x,+
x-+
x.+
x/+
x0+
x1+
x2+
x3+
x4+
x5+
06+
x7+
x8+
09+
x:+
x;+
x<+
x=+
x>+
x?+
x@+
xA+
xB+
xC+
xD+
xE+
xF+
xG+
xH+
xI+
xJ+
xK+
xL+
xM+
xN+
xO+
xP+
0Q+
xR+
xS+
xT+
0U+
xV+
xW+
0X+
xY+
xZ+
x[+
x\+
x]+
x^+
x_+
x`+
xa+
xb+
xc+
xd+
xe+
xf+
xg+
xh+
xi+
xj+
xk+
xl+
xm+
xn+
xo+
0p+
xq+
xr+
xs+
0t+
xu+
xv+
0w+
xx+
xy+
xz+
x{+
x|+
x}+
x~+
x!,
x",
x#,
x$,
x%,
x&,
x',
x(,
x),
x*,
x+,
x,,
x-,
x.,
x/,
x0,
01,
x2,
x3,
x4,
05,
x6,
x7,
08,
x9,
x:,
x;,
x<,
x=,
x>,
x?,
x@,
xA,
xB,
xC,
xD,
xE,
xF,
xG,
xH,
xI,
xJ,
xK,
xL,
xM,
xN,
xO,
0P,
xQ,
xR,
xS,
xT,
xU,
xV,
xW,
0X,
0Y,
0Z,
1[,
0\,
0],
1^,
1_,
1`,
0a,
0b,
1c,
1d,
0e,
0f,
0g,
1h,
1i,
xj,
xk,
xl,
xm,
xn,
xo,
xp,
xq,
xr,
xs,
xt,
1u,
0v,
0w,
0x,
0y,
0z,
xj.
xk.
xl.
xm.
xn.
xo.
xp.
xq.
xr.
xs.
xt.
xu.
xv.
xw.
xx.
xy.
xz.
x{.
x|.
x}.
x~.
x!/
x"/
x#/
x$/
x%/
x&/
x'/
x(/
x)/
x*/
x;/
x</
x=/
x>/
x?/
x@/
xA/
xB/
xC/
xD/
xE/
xF/
xG/
xH/
xI/
xJ/
xK/
xL/
xM/
xN/
xO/
xP/
xQ/
xR/
xS/
xT/
xU/
xV/
xW/
xX/
xY/
xZ/
x[/
x\/
x]/
x^/
x_/
x`/
xa/
xb/
xc/
xd/
xe/
xf/
xg/
xh/
xi/
xj/
xk/
xl/
xm/
xn/
xo/
xp/
xq/
xr/
xs/
xt/
xu/
xv/
xw/
xx/
xy/
xz/
x{/
0|/
x}/
x~/
1!0
x"0
x#0
1$0
x%0
x&0
1'0
x(0
x)0
1*0
x+0
x,0
1-0
x.0
x/0
100
x10
x20
130
x40
x50
160
x70
x80
190
x:0
x;0
1<0
x=0
x>0
1?0
x@0
xA0
xB0
xC0
xD0
xE0
1F0
xG0
xH0
1I0
xJ0
xK0
xL0
xM0
xN0
1O0
1P0
1Q0
1R0
xS0
xT0
xU0
xV0
xW0
xX0
xY0
xZ0
x[0
x\0
x]0
x^0
x_0
x`0
xa0
xb0
xc0
xd0
xe0
xf0
xg0
1h0
0o0
1p0
0q0
1r0
1s0
1t0
0u0
0v0
0w0
1x0
0y0
0z0
1{0
0|0
0}0
1@1
1A1
1B1
1C1
1D1
1E1
1F1
1G1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
0V1
0W1
0X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
x?2
x@2
xA2
xB2
0C2
xD2
xE2
xF2
xG2
xH2
xI2
xJ2
xK2
xL2
xM2
xN2
xO2
xP2
xQ2
xR2
xS2
xT2
xU2
xV2
xW2
xX2
xY2
xZ2
x[2
x\2
x]2
x^2
x_2
x`2
xa2
xb2
xc2
xd2
xe2
xf2
xg2
xh2
xi2
xj2
xk2
xl2
xm2
xn2
xo2
xp2
xq2
xr2
xs2
xt2
xu2
xv2
xw2
xx2
xy2
0z2
1{2
0Q3
xR3
xS3
xT3
xU3
xV3
xW3
xX3
xY3
xZ3
x[3
x\3
x]3
x^3
x_3
x`3
xa3
xb3
xc3
xd3
xe3
xf3
xg3
xh3
xi3
xj3
xk3
xl3
xm3
xn3
xo3
xp3
xq3
xr3
xs3
xt3
xu3
xv3
xw3
xx3
xy3
xz3
x{3
x|3
x}3
x~3
x!4
x"4
x#4
x$4
x%4
x&4
x'4
x(4
x)4
x*4
x+4
x,4
x-4
x.4
x/4
x04
x14
x24
x34
x44
x54
x64
x74
x84
x94
x:4
x;4
x<4
x=4
x>4
x?4
x@4
xA4
xB4
xC4
xD4
xE4
xF4
xG4
xH4
xI4
xJ4
xK4
xL4
xM4
xN4
xO4
xP4
xQ4
xR4
xS4
xT4
xU4
xV4
xW4
xX4
xY4
xZ4
x[4
x\4
x]4
x^4
x_4
x`4
xa4
xb4
xc4
xd4
xe4
xf4
xg4
xh4
xi4
xj4
xk4
xl4
xm4
xn4
xo4
xp4
xq4
xr4
xs4
xt4
xu4
xv4
xw4
xx4
xy4
xz4
x{4
x|4
x}4
x~4
x!5
x"5
x#5
x$5
x%5
x&5
x'5
x(5
x)5
x*5
x+5
x,5
x-5
x.5
x/5
x05
x15
x25
x35
x45
x55
x65
x75
x85
x95
x:5
x;5
x<5
x=5
x>5
x?5
x@5
xA5
xB5
xC5
xD5
xE5
xF5
xG5
xH5
xI5
xJ5
xK5
xL5
xM5
xN5
xO5
xP5
xQ5
xR5
xS5
xT5
xU5
xV5
xW5
xX5
xY5
xZ5
x[5
x\5
x]5
x^5
x_5
x`5
xa5
xb5
xc5
xd5
xe5
xf5
xg5
xh5
xi5
xj5
xk5
xl5
xm5
xn5
xo5
0p5
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
0a
0b
0c
0X
0Y
0Z
0?
0@
0A
0B
0[
1\
1]
0^
0_
1`
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
09
0:
0;
0<
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
xE"
xF"
xG"
xH"
xI"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
xY"
xZ"
x["
x\"
x]"
x^"
x_"
x`"
xa"
xb"
xc"
xd"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
1q"
0r"
0s"
1t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
x6#
x7#
x8#
x9#
x:#
x;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
x\#
x]#
x^#
x_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
0q#
0r#
0s#
0t#
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
x--
x.-
x/-
x0-
x1-
x2-
x3-
x4-
x5-
x6-
x7-
x8-
x9-
x:-
x;-
x<-
x=-
x>-
x?-
x@-
xA-
xB-
xC-
xD-
xE-
xF-
0G-
0H-
xI-
0J-
xK-
xL-
xM-
0N-
0O-
0P-
xQ-
xR-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
xd-
xe-
xf-
xg-
xh-
xi-
xj-
xk-
xl-
xm-
0n-
0o-
xp-
0q-
xr-
xs-
0t-
0u-
xv-
xw-
xx-
xy-
xz-
x{-
x|-
x}-
x~-
x!.
x".
x#.
x$.
x%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
xf.
0g.
0h.
0i.
1+/
1,/
1-/
1./
1//
10/
11/
12/
13/
14/
15/
16/
17/
18/
19/
1:/
1i0
1j0
1k0
xl0
xm0
1n0
x~0
x!1
x"1
x#1
x$1
x%1
x&1
x'1
x(1
x)1
x*1
x+1
x,1
x-1
x.1
x/1
101
111
121
131
141
151
161
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
1H1
1I1
xJ1
1K1
1j1
1k1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
$end
#20000
0!
0$"
0u%
1p5
0z%
0}&
0h,
0i,
1C2
0k$
0h$
0i$
0n$
0t"
0q"
0p"
0w"
0`
0]
0\
0E
#40000
1!
1$"
1u%
0p5
1,-
1v,
1z%
1}&
1h,
1i,
0R0
0:/
0C2
1\,
0u,
1w,
0<2
1e%
1|#
1k$
1h$
1i$
1n$
1E.
1l#
14"
0P3
1t"
1q"
1p"
1w"
1t
1x!
1`
1]
1\
1E
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
1v%
0!&
1$&
0^,
1a,
1e,
1[#
0{0
0s0
1z0
18!
1.$
0"&
0i,
1l&
1{&
0}&
1a'
1g,
1b,
1D"
0h1
0r0
1y0
1H!
1a$
1i.
0$'
0_,
0h,
1e.
1j"
003
1|/
1V1
0~2
1Z
1^$
1d$
0n$
1q$
0k$
1%'
0`,
xc'
x,'
0)'
1g"
1n"
0w"
1}"
0t"
1g0
1Q3
0{2
1c
1B
0E
1K
0`
0h$
0i$
1j%
x-'
0&'
0\'
xe'
x#(
x")
x@)
x^)
x})
x>*
x]*
x|*
x9+
xX+
xw+
x8,
0b,
x*'
0q"
0p"
1t#
xY'
xO0
x!0
x$0
x'0
x*0
x-0
x00
x30
x60
x90
x<0
x?0
xF0
xI0
1N0
1L0
0]
0\
1<
0i%
1n%
1p%
0_'
0{'
09(
0U(
0v(
08)
0V)
0t)
05*
0T*
0s*
04+
0O+
0n+
0/,
0N,
x[(
0p#
1u#
1w#
1~/
1#0
1&0
1)0
1,0
1/0
120
150
180
1;0
1>0
1M0
1C0
1E0
1H0
1K0
0=
18
17
0^$
x~(
0g"
x>)
0c
x\)
xz)
x;*
xZ*
xy*
x6+
xU+
xt+
x5,
#60000
0!
0$"
0u%
1p5
0z%
0l&
1$'
1_,
0e,
0g,
0|/
0V1
1C2
0d$
0a$
0q$
0n"
0j"
0}"
0B
0Z
0K
#80000
1!
1$"
1u%
0p5
1+-
1P-
1c-
0,-
0v,
1x,
1z%
1l&
0$'
0_,
1e,
1g,
0Q0
1R0
1:/
0-2
0k0
09/
1|/
1V1
0C2
1X,
0|&
0\,
1u,
1<2
1o0
0;2
1f%
0e%
0|#
1}#
1d$
1a$
1q$
1D.
0*'
0+'
00'
03'
0e'
0#(
0?(
0](
0")
0@)
0^)
0})
0>*
0]*
0|*
09+
0X+
0w+
08,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0E.
1m#
0l#
04"
13"
1P3
1!0
1$0
1'0
1*0
1-0
100
130
160
190
1<0
1?0
1^0
1`0
1F0
1I0
1d0
1b0
1f0
1O0
0O3
1n"
1j"
1}"
1u
0t
0x!
1w!
1B
1Z
1K
1Y,
0`'
0|'
0:(
0V(
0t(
09)
0W)
0u)
06*
0U*
0t*
05+
0P+
0o+
00,
0O,
0],
1z1
1}/
1"0
1%0
1(0
1+0
1.0
110
140
170
1:0
1=0
1@0
1B0
1D0
1G0
1J0
0y1
05%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0V%
0W%
0U%
16%
1T.
0<-
0;-
0:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0/-
0.-
0--
0U.
0K#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0j#
0i#
0k#
1J#
1@3
1~0
1!1
1"1
1#1
1$1
1%1
1&1
1'1
1(1
1)1
1*1
1+1
1,1
1-1
1.1
1/1
0?3
0(!
1'!
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
14.
1''
0c'
1('
0,'
0-'
12'
0!(
0Y'
1/'
0=(
0[(
1['
0Y(
0|(
0~(
1u(
1z(
0<)
0>)
1y(
0Z)
0\)
1x(
0x)
0z)
09*
0;*
1|)
0X*
0Z*
1=*
0w*
0y*
1\*
0S+
06+
1{*
0U+
18+
0r+
0t+
1W+
03,
05,
1v+
0R,
17,
05.
1?1
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0_0
0a0
0c0
0e0
0)/
0*/
0>1
0E%
0M$
0]$
04%
0L$
0\$
03%
0K$
0[$
02%
0J$
0Z$
01%
0I$
0Y$
00%
0H$
0X$
0/%
0G$
0W$
0.%
0F$
0V$
0-%
0E$
0U$
0,%
0D$
0T$
0+%
0C$
0S$
0*%
0B$
0R$
0)%
0A$
0Q$
0(%
0@$
0P$
0'%
0?$
0O$
0&%
0>$
0N$
0%%
1F%
06,
0u+
0V+
07+
0z*
0[*
0<*
0{)
0])
0?)
0!)
0\(
0Z'
0.'
01'
1d'
0~'
0T,
1%&
1^,
0a,
0e,
0(/
1'/
1%/
1#/
1!/
1}.
1{.
1y.
1w.
1u.
1s.
1q.
1o.
1m.
1k.
1{/
0[#
0E"
0U"
0,#
0F"
0V"
0-#
0G"
0W"
0.#
0H"
0X"
0/#
0I"
0Y"
00#
0J"
0Z"
01#
0K"
0["
02#
0L"
0\"
03#
0M"
0]"
04#
0N"
0^"
05#
0O"
0_"
06#
0P"
0`"
07#
0Q"
0a"
08#
0R"
0b"
09#
0S"
0c"
0:#
0T"
0d"
0;#
1Z#
1"(
0<(
1{0
0p0
1B2
08!
17!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0.$
1/$
0&/
0U,
1&&
1;(
1>(
0X(
0D"
1C"
0$/
0f1
1A2
0H!
1G!
0a$
1Z(
0{(
0W,
1c.
0"/
0j"
1}(
0;)
0.3
1?2
0Z
1s$
0~.
1.'
0/'
0"(
1=)
0Y)
1{"
0|.
1&/
1c0
0%/
1I
1[)
0w)
0V,
0z.
1y)
08*
1@2
0x.
1:*
0W*
0v.
1Y*
0v*
0t.
1x*
0R+
0r.
1T+
0q+
0p.
1s+
02,
0n.
14,
0Q,
0l.
1S,
0j.
#100000
0!
0$"
0u%
1p5
0z%
0&&
0l&
1$'
1_,
0g,
0|/
0V1
1C2
0d$
0q$
0s$
0n"
0}"
0{"
0B
0K
0I
#120000
1!
1$"
1u%
0p5
1b-
0c-
1,-
1v,
1z%
1&&
1l&
0$'
0_,
1g,
0R0
0:/
1-2
0,2
1|/
1V1
0C2
1\,
0u,
0w,
1y,
0<2
1e%
1|#
1d$
1q$
1s$
1E.
1l#
14"
0P3
1n"
1}"
1{"
1t
1x!
1B
1K
1I
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
0v%
1w%
0%&
0k&
1Z,
0^,
1a,
1e,
1[#
0{0
0x0
1q0
1p0
18!
1.$
1x%
0z%
0&&
0l&
1!'
1$'
0a'
0;(
0[,
1D"
1W1
1f1
1h1
0V1
0t0
1C2
1H!
1a$
0e.
0c.
1j"
1.3
103
1Z
1b$
1e$
0q$
0s$
0''
1c'
0('
1)'
0.'
1/'
1"(
1i"
1m"
0}"
0{"
0&/
0c0
1%/
0g0
1)/
1*/
1Y
1A
0K
0I
0d'
1~'
1(/
0"(
1<(
1T,
1&/
0>(
1X(
0B2
1$/
0Z(
1{(
1"/
0}(
1;)
1~.
0=)
1Y)
1|.
0[)
1w)
1z.
0y)
18*
1x.
0:*
1W*
1v.
0Y*
1v*
1t.
0x*
1R+
1V,
1r.
0T+
1q+
0@2
1U,
1p.
0s+
12,
0A2
1n.
04,
1Q,
1l.
0S,
1j.
1W,
0?2
#140000
0!
0$"
0u%
1p5
0!'
1[,
1_,
0e,
0g,
0|/
0W1
1t0
0d$
0a$
0b$
0e$
0n"
0j"
0i"
0m"
0B
0A
0Z
0Y
#160000
1!
1$"
1u%
0p5
0+-
1*-
1c-
0,-
0v,
0x,
1z,
1!'
0[,
0_,
1e,
1g,
0P0
1Q0
1R0
1:/
0-2
08/
19/
1|/
1W1
0t0
0X,
1m&
1n&
0\,
1u,
1<2
0:2
1;2
1g%
0f%
0e%
0|#
1~#
0}#
1d$
1a$
1b$
1e$
0D.
1C.
0E.
1n#
0m#
0l#
04"
12"
03"
1P3
0N3
1O3
1n"
1j"
1i"
1m"
1v
0u
0t
0x!
0w!
1v!
1B
1A
1Z
1Y
0Y,
1o&
0],
1z1
0x1
1y1
05%
17%
06%
0T.
1S.
0U.
0K#
1I#
0J#
1@3
0>3
1?3
0(!
0'!
1&!
04.
13.
05.
1?1
0=1
1>1
0E%
1G%
0F%
0x%
1p&
0w%
1!&
1k&
0Z,
1^,
0a,
0e,
1f,
0[#
1Y#
0Z#
1{0
1x0
0q0
0z0
08!
07!
16!
0.$
10$
0/$
1x%
0p&
1q&
1z%
1l&
0!'
0$'
1a'
1[,
0D"
1B"
0C"
0q&
0W1
0h1
1V1
1t0
0C2
0H!
0G!
1F!
1c$
0a$
1e.
1h"
0j"
003
0Z
1X
0b$
0e$
1q$
1''
0c'
1('
0)'
0i"
0m"
1}"
1g0
0)/
0*/
0Y
0A
1K
1d'
0~'
0T,
0(/
1"(
0<(
1B2
0&/
0U,
1>(
0X(
0$/
1A2
1Z(
0{(
0W,
0"/
1}(
0;)
1?2
0~.
1=)
0Y)
0|.
1[)
0w)
0V,
0z.
1y)
08*
1@2
0x.
1:*
0W*
0v.
1Y*
0v*
0t.
1x*
0R+
0r.
1T+
0q+
0p.
1s+
02,
0n.
14,
0Q,
0l.
1S,
0j.
#180000
0!
0$"
0u%
1p5
0z%
0l&
1$'
1_,
0f,
0g,
0|/
0V1
1C2
0d$
0c$
0q$
0n"
0h"
0}"
0B
0X
0K
#200000
1!
1$"
1u%
0p5
1a-
0b-
0c-
1,-
1v,
1z%
1l&
0$'
0_,
1f,
1g,
0R0
0:/
1-2
1,2
0+2
1|/
1V1
0C2
1\,
0u,
1w,
0<2
1e%
1|#
1d$
1c$
1q$
1E.
1l#
14"
0P3
1n"
1h"
1}"
1t
1x!
1B
1X
1K
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
1v%
0!&
1%&
0^,
0f,
1[#
0p0
1z0
18!
1.$
1&&
1;(
1D"
0f1
1H!
0c$
1c.
0h"
0.3
0X
1s$
1.'
0/'
0"(
1{"
1&/
1c0
0%/
1I
#220000
0!
0$"
0u%
1p5
0z%
0&&
0l&
1$'
1_,
0g,
0|/
0V1
1C2
0d$
0q$
0s$
0n"
0}"
0{"
0B
0K
0I
#240000
1!
1$"
1u%
0p5
1+-
1c-
0,-
0v,
1x,
1z%
1&&
1l&
0$'
0_,
1g,
0Q0
1R0
1:/
0-2
09/
1|/
1V1
0C2
1X,
0\,
1u,
1<2
0;2
1f%
0e%
0|#
1}#
1d$
1q$
1s$
1D.
0E.
1m#
0l#
04"
13"
1P3
0O3
1n"
1}"
1{"
1u
0t
0x!
1w!
1B
1K
1I
1Y,
0],
1z1
0y1
05%
16%
1T.
0U.
0K#
1J#
1@3
0?3
0(!
1'!
14.
05.
1?1
0>1
0E%
1F%
0%&
0k&
1^,
1f,
0[#
1Z#
1q0
1p0
08!
17!
0.$
1/$
0&&
0;(
0l&
0a'
0D"
1C"
1h1
1f1
0H!
1G!
1c$
0c.
0e.
1h"
103
1.3
1X
0q$
0s$
0.'
1/'
1"(
0''
1c'
0('
1)'
0}"
0{"
0g0
1)/
1*/
0&/
0c0
1%/
0K
0I
0d'
1~'
1(/
0"(
1<(
1T,
1&/
0>(
1X(
0B2
1$/
0Z(
1{(
1"/
0}(
1;)
1~.
0=)
1Y)
1|.
0[)
1w)
1z.
0y)
18*
1x.
0:*
1W*
1v.
0Y*
1v*
1t.
0x*
1R+
1V,
1r.
0T+
1q+
0@2
1U,
1p.
0s+
12,
0A2
1n.
04,
1Q,
1l.
0S,
1j.
1W,
0?2
#260000
0!
0$"
0u%
1p5
0z%
1$'
1_,
0f,
0g,
0|/
0V1
1C2
0d$
0c$
0n"
0h"
0B
0X
#280000
1!
1$"
1u%
0p5
1b-
0c-
1,-
1v,
1z%
0$'
0_,
1f,
1g,
0R0
0:/
1-2
0,2
1|/
1V1
0C2
1\,
0u,
0w,
0y,
0<2
1e%
1|#
1d$
1c$
1E.
1l#
14"
0P3
1n"
1h"
1t
1x!
1B
1X
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
0v%
1w%
0$&
0^,
0f,
1[#
1s0
18!
1.$
0x%
1p&
0{&
0g,
1D"
1q&
1r0
1H!
0c$
0i.
1$'
1_,
0h"
0|/
0V1
1~2
0X
0d$
0%'
1`,
0n"
0Q3
1{2
0B
0j%
1\'
xV(
xt(
0t#
x@0
xB0
0N0
0<
1i%
0n%
0p%
1v(
x9-
x8-
1p#
0u#
0w#
x+1
x,1
0M0
1=
08
07
x`'
x|'
x:(
x9)
xW)
xu)
x6*
xU*
xt*
x5+
xP+
xo+
x0,
xO,
xZ'
x['
x>(
xX(
xY(
xZ(
x{(
x|(
x\(
xu(
x_0
x!/
x"/
x$/
xa0
x#/
x}/
x"0
x%0
x(0
x+0
x.0
x10
x40
x70
x:0
x=0
xD0
xG0
xJ0
xB$
xR$
x)%
xA$
xQ$
x(%
x}(
x;)
x<-
x;-
x:-
x7-
x6-
x5-
x4-
x3-
x2-
x1-
x0-
x/-
x.-
x--
xU,
x~.
xP"
x`"
x7#
xQ"
xa"
x8#
x=)
xY)
xA2
x~0
x!1
x"1
x#1
x$1
x%1
x&1
x'1
x(1
x)1
x*1
x-1
x.1
x/1
xU!
xT!
xe!
xd!
x.
x-
x|.
x''
x('
x)'
x1'
x2'
xd'
x~'
x!(
x.'
x/'
x"(
x<(
x=(
xz(
x<)
x!)
xy(
xZ)
x?)
xx(
x])
xy)
x8*
x9*
x{)
x|)
x:*
xW*
xX*
x<*
x=*
xY*
xv*
xw*
x[*
x\*
xx*
xR+
xS+
xz*
x{*
x7+
x8+
xT+
xq+
xr+
xV+
xW+
xs+
x2,
x3,
xu+
xv+
x4,
xQ,
xR,
x6,
x7,
xS,
xW,
x[)
xw)
xx)
xV,
xz.
x?2
xj.
xS0
x{/
xl.
xT0
xk.
xn.
xU0
xm.
xp.
xV0
xo.
xW0
xq.
xr.
xX0
xs.
xt.
xY0
xu.
xv.
xZ0
xw.
xx.
xy.
x[0
x{.
x\0
x}.
x]0
x&/
xc0
x%/
x(/
xe0
x'/
xg0
x)/
x*/
xM$
x]$
x4%
xL$
x\$
x3%
xK$
x[$
x2%
xJ$
xZ$
x1%
xI$
xY$
x0%
xH$
xX$
x/%
xG$
xW$
x.%
xF$
xV$
x-%
xE$
xU$
x,%
xD$
xT$
x+%
xC$
xS$
x*%
x@$
xP$
x'%
x?$
xO$
x&%
x>$
xN$
x%%
x@2
xT,
xE"
xU"
x,#
xF"
xV"
x-#
xG"
xW"
x.#
xH"
xX"
x/#
xI"
xY"
x0#
xJ"
xZ"
x1#
xK"
x["
x2#
xL"
x\"
x3#
xM"
x]"
x4#
xN"
x^"
x5#
xO"
x_"
x6#
xR"
xb"
x9#
xS"
xc"
x:#
xT"
xd"
x;#
xB2
xX!
xW!
xV!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xh!
xg!
xf!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
x1
x0
x/
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
#300000
0!
0$"
0u%
1p5
0z%
1C2
#320000
1!
1$"
1u%
0p5
0+-
0*-
1)-
0P-
1c-
0,-
0v,
0x,
0z,
1z%
1P0
1Q0
1R0
1:/
0-2
1k0
07/
18/
19/
0C2
0X,
0m&
0n&
1r&
1s&
1|&
0\,
1u,
1<2
0o0
092
1:2
1;2
0g%
0f%
0e%
0|#
1!$
0~#
0}#
0D.
0C.
1B.
x+'
x0'
x3'
x\'
x?(
x](
xv(
xj,
xk,
xl,
xm,
xn,
xo,
xp,
xq,
xr,
xs,
xt,
0E.
0n#
0m#
0l#
04"
11"
02"
03"
1P3
xM0
x^0
x`0
xN0
xd0
xb0
xf0
0M3
1N3
1O3
0v
0u
0t
0x!
0w!
0v!
1u!
0Y,
0o&
1t&
x&'
x_'
x{'
x9(
xU(
x8)
xV)
xt)
x5*
xT*
xs*
x4+
xO+
xn+
x/,
xN,
0],
1z1
x~/
x#0
x&0
x)0
x,0
x/0
x20
x50
x80
x;0
x>0
xC0
xE0
xH0
xK0
xL0
0w1
1x1
1y1
05%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xV%
xW%
xU%
18%
07%
06%
0T.
0S.
1R.
0U.
0K#
x\#
x]#
x^#
x_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xj#
xi#
xk#
1H#
0I#
0J#
1@3
0=3
1>3
1?3
0(!
0'!
0&!
1%!
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
04.
03.
12.
05.
1?1
0<1
1=1
1>1
0E%
1H%
0G%
0F%
1x%
0p&
0q&
1u&
0w%
1!&
1^,
0[#
1X#
0Y#
0Z#
0z0
08!
07!
06!
15!
0.$
11$
00$
0/$
0x%
1v&
1q&
0u&
0D"
1A"
0B"
0C"
0v&
0H!
0G!
0F!
1E!
#340000
0!
0$"
0u%
1p5
0z%
1C2
#360000
1!
1$"
1u%
0p5
0a-
1`-
0b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
1,2
0*2
1+2
0C2
1\,
0u,
1w,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
1v%
0!&
0^,
1[#
1z0
18!
1.$
1D"
1H!
#380000
0!
0$"
0u%
1p5
0z%
1C2
#400000
1!
1$"
1u%
0p5
1+-
1c-
0,-
0v,
1x,
1z%
0Q0
1R0
1:/
0-2
09/
0C2
1X,
0\,
1u,
1<2
0;2
1f%
0e%
0|#
1}#
1D.
0E.
1m#
0l#
04"
13"
1P3
0O3
1u
0t
0x!
1w!
1Y,
0],
1z1
0y1
05%
16%
1T.
0U.
0K#
1J#
1@3
0?3
0(!
1'!
14.
05.
1?1
0>1
0E%
1F%
1^,
0[#
1Z#
08!
17!
0.$
1/$
0D"
1C"
0H!
1G!
#420000
0!
0$"
0u%
1p5
0z%
1C2
#440000
1!
1$"
1u%
0p5
1b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
0,2
0C2
1\,
0u,
0w,
1y,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
0v%
1w%
0^,
1[#
18!
1.$
1x%
1D"
1H!
#460000
0!
0$"
0u%
1p5
0z%
1C2
#480000
1!
1$"
1u%
0p5
0+-
1*-
1c-
0,-
0v,
0x,
1z,
1z%
0P0
1Q0
1R0
1:/
0-2
08/
19/
0C2
0X,
1m&
1n&
0\,
1u,
1<2
0:2
1;2
1g%
0f%
0e%
0|#
1~#
0}#
0D.
1C.
0E.
1n#
0m#
0l#
04"
12"
03"
1P3
0N3
1O3
1v
0u
0t
0x!
0w!
1v!
0Y,
1o&
0],
1z1
0x1
1y1
05%
17%
06%
0T.
1S.
0U.
0K#
1I#
0J#
1@3
0>3
1?3
0(!
0'!
1&!
04.
13.
05.
1?1
0=1
1>1
0E%
1G%
0F%
0x%
1p&
0w%
1!&
1^,
0[#
1Y#
0Z#
0z0
08!
07!
16!
0.$
10$
0/$
1x%
0p&
0q&
1u&
0D"
1B"
0C"
1v&
1q&
0u&
0H!
0G!
1F!
0v&
#500000
0!
0$"
0u%
1p5
0z%
1C2
#520000
1!
1$"
1u%
0p5
1a-
0b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
1,2
0+2
0C2
1\,
0u,
1w,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
1v%
0!&
0^,
1[#
1z0
18!
1.$
1D"
1H!
#540000
0!
0$"
0u%
1p5
0z%
1C2
#560000
1!
1$"
1u%
0p5
1+-
1c-
0,-
0v,
1x,
1z%
0Q0
1R0
1:/
0-2
09/
0C2
1X,
0\,
1u,
1<2
0;2
1f%
0e%
0|#
1}#
1D.
0E.
1m#
0l#
04"
13"
1P3
0O3
1u
0t
0x!
1w!
1Y,
0],
1z1
0y1
05%
16%
1T.
0U.
0K#
1J#
1@3
0?3
0(!
1'!
14.
05.
1?1
0>1
0E%
1F%
1^,
0[#
1Z#
08!
17!
0.$
1/$
0D"
1C"
0H!
1G!
#580000
0!
0$"
0u%
1p5
0z%
1C2
#600000
1!
1$"
1u%
0p5
1b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
0,2
0C2
1\,
0u,
0w,
0y,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
0v%
1w%
0^,
1[#
18!
1.$
0x%
1p&
1D"
0q&
1u&
1H!
1v&
#620000
0!
0$"
0u%
1p5
0z%
1C2
#640000
1!
1$"
1u%
0p5
0+-
0*-
0)-
1(-
1c-
0,-
0v,
0x,
0z,
1z%
1P0
1Q0
1R0
1:/
0-2
06/
17/
18/
19/
0C2
0X,
0m&
0n&
0r&
0s&
1w&
1x&
0\,
1u,
1<2
082
192
1:2
1;2
0g%
0f%
0e%
0|#
1"$
0!$
0~#
0}#
0D.
0C.
0B.
1A.
0E.
0n#
0m#
0l#
04"
10"
01"
02"
03"
1P3
0L3
1M3
1N3
1O3
0v
0u
0t
0x!
0w!
0v!
0u!
1t!
0Y,
0o&
0t&
1y&
0],
1z1
0v1
1w1
1x1
1y1
05%
19%
08%
07%
06%
0T.
0S.
0R.
1Q.
0U.
0K#
1G#
0H#
0I#
0J#
1@3
0<3
1=3
1>3
1?3
0(!
0'!
0&!
0%!
1$!
04.
03.
02.
11.
05.
1?1
0;1
1<1
1=1
1>1
0E%
1I%
0H%
0G%
0F%
1x%
0p&
1q&
0u&
0v&
1}%
0z&
0w%
1!&
1k&
1^,
0[#
1W#
0X#
0Y#
0Z#
0q0
0z0
1}0
08!
07!
06!
05!
14!
0.$
12$
01$
00$
0/$
0x%
1~%
1v&
0}%
0q&
0j&
1}&
0D"
1@"
0A"
0B"
0C"
0~%
1v0
0H!
0G!
0F!
0E!
1D!
0}&
1n$
1w"
1E
0n$
0w"
0E
#660000
0!
0$"
0u%
1p5
0z%
1C2
#680000
1!
1$"
1u%
0p5
0a-
0`-
1_-
0b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
1,2
0)2
1*2
1+2
0C2
1\,
0u,
1w,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
1v%
0!&
1$&
0^,
1[#
0s0
1z0
18!
1.$
1D"
1H!
#700000
0!
0$"
0u%
1p5
0z%
1C2
#720000
1!
1$"
1u%
0p5
1+-
1c-
0,-
0v,
1x,
1z%
0Q0
1R0
1:/
0-2
09/
0C2
1X,
0\,
1u,
1<2
0;2
1f%
0e%
0|#
1}#
1D.
0E.
1m#
0l#
04"
13"
1P3
0O3
1u
0t
0x!
1w!
1Y,
0],
1z1
0y1
05%
16%
1T.
0U.
0K#
1J#
1@3
0?3
0(!
1'!
14.
05.
1?1
0>1
0E%
1F%
1%&
1^,
0[#
1Z#
0p0
08!
17!
0.$
1/$
0D"
1C"
0H!
1G!
#740000
0!
0$"
0u%
1p5
0z%
1C2
#760000
1!
1$"
1u%
0p5
1b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
0,2
0C2
1\,
0u,
0w,
1y,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
0v%
1w%
0%&
0k&
0^,
1[#
1q0
1p0
18!
1.$
1x%
1D"
1H!
#780000
0!
0$"
0u%
1p5
0z%
1C2
#800000
1!
1$"
1u%
0p5
0+-
1*-
1c-
0,-
0v,
0x,
1z,
1z%
0P0
1Q0
1R0
1:/
0-2
08/
19/
0C2
0X,
1m&
1n&
0\,
1u,
1<2
0:2
1;2
1g%
0f%
0e%
0|#
1~#
0}#
0D.
1C.
0E.
1n#
0m#
0l#
04"
12"
03"
1P3
0N3
1O3
1v
0u
0t
0x!
0w!
1v!
0Y,
1o&
0],
1z1
0x1
1y1
05%
17%
06%
0T.
1S.
0U.
0K#
1I#
0J#
1@3
0>3
1?3
0(!
0'!
1&!
04.
13.
05.
1?1
0=1
1>1
0E%
1G%
0F%
0x%
1p&
0w%
1!&
1k&
1^,
0[#
1Y#
0Z#
0q0
0z0
08!
07!
16!
0.$
10$
0/$
1x%
0p&
1q&
0D"
1B"
0C"
0q&
0H!
0G!
1F!
#820000
0!
0$"
0u%
1p5
0z%
1C2
#840000
1!
1$"
1u%
0p5
1a-
0b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
1,2
0+2
0C2
1\,
0u,
1w,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
1v%
0!&
1%&
0^,
1[#
0p0
1z0
18!
1.$
1D"
1H!
#860000
0!
0$"
0u%
1p5
0z%
1C2
#880000
1!
1$"
1u%
0p5
1+-
1c-
0,-
0v,
1x,
1z%
0Q0
1R0
1:/
0-2
09/
0C2
1X,
0\,
1u,
1<2
0;2
1f%
0e%
0|#
1}#
1D.
0E.
1m#
0l#
04"
13"
1P3
0O3
1u
0t
0x!
1w!
1Y,
0],
1z1
0y1
05%
16%
1T.
0U.
0K#
1J#
1@3
0?3
0(!
1'!
14.
05.
1?1
0>1
0E%
1F%
0%&
0k&
1^,
0[#
1Z#
1q0
1p0
08!
17!
0.$
1/$
0D"
1C"
0H!
1G!
#900000
0!
0$"
0u%
1p5
0z%
1C2
#920000
1!
1$"
1u%
0p5
1b-
0c-
1,-
1v,
1z%
0R0
0:/
1-2
0,2
0C2
1\,
0u,
0w,
0y,
0<2
1e%
1|#
1E.
1l#
14"
0P3
1t
1x!
1],
0z1
15%
1U.
1K#
0@3
1(!
15.
0?1
1E%
0v%
1w%
0$&
0^,
1[#
1s0
18!
1.$
0x%
1p&
1D"
1q&
1H!
#940000
0!
0$"
0u%
1p5
0z%
1C2
#960000
1!
1$"
1u%
0p5
0+-
0*-
1)-
1c-
0,-
0v,
0x,
0z,
1z%
1P0
1Q0
1R0
1:/
0-2
07/
18/
19/
0C2
0X,
0m&
0n&
1r&
1s&
0\,
1u,
1<2
092
1:2
1;2
0g%
0f%
0e%
0|#
1!$
0~#
0}#
0D.
0C.
1B.
0E.
0n#
0m#
0l#
04"
11"
02"
03"
1P3
0M3
1N3
1O3
0v
0u
0t
0x!
0w!
0v!
1u!
0Y,
0o&
1t&
0],
1z1
0w1
1x1
1y1
05%
18%
07%
06%
0T.
0S.
1R.
0U.
0K#
1H#
0I#
0J#
1@3
0=3
1>3
1?3
0(!
0'!
0&!
1%!
04.
03.
12.
05.
1?1
0<1
1=1
1>1
0E%
1H%
0G%
0F%
1x%
0p&
0q&
1u&
0w%
1!&
1^,
0[#
1X#
0Y#
0Z#
0z0
08!
07!
06!
15!
0.$
11$
00$
0/$
0x%
0v&
1}%
1q&
0u&
0D"
1A"
0B"
0C"
1v&
0}%
1~%
0H!
0G!
0F!
1E!
0~%
#980000
0!
0$"
0u%
1p5
0z%
1C2
#1000000
