
AVRASM ver. 2.2.7  main.asm Sun Jun 25 23:20:09 2023

[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(294): Including file 'div16u.asm'
div16u.asm(22): warning: Register r16 already defined by the .DEF directive
main.asm(294): 'div16u.asm' included form here
div16u.asm(23): warning: Register r17 already defined by the .DEF directive
main.asm(294): 'div16u.asm' included form here
div16u.asm(24): warning: Register r16 already defined by the .DEF directive
main.asm(294): 'div16u.asm' included form here
div16u.asm(25): warning: Register r17 already defined by the .DEF directive
main.asm(294): 'div16u.asm' included form here
div16u.asm(27): warning: Register r19 already defined by the .DEF directive
main.asm(294): 'div16u.asm' included form here
div16u.asm(28): warning: Register r20 already defined by the .DEF directive
main.asm(294): 'div16u.asm' included form here
main.asm(295): Including file 'div8u.asm'
div8u.asm(18): warning: Register r15 already defined by the .DEF directive
main.asm(295): 'div8u.asm' included form here
div8u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(295): 'div8u.asm' included form here
div8u.asm(20): warning: Register r16 already defined by the .DEF directive
main.asm(295): 'div8u.asm' included form here
div8u.asm(21): warning: Register r17 already defined by the .DEF directive
main.asm(295): 'div8u.asm' included form here
div8u.asm(22): warning: Register r18 already defined by the .DEF directive
main.asm(295): 'div8u.asm' included form here
main.asm(296): Including file 'mpy16u.asm'
mpy16u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
mpy16u.asm(20): warning: Register r17 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
mpy16u.asm(21): warning: Register r18 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
mpy16u.asm(22): warning: Register r19 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
mpy16u.asm(23): warning: Register r18 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
mpy16u.asm(24): warning: Register r19 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
mpy16u.asm(25): warning: Register r20 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
mpy16u.asm(26): warning: Register r21 already defined by the .DEF directive
main.asm(296): 'mpy16u.asm' included form here
main.asm(318): warning: Register r16 already defined by the .DEF directive
main.asm(319): warning: Register r17 already defined by the .DEF directive
[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(294): Including file 'div16u.asm'
main.asm(295): Including file 'div8u.asm'
main.asm(296): Including file 'mpy16u.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Project name: thermostat
                                 ; Description: Electronic thermostat on AVR Microcontroller
                                 ; Source code: https://github.com/sergeyyarkov/attiny2313a_thermostat
                                 ; Device: ATtiny2313A
                                 ; Device Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/doc8246.pdf
                                 ; Assembler: AVR macro assembler 2.2.7
                                 ; Clock frequency: 8 MHz External Crystal Oscillator
                                 ; Fuses: lfuse: 0xCF, hfuse: 0x9F, efuse: 0xFF, lock: 0xFF
                                 ;
                                 ; Written by Sergey Yarkov 22.01.2023
                                 
                                 .LIST
                                 
                                 .INCLUDE "definitions.asm"
                                 
                                  
                                 .DEF TEMP_REG_A                 = r16
                                 .DEF TEMP_REG_B                 = r17
                                 .DEF DELAY_16_r			= r19
                                 .DEF DELAY_8_r			= r20
                                 .DEF DELAY_24_r			= r21
                                 .DEF DISP_NUM_L                 = r24		; LSB     
                                 .DEF DISP_NUM_H                 = r25		; MSB     
                                 
                                 .EQU DIGIT_1_PIN                = PD2		;    1
                                 .EQU DIGIT_2_PIN                = PD3		;    2
                                 .EQU DIGIT_3_PIN                = PD4		;    3
                                 .EQU DIGIT_4_PIN                = PD5		;    4
                                 
                                 .EQU LED_ERR_PIN		= PD6		;     ,      
                                 .EQU LED_ERR_PORT		= PORTD
                                     
                                 .EQU OW_LINE			= PB1		;   1-Wire
                                 .EQU OW_DDR			= DDRB
                                 .EQU OW_PIN			= PINB
                                 .DEF OW_CMD_r			= r8
                                 .DEF OWFR			= r23		;    1-Wire 
                                 .EQU OWPRF                      = 0		; 1-Wire  
                                 .EQU OWSB                       = 1		;    
                                 
                                 ; ****   *****************************************
                                 .EQU DS18B20_CMD_CONVERTTEMP    = 0x44
                                 .EQU DS18B20_CMD_RSCRATCHPAD    = 0xbe
                                 .EQU DS18B20_CMD_WSCRATCHPAD    = 0x4e
                                 .EQU DS18B20_CMD_CPYSCRATCHPAD  = 0x48
                                 .EQU DS18B20_CMD_RECEEPROM      = 0xb8
                                 .EQU DS18B20_CMD_RPWRSUPPLY     = 0xb4
                                 .EQU DS18B20_CMD_SEARCHROM      = 0xf0
                                 .EQU DS18B20_CMD_READROM        = 0x33
                                 .EQU DS18B20_CMD_MATCHROM       = 0x55
                                 .EQU DS18B20_CMD_SKIPROM        = 0xcc
                                 .EQU DS18B20_CMD_ALARMSEARCH    = 0xec
                                 
                                 .EQU USI_LATCH_PIN              = PB0		; ST_CP  74HC595
                                 .EQU USI_DO_PIN                 = PB6		; DS  74HC595
                                 .EQU USI_CLK_PIN                = PB7		; SH_CP  74HC595
                                 
                                 .EQU SW_PORT                    = PORTB
                                 .EQU SW_PIN                     = PINB
                                 .EQU SW_PLUS_PIN                = PB2		;  ""
                                 .EQU SW_MINUS_PIN               = PB3		;  ""
                                 .EQU SW_SET_PIN                 = PB4		;  ""
                                     
                                 .EQU BUZZER_PIN			= PB5		; 
                                 .EQU BUZZER_PORT		= PORTB
                                  
                                 .EQU RELAY_PIN			= PD0		; 
                                 .EQU RELAY_PORT			= PORTD
                                     
                                 .EQU UART_TX_PIN		= PD1
                                     
                                 
                                 .EQU MCU_STATE_DEFAULT          = 0x00		;        
                                 .EQU MCU_STATE_PROGRAM          = 0x01		;     EEPROM
                                 .EQU MCU_STATE_ERROR            = 0x02		;  ,     
                                     
                                 ; ****   ***********************************
                                 
                                 ;          
                                 .EQU DEFAULT_TEMP		= 150			    ; 30.5 
                                 .EQU DEFAULT_HYST		= 8			    ; 1.2  
                                     
                                 .EQU HEAT_MODE			= 1
                                 .EQU COOLING_MODE		= 0
                                 .EQU DEFAULT_MODE		= HEAT_MODE
                                 
                                     
                                 .EQU DEFAULT_SETTING_TEMP_L	= LOW(DEFAULT_TEMP)	
                                 .EQU DEFAULT_SETTING_TEMP_H	= HIGH(DEFAULT_TEMP)
                                 .EQU DEFAULT_SETTING_HYST	= DEFAULT_HYST
                                 .INCLUDE "macros.asm"
                                 
                                     ldi     @0, @2
                                     out     @1, @0
                                 .ENDMACRO
                                 
                                 .MACRO display_load
                                 
                                     ldi	    DISP_NUM_L,    LOW(@0)
                                     ldi	    DISP_NUM_H,    HIGH(@0)
                                 .ENDMACRO
                                 
                                 .MACRO ow_pull
                                     sbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                 
                                 .MACRO ow_release
                                     cbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                     
                                 .MACRO relay_on
                                     sbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                     
                                 .MACRO relay_off
                                     cbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                         
                                 .MACRO DELAY16
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/4-2)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/4-2)
                                     rcall  DELAY_LOOP_16
                                 .ENDMACRO
                                     
                                 .MACRO DELAY24
                                     ldi    DELAY_24_r, BYTE3(@0*F_CPU/5-3)
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/5-3)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/5-3)
                                     rcall  DELAY_LOOP_24
                                 
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   ********************************************
                                 .DSEG
                                 .ORG SRAM_START
                                 
000060                           MCU_STATE:      .BYTE 1                     ;   
000061                           SRAM_TEMP_1:    .BYTE 2                     ;   16-   
000063                           DIGITS:         .BYTE 4                     ; ,   ,    
000067                           CURRENT_DIGIT:  .BYTE 1                     ;   ,   
000068                           SW_FLAGS:       .BYTE 1                     ;  
000069                           TEMP_L:		.BYTE 1			    ;   
00006a                           TEMP_H:		.BYTE 1			    ;   
00006b                           TEMP_F:		.BYTE 1			    ;  
00006c                           SETTING_TEMP_H:	.BYTE 1			    ;   ( )
00006d                           SETTING_TEMP_L:	.BYTE 1			    ;   ( )
00006e                           SETTING_HYST:	.BYTE 1			    ; :   
00006f                           SETTING_MODE:	.BYTE 1			    ;  : '1' - ; '0' - ''
000070                           DEVICE_FAMILY_CODE: .BYTE 1		    ;   0x10  DS18B20
000071                           SRAM_TEMP_2:	.BYTE 1
000072                           SRAM_TEMP_3:	.BYTE 1
                                 ;//</editor-fold>
                                 
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 .CSEG
                                 
                                 //<editor-fold defaultstate="collapsed" desc="">
                                 .ORG 0x00     
000000 c073                          rjmp 	RESET_vect
                                     
                                 .ORG 0x000B
                                 ;    rjmp  PCINT0_vect
00000b 9518                          reti
                                 
                                 .ORG 0x000D   
00000d c015                          rjmp	TIMER0_COMPA_vect
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 PCINT0_vect:
00000e 930f                          push    r16
00000f 931f                          push    r17
000010 932f                          push    r18
000011 933f                          push    r19
000012 b70f                          in	    r16, SREG
                                     
                                 ;    display_off
                                     
                                 ;    in	    r17, SW_PIN
                                 ;    clr	    r18
                                 ;    ldi	    r18, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN)
                                 ;    and	    r17, r18
                                 ;    cp	    r17, r18
                                 ;    breq    _PCINT0_vect_end
000013 99b4                          sbic    SW_PIN, SW_SET_PIN
000014 c008                          rjmp    _PCINT0_vect_end
                                     
000015 9120 0060                     lds	    r18, MCU_STATE
000017 3020                          cpi	    r18, MCU_STATE_DEFAULT
000018 f009                          breq    _INTO_PROGRAM_STATE
000019 c003                          rjmp    _PCINT0_vect_end
                                     
                                 _INTO_PROGRAM_STATE:
00001a e011                          ldi	    r17, MCU_STATE_PROGRAM
00001b 9310 0060                     sts	    MCU_STATE, r17
                                     
                                 _PCINT0_vect_end:
00001d bf0f                          out	    SREG, r16
00001e 913f                          pop	    r19
00001f 912f                          pop	    r18
000020 911f                          pop	    r17
000021 910f                          pop	    r16
000022 9518                          reti//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 ; ****   ************************************
                                 TIMER0_COMPA_vect:
000023 934f                          push      r20
000024 935f                          push      r21
000025 930f                          push      r16
000026 931f                          push      r17
000027 b75f                          in r21, SREG
                                 
000028 9140 0067                     lds       r20,  CURRENT_DIGIT
00002a 3045                          cpi       r20,  5
00002b f40c                          brge      _CLR_CURRENT_DIGIT          ;     >= 5
00002c c003                          rjmp      _indicate_1
                                 
                                 _CLR_CURRENT_DIGIT:                   ;      
00002d 2744                          clr     r20
00002e 9340 0067                     sts     CURRENT_DIGIT, r20
                                 
                                 _indicate_1:
000030 3040                          cpi       r20, 0
000031 f481                          brne      _indicate_2
                                 
000032 9893                          cbi       PORTD, DIGIT_2_PIN
000033 9894                          cbi       PORTD, DIGIT_3_PIN
000034 9895                          cbi       PORTD, DIGIT_4_PIN
000035 f00e                          brts      PC+2
000036 c002                          rjmp      PC+3
000037 e00b                          ldi	      TEMP_REG_A, 11 ; // -
000038 c002                          rjmp      PC+3
000039 9100 0065                     lds	      TEMP_REG_A, DIGITS+2
00003b 2300                          tst	      TEMP_REG_A
00003c f011                          breq      PC+3
00003d 9a92                          sbi       PORTD, DIGIT_1_PIN
00003e c001                          rjmp      PC+2
00003f 9892                          cbi       PORTD, DIGIT_1_PIN
000040 d1f0                          rcall     DISPLAY_DECODER
000041 d16b                          rcall     USI_TRANSMIT
                                 
                                 _indicate_2:
000042 3041                          cpi       r20, 1
000043 f481                          brne      _indicate_3
                                 
000044 9892                          cbi       PORTD, DIGIT_1_PIN
000045 9894                          cbi       PORTD, DIGIT_3_PIN
000046 9895                          cbi       PORTD, DIGIT_4_PIN
000047 9100 0064                     lds       TEMP_REG_A, DIGITS+1
000049 9130 0065                     lds	      r19, DIGITS+2
00004b 2b03                          or	      TEMP_REG_A, r19
00004c f011                          breq      PC+3
00004d 9a93                          sbi	      PORTD, DIGIT_2_PIN
00004e c001                          rjmp      PC+2
00004f 9893                          cbi       PORTD, DIGIT_2_PIN
000050 9100 0064                     lds       TEMP_REG_A, DIGITS+1
000052 d1de                          rcall     DISPLAY_DECODER
000053 d159                          rcall     USI_TRANSMIT
                                 
                                 _indicate_3:
000054 3042                          cpi       r20, 2
000055 f459                          brne      _indicate_4
                                 
000056 9892                          cbi       PORTD, DIGIT_1_PIN
000057 9893                          cbi       PORTD, DIGIT_2_PIN
000058 9895                          cbi       PORTD, DIGIT_4_PIN
000059 9a94                          sbi       PORTD, DIGIT_3_PIN
00005a 9100 0063                     lds       TEMP_REG_A, DIGITS
00005c d1d4                          rcall     DISPLAY_DECODER
                                     ;  
00005d 2d00                          mov	      r16, r0
00005e 770f                          cbr	      r16, (1<<7)
00005f 2e00                          mov	      r0, r16
000060 d14c                          rcall     USI_TRANSMIT
                                 
                                 _indicate_4:
000061 3043                          cpi       r20, 3
000062 f441                          brne      _indicate_exit
                                 
000063 9892                          cbi       PORTD, DIGIT_1_PIN
000064 9893                          cbi       PORTD, DIGIT_2_PIN
000065 9894                          cbi       PORTD, DIGIT_3_PIN
000066 9a95                          sbi       PORTD, DIGIT_4_PIN
000067 9100 006b                     lds       TEMP_REG_A, TEMP_F
000069 d1c7                          rcall     DISPLAY_DECODER
00006a d142                          rcall     USI_TRANSMIT
                                 
                                 _indicate_exit:
00006b 9543                          inc       r20
00006c 9340 0067                     sts       CURRENT_DIGIT, r20
00006e bf5f                          out SREG, r21
                                     
00006f 911f                          pop	r17
000070 910f                          pop r16
000071 915f                          pop r21
000072 914f                          pop r20
000073 9518                          reti
                                 ;//</editor-fold>
                                 
                                 ; ****   *******************************************
                                 RESET_vect:
000074 ed0f                          ldi       TEMP_REG_A, LOW(RAMEND)
000075 bf0d                          out       SPL, TEMP_REG_A
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  (   )">
                                 ; ****    **********************************
                                 MCU_INIT:
                                     ; ****   *************************************
000076 e70f
000077 bb01                          outi      r16, DDRD, (1<<LED_ERR_PIN) | (1<<DIGIT_1_PIN) | (1<<DIGIT_2_PIN) | (1<<DIGIT_3_PIN) | (1<<DIGIT_4_PIN) | (1<<UART_TX_PIN) | (1<<RELAY_PIN)
000078 ee01
000079 bb07                          outi      r16, DDRB, (1<<USI_CLK_PIN) | (1<<USI_DO_PIN) | (1<<USI_LATCH_PIN) | (0<<SW_PLUS_PIN) | (0<<SW_MINUS_PIN) | (0<<SW_SET_PIN) | (1<<BUZZER_PIN)
00007a e10c
00007b bb08                          outi      r16, PORTB, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN) | (1<<SW_SET_PIN)
                                 
                                     ; ****   0 **********************************
00007c e002
00007d bf00                          outi      r16, TCCR0A, (1<<WGM01)             ;  CTC Compare A
00007e e005
00007f bf03                          outi      r16, TCCR0B, (1<<CS02) | (1<<CS00)  ; 1024 
000080 e109
000081 bf06                          outi      r16, OCR0A, 25                      ;   . (60Hz)
                                 
                                     ; ****      ******************
000082 e200
000083 bf0b                          outi      r16, GIMSK, (1<<PCIE0)
000084 e10c
000085 bd00                          outi      r16, PCMSK0, (1<<PCINT2) | (1<<PCINT3) | (1<<PCINT4)          ;  
                                   
                                     ; ****  USART **************************************
                                     ;   outi      r16, UBRRL, LOW(51)		    ; 9600 
                                     ;   outi      r16, UBRRH, HIGH(51)		    ; 9600 
                                     ;   outi      r16, UCSRB, (1<<TXEN)		    ;  
                                     ;   outi      r16, UCSRC, (1<<UCSZ1) | (1<<UCSZ0)   ;  , 8  , 1  
                                     
                                     ; ****     ******************************
000086 2411                          clr     r1
000087 9210 0067                     sts     CURRENT_DIGIT,  r1
                                 
000089 e000                          ldi     r16, 0x00
00008a 9300 0060                     sts     MCU_STATE,      r16	    ;       
                                     
                                     ;  
00008c e906                          ldi	    r16, DEFAULT_SETTING_TEMP_L
00008d 9300 006d                     sts	    SETTING_TEMP_L, r16			;  LOW
                                     
00008f e000                          ldi	    r16, DEFAULT_SETTING_TEMP_H
000090 9300 006c                     sts	    SETTING_TEMP_H, r16			;  HIGH
                                     
000092 e008                          ldi	    r16, DEFAULT_SETTING_HYST
000093 9300 006e                     sts	    SETTING_HYST, r16			; 
                                     
000095 e001                          ldi	    r16, DEFAULT_SETTING_MODE
000096 9300 006f                     sts	    SETTING_MODE, r16			;  
                                     
000098 2700                          clr	    r16
000099 9300 0069                     sts	    TEMP_L, r16
00009b 9300 006a                     sts	    TEMP_H, r16
00009d ef00                          ldi	    r16, 0xf0
00009e 9300 006b                     sts	    TEMP_F, r16
                                     
                                     ; ****  ************************************************
                                     
0000a0 d0ae                          rcall   RD_F_CODE		;      
                                     
0000a1 9100 0070                     lds	    r16, DEVICE_FAMILY_CODE
0000a3 3208                          cpi	    r16, 0x28		;    DS18B20 = 0x28
0000a4 f409                          brne    ERR_FAMILY_CODE
0000a5 c005                          rjmp    START_PROGRAM
                                     
                                 ERR_FAMILY_CODE:
0000a6 e012                          ldi	    r17, MCU_STATE_ERROR
0000a7 9310 0060                     sts	    MCU_STATE, r17
0000a9 d196                          rcall   BEEP_LONG
0000aa c001                          rjmp    PC+2
                                 START_PROGRAM:
0000ab d190                          rcall   BEEP_SHORT
0000ac e080
0000ad e090                          display_load 0
                                     
                                 ;    sei
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 LOOP:
                                   ; rcall       DISPLAY_UPD_DIGITS
0000ae 9100 0060                     lds         r16, MCU_STATE           ;    
                                     
                                 _STATE_DEFAULT:
0000b0 3000                          cpi		r16, MCU_STATE_DEFAULT
0000b1 f431                          brne	_STATE_PROGRAM
0000b2 9896                          cbi		LED_ERR_PORT, LED_ERR_PIN
0000b3 d163                          rcall	DISPLAY_UPD_DIGITS
0000b4 d087                          rcall	TEMP_UPD
0000b5 e001
0000b6 bf09                          outi	r16, TIMSK, (1<<OCIE0A)	  ; . 
0000b7 d039                          rcall	TEMP_COMPARSION
                                 _STATE_PROGRAM:
0000b8 3001                          cpi		r16, MCU_STATE_PROGRAM
0000b9 f419                          brne	_STATE_ERROR
0000ba 9896                          cbi		LED_ERR_PORT, LED_ERR_PIN
0000bb d15b                          rcall	DISPLAY_UPD_DIGITS
0000bc d0fc                          rcall	SW_CHECK_PROCESS
                                 _STATE_ERROR:
0000bd 3002                          cpi		r16, MCU_STATE_ERROR
0000be f779                          brne	LOOP
0000bf 9a96                          sbi		LED_ERR_PORT, LED_ERR_PIN
0000c0 cfed                          rjmp      LOOP
                                 //</editor-fold>
                                 
                                 
                                 ; ****  **********************************************
                                 .INCLUDE "div16u.asm"
                                 
                                 ;*
                                 ;* "div16u" - 16/16 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two 16-bit numbers 
                                 ;* "dd8uH:dd8uL" (dividend) and "dv16uH:dv16uL" (divisor). 
                                 ;* The result is placed in "dres16uH:dres16uL" and the remainder in
                                 ;* "drem16uH:drem16uL".
                                 ;*  
                                 ;* Number of words	:19
                                 ;* Number of cycles	:235/251 (Min/Max)
                                 ;* Low registers used	:2 (drem16uL,drem16uH)
                                 ;* High registers used  :5 (dres16uL/dd16uL,dres16uH/dd16uH,dv16uL,dv16uH,
                                 ;*			    dcnt16u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem16uL=r14
                                 .def	drem16uH=r15
                                 .def	dres16uL=r16
                                 .def	dres16uH=r17
                                 .def	dd16uL	=r16
                                 .def	dd16uH	=r17
                                 .def	dv16uL	=r18
                                 .def	dv16uH	=r19
                                 .def	dcnt16u	=r20
                                 
                                 ;***** Code
                                 
                                 div16u:
0000c1 24ee                          clr			drem16uL								; clear remainder Low byte
0000c2 18ff                          sub			drem16uH,drem16uH				; clear remainder High byte and carry
0000c3 e141                          ldi			dcnt16u,17							; init loop counter
                                 d16u_1:	
0000c4 1f00                          rol			dd16uL									; shift left dividend
0000c5 1f11                          rol			dd16uH
0000c6 954a                          dec			dcnt16u									; decrement counter
0000c7 f409                          brne		d16u_2									; if done
0000c8 9508                          ret															; return
                                 d16u_2:	
0000c9 1cee                          rol			drem16uL								; shift dividend into remainder
0000ca 1cff                          rol			drem16uH
0000cb 1ae2                          sub			drem16uL,dv16uL					; remainder = remainder - divisor
0000cc 0af3                          sbc			drem16uH,dv16uH
0000cd f420                          brcc		d16u_3									; if result negative
0000ce 0ee2                          add			drem16uL,dv16uL					; restore remainder
0000cf 1ef3                          adc			drem16uH,dv16uH
0000d0 9488                          clc															; clear carry to be shifted into result
0000d1 cff2                          rjmp		d16u_1									; else
                                 d16u_3:	
0000d2 9408                          sec															; set carry to be shifted into result
                                 .INCLUDE "div8u.asm"
0000d3 cff0                      
                                 ;*
                                 ;* "div8u" - 8/8 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two register variables "dd8u" (dividend) and 
                                 ;* "dv8u" (divisor). The result is placed in "dres8u" and the remainder in
                                 ;* "drem8u".
                                 ;*  
                                 ;* Number of words	:14
                                 ;* Number of cycles	:97
                                 ;* Low registers used	:1 (drem8u)
                                 ;* High registers used  :3 (dres8u/dd8u,dv8u,dcnt8u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem8u	=r15		;remainder
                                 .def	dres8u	=r16		;result
                                 .def	dd8u	=r16		;dividend
                                 .def	dv8u	=r17		;divisor
                                 .def	dcnt8u	=r18		;loop counter
                                 
                                 ;***** Code
                                 
0000d4 18ff                      div8u:	sub	drem8u,drem8u	;clear remainder and carry
0000d5 e029                      	ldi	dcnt8u,9	;init loop counter
0000d6 1f00                      d8u_1:	rol	dd8u		;shift left dividend
0000d7 952a                      	dec	dcnt8u		;decrement counter
0000d8 f409                      	brne	d8u_2		;if done
0000d9 9508                      	ret			;    return
0000da 1cff                      d8u_2:	rol	drem8u		;shift dividend into remainder
0000db 1af1                      	sub	drem8u,dv8u	;remainder = remainder - divisor
0000dc f418                      	brcc	d8u_3		;if result negative
0000dd 0ef1                      	add	drem8u,dv8u	;    restore remainder
0000de 9488                      	clc			;    clear carry to be shifted into result
0000df cff6                      	rjmp	d8u_1		;else
0000e0 9408                      d8u_3:	sec			;    set carry to be shifted into result
                                 .INCLUDE "mpy16u.asm"
0000e1 cff4                      
                                 ;*
                                 ;* "mpy16u" - 16x16 Bit Unsigned Multiplication
                                 ;*
                                 ;* This subroutine multiplies the two 16-bit register variables 
                                 ;* mp16uH:mp16uL and mc16uH:mc16uL.
                                 ;* The result is placed in m16u3:m16u2:m16u1:m16u0.
                                 ;*  
                                 ;* Number of words	:14 + return
                                 ;* Number of cycles	:153 + return
                                 ;* Low registers used	:None
                                 ;* High registers used  :7 (mp16uL,mp16uH,mc16uL/m16u0,mc16uH/m16u1,m16u2,
                                 ;*                          m16u3,mcnt16u)	
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	mc16uL	=r16		;multiplicand low byte
                                 .def	mc16uH	=r17		;multiplicand high byte
                                 .def	mp16uL	=r18		;multiplier low byte
                                 .def	mp16uH	=r19		;multiplier high byte
                                 .def	m16u0	=r18		;result byte 0 (LSB)
                                 .def	m16u1	=r19		;result byte 1
                                 .def	m16u2	=r20		;result byte 2
                                 .def	m16u3	=r21		;result byte 3 (MSB)
                                 .def	mcnt16u	=r22		;loop counter
                                 
                                 ;***** Code
                                 
0000e2 2755                      mpy16u:	clr	m16u3		;clear 2 highest bytes of result
0000e3 2744                      	clr	m16u2
0000e4 e160                      	ldi	mcnt16u,16	;init loop counter
0000e5 9536                      	lsr	mp16uH
0000e6 9527                      	ror	mp16uL
                                 
0000e7 f410                      m16u_1:	brcc	noad8		;if bit 0 of multiplier set
0000e8 0f40                      	add	m16u2,mc16uL	;add multiplicand Low to byte 2 of res
0000e9 1f51                      	adc	m16u3,mc16uH	;add multiplicand high to byte 3 of res
0000ea 9557                      noad8:	ror	m16u3		;shift right result byte 3
0000eb 9547                      	ror	m16u2		;rotate right result byte 2
0000ec 9537                      	ror	m16u1		;rotate result byte 1 and multiplier High
0000ed 9527                      	ror	m16u0		;rotate result byte 0 and multiplier Low
0000ee 956a                      	dec	mcnt16u		;decrement loop counter
0000ef f7b9                      	brne	m16u_1		;if not done, loop more
0000f0 9508                         
                                 TEMP_COMPARSION:
0000f1 930f                          push    r16
0000f2 931f                          push    r17
0000f3 932f                          push    r18
0000f4 933f                          push    r19
0000f5 934f                          push    r20
0000f6 935f                          push    r21
0000f7 936f                          push    r22
0000f8 937f                          push    r23
                                 ;    
                                 ;    lds	    dd8u, SETTING_HYST
                                 ;    ldi	    dv8u, 10
                                 ;    rcall   div8u
                                 ;    
                                 ;    ;      
                                 ;    lds	    r19, SETTING_INT
                                 ;    mov	    r20, r19
                                 ;    sub	    r19, dres8u			    ; MIN = SET - HYST_INT
                                 ;    add	    r20, dres8u			    ; MAX = SET + HYST_INT
                                 ; 
                                     .DEF    temp_r_l = r16
                                     .DEF    temp_r_h = r17
                                     
                                     .DEF    min_r_trhd_l = r11
                                     .DEF    min_r_trhd_h = r10
                                     
                                     .DEF    max_r_trhd_l = r13
                                     .DEF    max_r_trhd_h = r12
                                     ;    10
0000f9 9100 0069                     lds	    mc16uL, TEMP_L		    // r16
0000fb 9110 006a                     lds	    mc16uH, TEMP_H		    // r17
0000fd e02a                          ldi	    mp16uL, LOW(10)
0000fe e030                          ldi	    mp16uH, HIGH(10)
0000ff dfe2                          rcall   mpy16u
000100 2f02                          mov	    temp_r_l, m16u0			    ; L
000101 2f13                          mov	    temp_r_h, m16u1			    ; H
                                     ;   
000102 9120 006b                     lds	    r18, TEMP_F
000104 2733                          clr	    r19
000105 0f02                          add	    temp_r_l, r18
000106 1f13                          adc	    temp_r_h, r19
000107 9310 0071                     sts	    SRAM_TEMP_2, temp_r_h
000109 9300 0072                     sts	    SRAM_TEMP_3, temp_r_l
                                     
                                     ;     
00010b 9140 006d                     lds	    r20, SETTING_TEMP_L
00010d 9150 006c                     lds	    r21, SETTING_TEMP_H
00010f 9160 006e                     lds	    r22, SETTING_HYST
000111 934f                          push    r20
000112 935f                          push    r21
000113 2777                          clr	    r23
000114 1b46                          sub	    r20, r22
000115 0b57                          sbc	    r21, r23
000116 2eb4                          mov	    min_r_trhd_l, r20
000117 2ea5                          mov	    min_r_trhd_h, r21
000118 915f                          pop	    r21
000119 914f                          pop	    r20
00011a 2777                          clr	    r23
00011b 0f46                          add	    r20, r22
00011c 1f57                          adc	    r21, r23
00011d 2ed4                          mov	    max_r_trhd_l, r20
00011e 2ec5                          mov	    max_r_trhd_h, r21
                                     
                                     ;   
00011f f00e                          brts    _NEGATE_TEMP
000120 c004                          rjmp    _CHECK_MODE
                                 _NEGATE_TEMP:
000121 9500                          com	    temp_r_l
000122 9510                          com	    temp_r_h
000123 5f0f                          subi    temp_r_l, low(-1)
000124 4f1f                          sbci    temp_r_h, high(-1)
                                     
                                 _CHECK_MODE:
                                     ;   
000125 9140 006f                     lds	    r20, SETTING_MODE
000127 2344                          tst	    r20
000128 f401                          brne    _HEATING_MODE
                                 
                                 ;    
                                 ;    tst	    r21
                                 ;    brne    _HEATING_MODE
                                 ;    rjmp    _COMPARSION_EXIT    
                                 ;    
                                 _HEATING_MODE:
                                     ;   
000129 16b0                          cp	    min_r_trhd_l, temp_r_l
00012a 06a1                          cpc	    min_r_trhd_h, temp_r_h
00012b f424                          brge    _HEATING_ON			    ; TEMP <= MIN
                                     ;   
00012c 150d                          cp	    temp_r_l, max_r_trhd_l
00012d 051c                          cpc	    temp_r_h, max_r_trhd_h
00012e f41c                          brge    _HEATING_OFF		    ; TEMP >= TOP
00012f c003                          rjmp    _COMPARSION_EXIT
                                 _HEATING_ON:
000130 9a90                          relay_on
000131 c001                          rjmp    _COMPARSION_EXIT
                                 _HEATING_OFF:
000132 9890                          relay_off
                                 _COMPARSION_EXIT:
000133 917f                          pop	    r23
000134 916f                          pop	    r22
000135 915f                          pop	    r21
000136 914f                          pop	    r20
000137 913f                          pop	    r19
000138 912f                          pop	    r18
000139 911f                          pop	    r17
00013a 910f                          pop	    r16
00013b 9508                          ret
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_UPD:
00013c 931f                          push    r17
00013d d065                          rcall   TEMP_CONV
00013e e05c
00013f e334
000140 ef4d
000141 d119                          DELAY24 500000
000142 e05c
000143 e334
000144 ef4d
000145 d115                          DELAY24 500000
000146 d012                          rcall   TEMP_RD
                                     
                                     ;    
000147 9110 0069                     lds	    r17, TEMP_L
000149 2f81                          mov	    DISP_NUM_L, r17
00014a 9110 006a                     lds	    r17, TEMP_H
00014c 2f91                          mov	    DISP_NUM_H, r17
00014d 911f                          pop	    r17
00014e 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 RD_F_CODE:
00014f 930f                          push	r16
                                     
000150 d076                          rcall	OW_PRESENCE
000151 e303                          ldi		r16, DS18B20_CMD_READROM
000152 2e80                          mov		OW_CMD_r, r16
000153 d088                          rcall	OW_SEND_BYTE
                                         
000154 e7a0                          ldi		XL, LOW(DEVICE_FAMILY_CODE)
000155 e0b0                          ldi		XH, HIGH(DEVICE_FAMILY_CODE)
000156 d0a6                          rcall	OW_RD_BYTE
                                     
000157 910f                          pop		r16
000158 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_RD:
000159 930f                          push	r16
00015a 931f                          push	r17
00015b 932f                          push	r18
00015c 933f                          push	r19
00015d 934f                          push	r20
                                 ;    cli
                                     
00015e d068                          rcall	OW_PRESENCE
00015f ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
000160 2e80                          mov		OW_CMD_r, r16
000161 d07a                          rcall	OW_SEND_BYTE
                                     
000162 eb0e                          ldi		r16, DS18B20_CMD_RSCRATCHPAD
000163 2e80                          mov		OW_CMD_r, r16
000164 d077                          rcall	OW_SEND_BYTE
                                     
000165 e6a9                          ldi		XL, LOW(TEMP_L)
000166 e0b0                          ldi		XH, HIGH(TEMP_L)
000167 d095                          rcall	OW_RD_BYTE
                                     
000168 e6aa                          ldi		XL, LOW(TEMP_H)
000169 e0b0                          ldi		XH, HIGH(TEMP_H)
00016a d092                          rcall	OW_RD_BYTE
                                     
00016b 9110 0069                     lds		r17, TEMP_L
00016d 9120 006a                     lds		r18, TEMP_H
                                     
00016f 932f                          push	r18
000170 7f28                          cbr		r18, (1<<0) | (1<<1) | (1<<2)	;      (    TEMP_H)
000171 3f28                          cpi		r18, 0xf8			;     
000172 f011                          breq	_TEMP_RD_TO_UNSIGNED		;       
000173 94e8                          clt
000174 c009                          rjmp	_TEMP_RD_CONTINUE		;         (  16)
                                 
                                 _TEMP_RD_TO_UNSIGNED:
000175 912f                          pop		r18
000176 9468                          set
000177 9510                          com	r17
000178 9520                          com	r18
000179 e031                          ldi	    r19, 1
00017a 0f13                          add	    r17, r19
00017b e030                          ldi	    r19, 0
00017c 1f23                          adc	    r18, r19
00017d c001                          rjmp    PC+2
                                     
                                 _TEMP_RD_CONTINUE:			    ;  =    / 16 (  4)
00017e 912f                          pop		r18
00017f 9526                          lsr r18
000180 9517                          ror r17
000181 9526                          lsr r18
000182 9517                          ror r17
000183 9526                          lsr r18
000184 9517                          ror r17
000185 9526                          lsr r18
000186 9517                          ror r17
                                 _TEMP_RD_END: 
000187 9130 0069                     lds	    r19, TEMP_L
000189 f40e                          brtc    PC+2
00018a 9531                          neg	    r19				    ;      
                                     
                                     ;       : 
                                     ; ((n<<3) + (n<<1))>>4  (n*10)/16
00018b 2f43                          mov	    r20, r19
00018c 703f                          andi    r19, 0x0f
00018d 2f43                          mov	    r20, r19
00018e 0f33                          lsl	    r19
00018f 0f33                          lsl	    r19
000190 0f33                          lsl	    r19
                                     
000191 0f44                          lsl	    r20
                                     
000192 0f34                          add	    r19, r20
                                     
000193 9536                          lsr	    r19
000194 9536                          lsr	    r19
000195 9536                          lsr	    r19
000196 9536                          lsr	    r19
                                     
                                     ;  
000197 9310 0069                     sts		TEMP_L, r17
000199 9320 006a                     sts		TEMP_H, r18
00019b 9330 006b                     sts		TEMP_F, r19
                                     
                                 ;    sei
00019d 914f                          pop		r20
00019e 913f                          pop		r19
00019f 912f                          pop		r18
0001a0 911f                          pop		r17
0001a1 910f                          pop		r16
0001a2 9508                          ret
                                 ;    
                                 TEMP_CONV:
0001a3 930f                          push	r16
                                 ;    cli
                                     
0001a4 d022                          rcall	OW_PRESENCE
0001a5 ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
0001a6 2e80                          mov		OW_CMD_r, r16
0001a7 d034                          rcall	OW_SEND_BYTE
                                     
0001a8 e404                          ldi		r16, DS18B20_CMD_CONVERTTEMP
0001a9 2e80                          mov		OW_CMD_r, r16
0001aa d031                          rcall	OW_SEND_BYTE
                                     
                                 ;    sei
0001ab 910f                          pop		r16
0001ac 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":     ">
                                 ; ****      *************************
                                 USI_TRANSMIT:
0001ad 930f                          push      r16
0001ae b80f                          out       USIDR, r0            ;        r0.     USIDR.
                                 
                                   ; Enable USI Overflow Interrupt Flag (will be 0 if transfer is not compeleted)
0001af e400                          ldi       TEMP_REG_A, (1<<USIOIF)      
0001b0 b90e                          out       USISR, TEMP_REG_A
                                   
                                   ; Load settings of USI into temp register
                                   ; This will setup USI to Three-wire mode, Software clock strobe (USITC) 
                                   ; with External, positive edge and toggle USCK
                                   ;
                                   ; USIWM0 <--------------> USI Wire Mode
                                   ; USICS1 <--------------> USI Clock Source Select
                                   ; USICLK <--------------> USI Clock Strobe
                                   ; USITC  <--------------> USI Toggle Clock (Enable clock generation)      
0001b1 e10b                          ldi       TEMP_REG_A, (1<<USIWM0) | (1<<USICS1) | (1<<USICLK) | (1<<USITC)
                                   
                                 _USI_TRANSMIT_LOOP:             ; Execute loop when USIOIF is 0
0001b2 b90d                          out       USICR, TEMP_REG_A   ; Load settings from temp register into USI Control Register
0001b3 9b76                          sbis      USISR, USIOIF       ; If transfer is comleted then move out of loop
0001b4 cffd                          rjmp      _USI_TRANSMIT_LOOP
                                 
                                   ; Send pulse into LATCH pin. 
                                   ; This will copy byte from 74hc595 shift register into 74hc595 storage register
0001b5 9ac0                          sbi      PORTB, USI_LATCH_PIN
0001b6 98c0                          cbi      PORTB, USI_LATCH_PIN
0001b7 910f                          pop      r16
0001b8 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 SW_CHECK_PROCESS:
0001b9 930f                          push    r16
0001ba d08c                          rcall   DEBOUNCE_SW
0001bb 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
0001bc 9601                          adiw    DISP_NUM_L, 1
                                 
0001bd 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
0001be 9701                          sbiw    DISP_NUM_L, 1
                                     
0001bf 9bb4                          sbis    SW_PIN, SW_SET_PIN
0001c0 c001                          rjmp    _INTO_DEFAULT_STATE
0001c1 c003                          rjmp    _SW_CHECK_PROCESS_END
                                     
                                 _INTO_DEFAULT_STATE:
0001c2 e000                          ldi	    r16, MCU_STATE_DEFAULT
0001c3 9300 0060                     sts	    MCU_STATE, r16
                                 _SW_CHECK_PROCESS_END:
0001c5 910f                          pop	    r16
0001c6 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  1-Wire">
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 ; ****    ******************************
                                 OW_PRESENCE:
0001c7 94f8                          cli
0001c8 9ab9                          ow_pull
0001c9 e033
0001ca eb4e
0001cb d08b                          DELAY16	480
0001cc 98b9                          ow_release
0001cd e030
0001ce e84a
0001cf d087                          DELAY16	70
0001d0 d005                          rcall	OW_CHECK_PRESENCE
0001d1 e033
0001d2 e342
0001d3 d083                          DELAY16	410
0001d4 9478                          sei
0001d5 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:   ">
                                 ; ****    *******************************
                                 ;     ,    OWPRF     
                                 ;
                                 OW_CHECK_PRESENCE:
0001d6 9bb1                          sbis    OW_PIN, OW_LINE
0001d7 6071                          sbr	    OWFR, (1<<OWPRF)
0001d8 c002                          rjmp    _EXIT
0001d9 99b1                          sbic    OW_PIN, OW_LINE
0001da 7f7e                          cbr	    OWFR, (1<<OWPRF)
                                 _EXIT:
0001db 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_SEND_BYTE:
0001dc 930f                          push    r16
0001dd 931f                          push    r17    
0001de 2d08                          mov	    r16, OW_CMD_r
0001df e018                          ldi	    r17, 8
                                 _OW_SEND_BYTE_LOOP:
0001e0 9506                          lsr	    r16
0001e1 f408                          brcc    _OW_SEND_0
0001e2 f058                          brcs    _OW_SEND_1
                                 _OW_SEND_0:
0001e3 94f8                          cli
0001e4 9ab9                          ow_pull
0001e5 e030
0001e6 e746
0001e7 d06f                          DELAY16 60
0001e8 98b9                          ow_release
0001e9 e030
0001ea e142
0001eb d06b                          DELAY16 10
0001ec 9478                          sei
0001ed c00a                          rjmp    _OW_SEND_BYTE_END
                                 _OW_SEND_1:
0001ee 94f8                          cli
0001ef 9ab9                          ow_pull
0001f0 e030
0001f1 e04a
0001f2 d064                          DELAY16 6
0001f3 98b9                          ow_release
0001f4 e030
0001f5 e74e
0001f6 d060                          DELAY16 64
0001f7 9478                          sei
                                 _OW_SEND_BYTE_END:
0001f8 951a                          dec	    r17
0001f9 f731                          brne    _OW_SEND_BYTE_LOOP
0001fa 911f                          pop	    r17
0001fb 910f                          pop	    r16
0001fc 9508                          ret
                                 //</editor-fold>
                                         
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_RD_BYTE:
0001fd 930f                          push    r16
0001fe 931f                          push    r17
0001ff 2700                          clr	    r16
000200 e018                          ldi	    r17, 8
000201 94f8                          cli
                                 _OW_RD_BYTE_LP:
000202 9506                          lsr	    r16
000203 9ab9                          ow_pull
000204 e030
000205 e04a
000206 d050                          DELAY16	6
000207 98b9                          ow_release
000208 e030
000209 e140
00020a d04c                          DELAY16	9
00020b 99b1                          sbic    OW_PIN, OW_LINE
00020c 6800                          sbr	    r16, (1<<7)
00020d e030
00020e e64c
00020f d047                          DELAY16	55
000210 951a                          dec	    r17
000211 f781                          brne    _OW_RD_BYTE_LP
000212 930c                          st	    X, r16
000213 9478                          sei
000214 911f                          pop	    r17
000215 910f                          pop	    r16
000216 9508                          ret
                                 //</editor-fold>
                                 
                                 
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    SRAM  ">
                                 ; ****    16-   *********************
                                 ; :         SRAM
                                 ;                
                                 DISPLAY_UPD_DIGITS:
000217 94f8                          cli
000218 935f                          push  r21
000219 e054                          ldi   r21,    4                     ; (4  ) .   
                                   
                                   ;   (     )
00021a e6a3                          ldi   XL, LOW(DIGITS)
00021b e0b0                          ldi   XH, HIGH(DIGITS)
                                 
                                     .equ  dividend      = SRAM_TEMP_1   ;    
                                     .equ  divisor       = 10            ;   
                                 
                                   ;        SRAM 
00021c 9380 0061                     sts   dividend,     DISP_NUM_L
00021e 9390 0062                     sts   dividend+1,   DISP_NUM_H
                                 
                                   ;       
                                 DIV_LOOP:
                                     ;   
000220 9100 0061                     lds   dd16uL, dividend
000222 9110 0062                     lds   dd16uH, dividend+1
000224 e02a                          ldi   dv16uL, LOW(divisor)
000225 e030                          ldi   dv16uH, HIGH(divisor)
                                     
000226 de9a                          rcall div16u                      ; 
                                 
000227 92ed                          st   X+,    drem16uL              ;         
                                 
                                     ;  
000228 9300 0061                     sts  dividend,   dres16uL
00022a 9310 0062                     sts  dividend+1, dres16uH
                                 
00022c 955a                          dec   r21                         ;   
00022d f791                          brne  DIV_LOOP                    ;      0
00022e 915f                          pop   r21
00022f 9478                          sei
000230 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 ; ****      R0 ***********************
                                 DISPLAY_DECODER:
000231 930f                          push     r16
000232 931f                          push     r17
000233 eee0                          ldi	     ZL, LOW(2*DISPLAY_SYMBOLS)
000234 e0f4                          ldi	     ZH, HIGH(2*DISPLAY_SYMBOLS)
                                 
000235 2711                          clr      TEMP_REG_B
000236 0fe0                          add      ZL, TEMP_REG_A
000237 1ff1                          adc      ZH, TEMP_REG_B
                                 
000238 9004                          lpm      r0, Z
000239 911f                          pop      r17
00023a 910f                          pop      r16
00023b 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_SHORT:
00023c 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
00023d d022                          rcall   DELAY
00023e 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
00023f 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_LONG:
000240 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
000241 d01e                          rcall   DELAY
000242 d01d                          rcall   DELAY
000243 d01c                          rcall   DELAY
000244 d01b                          rcall   DELAY
000245 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
000246 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 DEBOUNCE_SW:
000247 930f                          push    r16
000248 931f                          push    r17
000249 932f                          push    r18
                                 
00024a e02a                          ldi	    r18, 10
                                 _loop_2:
00024b ef1f                          ldi     r17, 255
                                 _loop_0:
00024c ef0f                          ldi     r16, 255
                                 _dec_0:
00024d 950a                          dec     r16
00024e f7f1                          brne    _dec_0
                                 _loop_1:
00024f 951a                          dec     r17
000250 f7d9                          brne    _loop_0
                                 _loop_3:
000251 952a                          dec	    r18
000252 f7c1                          brne    _loop_2
                                 
000253 912f                          pop	    r18
000254 911f                          pop	    r17
000255 910f                          pop	    r16
000256 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  (16  )">
                                 DELAY_LOOP_16:
000257 5041                          subi DELAY_8_r, 1
000258 4030                          sbci DELAY_16_r, 0
000259 f7e8                          brcc DELAY_LOOP_16
00025a 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  (24  )">
                                 DELAY_LOOP_24:
00025b 5041                          subi DELAY_8_r, 1
00025c 4030                          sbci DELAY_16_r, 0
00025d 4050                          sbci DELAY_24_r, 0
00025e f7e0                          brcc DELAY_LOOP_24
00025f 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=": ">
                                 DELAY:
000260 930f                          push    r16
000261 931f                          push    r17
000262 932f                          push    r18
                                 
000263 e026                          ldi	    r18, 6
                                 _DELAY_0:
000264 ef0f                          ldi     r16, 255
                                 _DELAY_1:
000265 ef1f                          ldi     r17, 255   
                                 _DELAY_2:
000266 951a                          dec     r17         
000267 f7f1                          brne    _DELAY_2    
                                 
000268 950a                          dec     r16
000269 f7d9                          brne    _DELAY_1    
00026a 952a                          dec	    r18
00026b f7c1                          brne    _DELAY_0
                                 
00026c 912f                          pop	    r18
00026d 911f                          pop     r17
00026e 910f                          pop     r16
00026f 9508                          ret  //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  ">
                                 DISPLAY_SYMBOLS:
                                       ; HGFEDCBA    HGFEDCBA
000270 f9c0                          .DB 0b11000000, 0b11111001          ; 0, 1
000271 b0a4                          .DB 0b10100100, 0b10110000          ; 2, 3
000272 9299                          .DB 0b10011001, 0b10010010          ; 4, 5
000273 f882                          .DB 0b10000010, 0b11111000          ; 6, 7
000274 9080                          .DB 0b10000000, 0b10010000          ; 8, 9
000275 bf9c                          .DB 0b10011100, 0b10111111          ; , -//</editor-fold>
                                 
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" EEPROM">
                                 ; ****  EEPROM ********************************************
                                 ; .ESEG
                                 ; INFO:       .DB "AVR Thermostat. Written by Sergey Yarkov 22.01.2023"
                                 ;</editor-fold>


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   2 y  :   0 z  :   1 r0 :   4 r1 :   2 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   6 r9 :   0 r10:   2 r11:   2 r12:   2 
r13:   2 r14:   5 r15:  10 r16: 120 r17:  60 r18:  40 r19:  49 r20:  48 
r21:  23 r22:   7 r23:   8 r24:   5 r25:   3 r26:   4 r27:   4 r28:   0 
r29:   0 r30:   2 r31:   2 
Registers used: 25 out of 35 (71.4%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   6 add   :   8 adiw  :   1 and   :   0 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   6 brcs  :   1 break :   0 breq  :   4 brge  :   3 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  21 brpl  :   0 brsh  :   0 brtc  :   1 brts  :   2 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :  24 cbr   :   3 clc   :   2 
clh   :   0 cli   :   5 cln   :   0 clr   :  11 cls   :   0 clt   :   1 
clv   :   0 clz   :   0 com   :   4 cp    :   2 cpc   :   2 cpi   :  11 
cpse  :   0 dec   :  12 eor   :   0 icall :   0 ijmp  :   0 in    :   2 
inc   :   1 ld    :   0 ldd   :   0 ldi   :  83 lds   :  24 lpm   :   2 
lsl   :   4 lsr   :  11 mov   :  18 movw  :   0 neg   :   1 nop   :   0 
or    :   1 ori   :   0 out   :  15 pop   :  43 push  :  42 rcall :  50 
ret   :  22 reti  :   3 rjmp  :  26 rol   :   6 ror   :   9 sbc   :   2 
sbci  :   4 sbi   :  13 sbic  :   3 sbis  :   5 sbiw  :   1 sbr   :   2 
sbrc  :   0 sbrs  :   0 sec   :   2 seh   :   0 sei   :   5 sen   :   0 
ser   :   0 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   2 std   :   0 sts   :  23 sub   :   5 subi  :   3 
swap  :   0 tst   :   2 wdr   :   0 
Instructions used: 56 out of 105 (53.3%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004ec   1226     12   1238    2048  60.4%
[.dseg] 0x000060 0x000073      0     19     19     128  14.8%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 21 warnings
