#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("a_0_address0", 7, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("a_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("a_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("a_0_address1", 7, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_0_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_1_address0", 7, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("a_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("a_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("a_1_address1", 7, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_1_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_2_address0", 7, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("a_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("a_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("a_2_address1", 7, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_2_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_2_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_3_address0", 7, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("a_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("a_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("a_3_address1", 7, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_3_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_3_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_4_address0", 7, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("a_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("a_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("a_4_address1", 7, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_4_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_4_q1", 32, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_5_address0", 7, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("a_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("a_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("a_5_address1", 7, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_5_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_5_q1", 32, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_6_address0", 7, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("a_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("a_6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("a_6_address1", 7, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_6_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_6_q1", 32, hls_in, 6, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_7_address0", 7, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("a_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("a_7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("a_7_address1", 7, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_7_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_7_q1", 32, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_8_address0", 7, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("a_8_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("a_8_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("a_8_address1", 7, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_8_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_8_q1", 32, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_9_address0", 7, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("a_9_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("a_9_q0", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("a_9_address1", 7, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_9_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_9_q1", 32, hls_in, 9, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_10_address0", 7, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("a_10_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("a_10_q0", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("a_10_address1", 7, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_10_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_10_q1", 32, hls_in, 10, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_11_address0", 7, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("a_11_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("a_11_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("a_11_address1", 7, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_11_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_11_q1", 32, hls_in, 11, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_12_address0", 7, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("a_12_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("a_12_q0", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("a_12_address1", 7, hls_out, 12, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_12_ce1", 1, hls_out, 12, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_12_q1", 32, hls_in, 12, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_13_address0", 7, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("a_13_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("a_13_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("a_13_address1", 7, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_13_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_13_q1", 32, hls_in, 13, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_14_address0", 7, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("a_14_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("a_14_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("a_14_address1", 7, hls_out, 14, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_14_ce1", 1, hls_out, 14, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_14_q1", 32, hls_in, 14, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_15_address0", 7, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("a_15_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("a_15_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("a_15_address1", 7, hls_out, 15, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_15_ce1", 1, hls_out, 15, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_15_q1", 32, hls_in, 15, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_16_address0", 7, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("a_16_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("a_16_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("a_16_address1", 7, hls_out, 16, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_16_ce1", 1, hls_out, 16, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_16_q1", 32, hls_in, 16, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_0_address0", 7, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("b_0_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("b_0_q0", 32, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("b_0_address1", 7, hls_out, 17, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_0_ce1", 1, hls_out, 17, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_0_q1", 32, hls_in, 17, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_1_address0", 7, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("b_1_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("b_1_q0", 32, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("b_1_address1", 7, hls_out, 18, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_1_ce1", 1, hls_out, 18, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_1_q1", 32, hls_in, 18, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_2_address0", 7, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("b_2_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("b_2_q0", 32, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("b_2_address1", 7, hls_out, 19, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_2_ce1", 1, hls_out, 19, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_2_q1", 32, hls_in, 19, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_3_address0", 7, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("b_3_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("b_3_q0", 32, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("b_3_address1", 7, hls_out, 20, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_3_ce1", 1, hls_out, 20, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_3_q1", 32, hls_in, 20, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_4_address0", 7, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("b_4_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("b_4_q0", 32, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("b_4_address1", 7, hls_out, 21, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_4_ce1", 1, hls_out, 21, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_4_q1", 32, hls_in, 21, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_5_address0", 7, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("b_5_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("b_5_q0", 32, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("b_5_address1", 7, hls_out, 22, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_5_ce1", 1, hls_out, 22, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_5_q1", 32, hls_in, 22, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_6_address0", 7, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("b_6_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("b_6_q0", 32, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("b_6_address1", 7, hls_out, 23, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_6_ce1", 1, hls_out, 23, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_6_q1", 32, hls_in, 23, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_7_address0", 7, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("b_7_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("b_7_q0", 32, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("b_7_address1", 7, hls_out, 24, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_7_ce1", 1, hls_out, 24, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_7_q1", 32, hls_in, 24, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_8_address0", 7, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("b_8_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("b_8_q0", 32, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("b_8_address1", 7, hls_out, 25, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_8_ce1", 1, hls_out, 25, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_8_q1", 32, hls_in, 25, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_9_address0", 7, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("b_9_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("b_9_q0", 32, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("b_9_address1", 7, hls_out, 26, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_9_ce1", 1, hls_out, 26, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_9_q1", 32, hls_in, 26, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_10_address0", 7, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("b_10_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("b_10_q0", 32, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("b_10_address1", 7, hls_out, 27, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_10_ce1", 1, hls_out, 27, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_10_q1", 32, hls_in, 27, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_11_address0", 7, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("b_11_ce0", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("b_11_q0", 32, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("b_11_address1", 7, hls_out, 28, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_11_ce1", 1, hls_out, 28, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_11_q1", 32, hls_in, 28, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_12_address0", 7, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("b_12_ce0", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("b_12_q0", 32, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("b_12_address1", 7, hls_out, 29, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_12_ce1", 1, hls_out, 29, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_12_q1", 32, hls_in, 29, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_13_address0", 7, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("b_13_ce0", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("b_13_q0", 32, hls_in, 30, "ap_memory", "mem_dout", 1),
	Port_Property("b_13_address1", 7, hls_out, 30, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_13_ce1", 1, hls_out, 30, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_13_q1", 32, hls_in, 30, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_14_address0", 7, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("b_14_ce0", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("b_14_q0", 32, hls_in, 31, "ap_memory", "mem_dout", 1),
	Port_Property("b_14_address1", 7, hls_out, 31, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_14_ce1", 1, hls_out, 31, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_14_q1", 32, hls_in, 31, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_15_address0", 7, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("b_15_ce0", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("b_15_q0", 32, hls_in, 32, "ap_memory", "mem_dout", 1),
	Port_Property("b_15_address1", 7, hls_out, 32, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_15_ce1", 1, hls_out, 32, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_15_q1", 32, hls_in, 32, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("b_16_address0", 7, hls_out, 33, "ap_memory", "mem_address", 1),
	Port_Property("b_16_ce0", 1, hls_out, 33, "ap_memory", "mem_ce", 1),
	Port_Property("b_16_q0", 32, hls_in, 33, "ap_memory", "mem_dout", 1),
	Port_Property("b_16_address1", 7, hls_out, 33, "ap_memory", "MemPortADDR2", 1),
	Port_Property("b_16_ce1", 1, hls_out, 33, "ap_memory", "MemPortCE2", 1),
	Port_Property("b_16_q1", 32, hls_in, 33, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("out_r_address0", 11, hls_out, 34, "ap_memory", "mem_address", 1),
	Port_Property("out_r_ce0", 1, hls_out, 34, "ap_memory", "mem_ce", 1),
	Port_Property("out_r_we0", 1, hls_out, 34, "ap_memory", "mem_we", 1),
	Port_Property("out_r_d0", 32, hls_out, 34, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "mmult_hw";
