<map id="TargetIntrinsicInfo.h" name="TargetIntrinsicInfo.h">
<area shape="rect" id="node2" href="$SelectionDAG_8cpp.html" title="SelectionDAG.cpp" alt="" coords="1581,80,1719,107"/>
<area shape="rect" id="node3" href="$SelectionDAGBuilder_8cpp.html" title="SelectionDAGBuilder.cpp" alt="" coords="1743,80,1923,107"/>
<area shape="rect" id="node4" href="$SelectionDAGDumper_8cpp.html" title="SelectionDAGDumper.cpp" alt="" coords="1947,80,2135,107"/>
<area shape="rect" id="node5" href="$SelectionDAGISel_8cpp.html" title="SelectionDAGISel.cpp" alt="" coords="2159,80,2319,107"/>
<area shape="rect" id="node6" href="$NVPTXISelDAGToDAG_8cpp.html" title="NVPTXISelDAGToDAG.cpp" alt="" coords="2344,80,2529,107"/>
<area shape="rect" id="node7" href="$AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="2553,80,2717,107"/>
<area shape="rect" id="node44" href="$TargetIntrinsicInfo_8cpp.html" title="TargetIntrinsicInfo.cpp" alt="" coords="2742,80,2902,107"/>
<area shape="rect" id="node8" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3032,155,3188,181"/>
<area shape="rect" id="node10" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="710,229,894,256"/>
<area shape="rect" id="node20" href="$AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="918,229,1097,256"/>
<area shape="rect" id="node22" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="1121,229,1307,256"/>
<area shape="rect" id="node30" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="5669,229,5829,256"/>
<area shape="rect" id="node37" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="5853,229,5993,256"/>
<area shape="rect" id="node9" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="2644,229,2821,256"/>
<area shape="rect" id="node16" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2152,304,2284,331"/>
<area shape="rect" id="node21" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="2897,229,3099,256"/>
<area shape="rect" id="node23" href="$AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="3123,229,3323,256"/>
<area shape="rect" id="node24" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3347,229,3518,256"/>
<area shape="rect" id="node25" href="$AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="3542,229,3731,256"/>
<area shape="rect" id="node26" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="3756,229,3949,256"/>
<area shape="rect" id="node27" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="3973,229,4177,256"/>
<area shape="rect" id="node28" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="4201,229,4405,256"/>
<area shape="rect" id="node29" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="4429,229,4639,256"/>
<area shape="rect" id="node31" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="4663,229,4861,256"/>
<area shape="rect" id="node32" href="$R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="4885,229,5122,256"/>
<area shape="rect" id="node33" href="$R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="5147,229,5292,256"/>
<area shape="rect" id="node34" href="$SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="5317,229,5471,256"/>
<area shape="rect" id="node35" href="$SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="5495,229,5645,256"/>
<area shape="rect" id="node36" href="$SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1331,229,1462,256"/>
<area shape="rect" id="node38" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1486,229,1657,256"/>
<area shape="rect" id="node39" href="$SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="1681,229,1833,256"/>
<area shape="rect" id="node40" href="$SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="1857,229,2048,256"/>
<area shape="rect" id="node41" href="$SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="2072,229,2263,256"/>
<area shape="rect" id="node42" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2287,229,2421,256"/>
<area shape="rect" id="node43" href="$SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="2445,229,2620,256"/>
<area shape="rect" id="node11" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="993,304,1152,331"/>
<area shape="rect" id="node12" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="1177,304,1363,331"/>
<area shape="rect" id="node13" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="1387,304,1569,331"/>
<area shape="rect" id="node14" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="5,304,204,331"/>
<area shape="rect" id="node15" href="$AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="229,304,461,331"/>
<area shape="rect" id="node17" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="485,304,639,331"/>
<area shape="rect" id="node18" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="663,304,775,331"/>
<area shape="rect" id="node19" href="$AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="800,304,969,331"/>
</map>
