5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd cond1.vcd -o cond1.cdd -v cond1.v
3 0 $root $root NA 0 0
3 0 main main cond1.v 1 30
2 1 7 130013 3 1 c 0 0 d
2 2 7 f000f 3 1 c 0 0 c
2 3 7 b000f 5 1a 2018c 1 2 1 2 1102
2 4 7 b000b 3 1 c 0 0 b
2 5 7 b0013 5 19 203cc 3 4 1 2 1102
2 6 7 70007 0 1 400 0 0 a
2 7 7 70013 5 35 f00e 5 6
1 a 3 30008 1 0 0 0 1 1 1102
1 b 4 30008 1 0 0 0 1 1 1102
1 c 5 30008 1 0 0 0 1 1 1102
1 d 5 3000b 1 0 0 0 1 1 1102
4 7 7 7
