digraph "CFG for '_Z10scanKernelPjS_m' function" {
	label="CFG for '_Z10scanKernelPjS_m' function";

	Node0x4bf95c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = shl i32 %4, 3\l  %7 = shl nuw nsw i32 %5, 1\l  %8 = add i32 %6, %7\l  %9 = or i32 %8, 1\l  %10 = sext i32 %9 to i64\l  %11 = icmp ult i64 %10, %2\l  br i1 %11, label %12, label %20\l|{<s0>T|<s1>F}}"];
	Node0x4bf95c0:s0 -> Node0x4bf97a0;
	Node0x4bf95c0:s1 -> Node0x4bfafd0;
	Node0x4bf97a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%12:\l12:                                               \l  %13 = sext i32 %8 to i64\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %13\l  %15 = load i32, i32 addrspace(1)* %14, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %16 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %8\l  store i32 %15, i32 addrspace(3)* %16, align 8, !tbaa !5\l  %17 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %10\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %19 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %9\l  store i32 %18, i32 addrspace(3)* %19, align 4, !tbaa !5\l  br label %20\l}"];
	Node0x4bf97a0 -> Node0x4bfafd0;
	Node0x4bfafd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%20:\l20:                                               \l  %21 = add nuw nsw i32 %7, 1\l  %22 = add nsw i32 %6, -1\l  %23 = add nuw nsw i32 %7, 2\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %24 = icmp ult i32 %5, 4\l  br i1 %24, label %25, label %33\l|{<s0>T|<s1>F}}"];
	Node0x4bfafd0:s0 -> Node0x4bfcc30;
	Node0x4bfafd0:s1 -> Node0x4bfcc80;
	Node0x4bfcc30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%25:\l25:                                               \l  %26 = add i32 %6, %7\l  %27 = add i32 %22, %23\l  %28 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %26\l  %29 = load i32, i32 addrspace(3)* %28, align 8, !tbaa !5\l  %30 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %27\l  %31 = load i32, i32 addrspace(3)* %30, align 4, !tbaa !5\l  %32 = add i32 %31, %29\l  store i32 %32, i32 addrspace(3)* %30, align 4, !tbaa !5\l  br label %33\l}"];
	Node0x4bfcc30 -> Node0x4bfcc80;
	Node0x4bfcc80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %34 = icmp ult i32 %5, 2\l  br i1 %34, label %35, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4bfcc80:s0 -> Node0x4bfd620;
	Node0x4bfcc80:s1 -> Node0x4bfd670;
	Node0x4bfd620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%35:\l35:                                               \l  %36 = shl nuw nsw i32 %21, 1\l  %37 = add i32 %22, %36\l  %38 = shl nuw nsw i32 %23, 1\l  %39 = add i32 %22, %38\l  %40 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %37\l  %41 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !5\l  %42 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %39\l  %43 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5\l  %44 = add i32 %43, %41\l  store i32 %44, i32 addrspace(3)* %42, align 4, !tbaa !5\l  br label %45\l}"];
	Node0x4bfd620 -> Node0x4bfd670;
	Node0x4bfd670 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %46 = icmp eq i32 %5, 0\l  br i1 %46, label %47, label %57\l|{<s0>T|<s1>F}}"];
	Node0x4bfd670:s0 -> Node0x4bfdfa0;
	Node0x4bfd670:s1 -> Node0x4bfdff0;
	Node0x4bfdfa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%47:\l47:                                               \l  %48 = shl nuw nsw i32 %21, 2\l  %49 = add i32 %22, %48\l  %50 = shl nuw nsw i32 %23, 2\l  %51 = add i32 %22, %50\l  %52 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %49\l  %53 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !5\l  %54 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %51\l  %55 = load i32, i32 addrspace(3)* %54, align 4, !tbaa !5\l  %56 = add i32 %55, %53\l  store i32 %56, i32 addrspace(3)* %54, align 4, !tbaa !5\l  br label %57\l}"];
	Node0x4bfdfa0 -> Node0x4bfdff0;
	Node0x4bfdff0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%57:\l57:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %58 = icmp eq i32 %5, 0\l  br i1 %58, label %59, label %62\l|{<s0>T|<s1>F}}"];
	Node0x4bfdff0:s0 -> Node0x4bfe920;
	Node0x4bfdff0:s1 -> Node0x4bfe970;
	Node0x4bfe920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%59:\l59:                                               \l  %60 = add nuw nsw i32 %6, 7\l  %61 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %60\l  store i32 0, i32 addrspace(3)* %61, align 4, !tbaa !5\l  br label %62\l}"];
	Node0x4bfe920 -> Node0x4bfe970;
	Node0x4bfe970 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %46, label %63, label %73\l|{<s0>T|<s1>F}}"];
	Node0x4bfe970:s0 -> Node0x4bfee60;
	Node0x4bfe970:s1 -> Node0x4bfeeb0;
	Node0x4bfee60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%63:\l63:                                               \l  %64 = shl nuw nsw i32 %21, 2\l  %65 = add i32 %22, %64\l  %66 = shl nuw nsw i32 %23, 2\l  %67 = add i32 %22, %66\l  %68 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %65\l  %69 = load i32, i32 addrspace(3)* %68, align 4, !tbaa !5\l  %70 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %67\l  %71 = load i32, i32 addrspace(3)* %70, align 4, !tbaa !5\l  store i32 %71, i32 addrspace(3)* %68, align 4, !tbaa !5\l  %72 = add i32 %71, %69\l  store i32 %72, i32 addrspace(3)* %70, align 4, !tbaa !5\l  br label %73\l}"];
	Node0x4bfee60 -> Node0x4bfeeb0;
	Node0x4bfeeb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%73:\l73:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %34, label %74, label %84\l|{<s0>T|<s1>F}}"];
	Node0x4bfeeb0:s0 -> Node0x4bff9f0;
	Node0x4bfeeb0:s1 -> Node0x4bffa40;
	Node0x4bff9f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%74:\l74:                                               \l  %75 = shl nuw nsw i32 %21, 1\l  %76 = add i32 %22, %75\l  %77 = shl nuw nsw i32 %23, 1\l  %78 = add i32 %22, %77\l  %79 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %76\l  %80 = load i32, i32 addrspace(3)* %79, align 4, !tbaa !5\l  %81 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %78\l  %82 = load i32, i32 addrspace(3)* %81, align 4, !tbaa !5\l  store i32 %82, i32 addrspace(3)* %79, align 4, !tbaa !5\l  %83 = add i32 %82, %80\l  store i32 %83, i32 addrspace(3)* %81, align 4, !tbaa !5\l  br label %84\l}"];
	Node0x4bff9f0 -> Node0x4bffa40;
	Node0x4bffa40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%84:\l84:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %24, label %85, label %93\l|{<s0>T|<s1>F}}"];
	Node0x4bffa40:s0 -> Node0x4c00370;
	Node0x4bffa40:s1 -> Node0x4c003c0;
	Node0x4c00370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%85:\l85:                                               \l  %86 = add i32 %6, %7\l  %87 = add i32 %22, %23\l  %88 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %86\l  %89 = load i32, i32 addrspace(3)* %88, align 8, !tbaa !5\l  %90 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %87\l  %91 = load i32, i32 addrspace(3)* %90, align 4, !tbaa !5\l  store i32 %91, i32 addrspace(3)* %88, align 8, !tbaa !5\l  %92 = add i32 %91, %89\l  store i32 %92, i32 addrspace(3)* %90, align 4, !tbaa !5\l  br label %93\l}"];
	Node0x4c00370 -> Node0x4c003c0;
	Node0x4c003c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%93:\l93:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %11, label %94, label %102\l|{<s0>T|<s1>F}}"];
	Node0x4c003c0:s0 -> Node0x4c00bd0;
	Node0x4c003c0:s1 -> Node0x4c00c20;
	Node0x4c00bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%94:\l94:                                               \l  %95 = sext i32 %8 to i64\l  %96 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %8\l  %97 = load i32, i32 addrspace(3)* %96, align 8, !tbaa !5\l  %98 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %95\l  store i32 %97, i32 addrspace(1)* %98, align 4, !tbaa !5\l  %99 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ10scanKernelPjS_mE4temp, i32 0, i32 %9\l  %100 = load i32, i32 addrspace(3)* %99, align 4, !tbaa !5\l  %101 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %10\l  store i32 %100, i32 addrspace(1)* %101, align 4, !tbaa !5\l  br label %102\l}"];
	Node0x4c00bd0 -> Node0x4c00c20;
	Node0x4c00c20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%102:\l102:                                              \l  ret void\l}"];
}
