Ultra-low-power adder stage design for exascale floating point units