create a testbench in which to instantiate the Aligner module (DUT)
create a clock generator
create an initial reset generator
start UVM test and UVM phases
create an empty environment class
create a basic test in which to instantiate the environment
create an empty register access test
