[tests."Valid-Key Valid-Cap Valid-CCapPerms::Read"]
success = true
ending_tick = 2370
aw_throughput = -nan
w_throughput = -nan
ar_throughput = 1
b_throughput = -nan
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = -nan
ar_ar_latency_mean = 70
w_w_latency_mean = -nan
b_b_latency_mean = -nan
r_r_latency_mean = 20
total_write = 0
confirmed_write = 0
exp_invalid_write = 0
perf_valid_write = 0
perf_invalid_write = 0
total_read = 1
confirmed_read = 1
exp_invalid_read = 0
perf_valid_read = 1
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Valid-Key Valid-Cap Valid-CCapPerms::Write"]
success = true
ending_tick = 2370
aw_throughput = 1
w_throughput = 1
ar_throughput = -nan
b_throughput = 1
r_throughput = -nan
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = -nan
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = -nan
total_write = 1
confirmed_write = 1
exp_invalid_write = 0
perf_valid_write = 1
perf_invalid_write = 0
total_read = 0
confirmed_read = 0
exp_invalid_read = 0
perf_valid_read = 0
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Valid-Key Valid-Cap Valid-CCapPerms::ReadWrite"]
success = true
ending_tick = 2370
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 1
confirmed_write = 1
exp_invalid_write = 0
perf_valid_write = 1
perf_invalid_write = 0
total_read = 1
confirmed_read = 1
exp_invalid_read = 0
perf_valid_read = 1
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Valid-Key Valid-Cap OOB-CCapPerms::Read"]
success = true
ending_tick = 2370
aw_throughput = -nan
w_throughput = -nan
ar_throughput = 1
b_throughput = -nan
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = -nan
ar_ar_latency_mean = 70
w_w_latency_mean = -nan
b_b_latency_mean = -nan
r_r_latency_mean = 20
total_write = 0
confirmed_write = 0
exp_invalid_write = 0
perf_valid_write = 0
perf_invalid_write = 0
total_read = 1
confirmed_read = 1
exp_invalid_read = 0
perf_valid_read = 1
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Valid-Key Valid-Cap OOB-CCapPerms::Write"]
success = true
ending_tick = 2370
aw_throughput = 1
w_throughput = 1
ar_throughput = -nan
b_throughput = 1
r_throughput = -nan
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = -nan
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = -nan
total_write = 1
confirmed_write = 1
exp_invalid_write = 0
perf_valid_write = 1
perf_invalid_write = 0
total_read = 0
confirmed_read = 0
exp_invalid_read = 0
perf_valid_read = 0
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Valid-Key Valid-Cap BadPerms"]
success = true
ending_tick = 2370
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 1
confirmed_write = 1
exp_invalid_write = 0
perf_valid_write = 1
perf_invalid_write = 0
total_read = 1
confirmed_read = 1
exp_invalid_read = 0
perf_valid_read = 1
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Valid-Key BadSig-Cap"]
success = true
ending_tick = 2370
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 1
confirmed_write = 1
exp_invalid_write = 0
perf_valid_write = 1
perf_invalid_write = 0
total_read = 1
confirmed_read = 1
exp_invalid_read = 0
perf_valid_read = 1
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Invalid-Key CCapPerms::ReadWrite"]
success = true
ending_tick = 2470
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 1
confirmed_write = 1
exp_invalid_write = 0
perf_valid_write = 1
perf_invalid_write = 0
total_read = 1
confirmed_read = 1
exp_invalid_read = 0
perf_valid_read = 1
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 CCapPerms::ReadWrite 1-flit transactions"]
success = true
ending_tick = 15361
aw_throughput = 1
w_throughput = 0.29069767441860467
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 580.5
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 100
confirmed_write = 100
exp_invalid_write = 0
perf_valid_write = 100
perf_invalid_write = 0
total_read = 100
confirmed_read = 100
exp_invalid_read = 0
perf_valid_read = 100
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 CCapPerms::ReadWrite 4-flit transactions"]
success = true
ending_tick = 15361
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 100
confirmed_write = 100
exp_invalid_write = 0
perf_valid_write = 100
perf_invalid_write = 0
total_read = 100
confirmed_read = 100
exp_invalid_read = 0
perf_valid_read = 100
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 CCapPerms::ReadWrite 8-flit transactions"]
success = true
ending_tick = 19361
aw_throughput = 0.6462035541195477
w_throughput = 1
ar_throughput = 0.6462035541195477
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 446.5
ar_ar_latency_mean = 446.5
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 100
confirmed_write = 100
exp_invalid_write = 0
perf_valid_write = 100
perf_invalid_write = 0
total_read = 100
confirmed_read = 100
exp_invalid_read = 0
perf_valid_read = 100
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 CCapPerms::ReadWrite 16-flit transactions"]
success = true
ending_tick = 27361
aw_throughput = 0.3281378178835111
w_throughput = 1
ar_throughput = 0.3281378178835111
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1050.1
ar_ar_latency_mean = 1050.1
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 100
confirmed_write = 100
exp_invalid_write = 0
perf_valid_write = 100
perf_invalid_write = 0
total_read = 100
confirmed_read = 100
exp_invalid_read = 0
perf_valid_read = 100
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 CCapPerms::ReadWrite 32-flit transactions"]
success = true
ending_tick = 43361
aw_throughput = 0.1653575857792476
w_throughput = 1
ar_throughput = 0.1653575857792476
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 2209.9
ar_ar_latency_mean = 2209.9
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 100
confirmed_write = 100
exp_invalid_write = 0
perf_valid_write = 100
perf_invalid_write = 0
total_read = 100
confirmed_read = 100
exp_invalid_read = 0
perf_valid_read = 100
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 10000 librust random valid Cap2024_11 4-flit transactions"]
success = true
ending_tick = 343041
aw_throughput = 1
w_throughput = 0.942639572900716
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 159.65579312464328
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 6042
confirmed_write = 6042
exp_invalid_write = 0
perf_valid_write = 6042
perf_invalid_write = 0
total_read = 5988
confirmed_read = 5988
exp_invalid_read = 0
perf_valid_read = 5988
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 10000 librust random valid Cap2024_11 0-caveat 4-flit transactions"]
success = true
ending_tick = 368841
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 6687
confirmed_write = 6687
exp_invalid_write = 0
perf_valid_write = 6687
perf_invalid_write = 0
total_read = 6583
confirmed_read = 6583
exp_invalid_read = 0
perf_valid_read = 6583
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 10000 librust random valid Cap2024_11 1-caveat 4-flit transactions"]
success = true
ending_tick = 342601
aw_throughput = 1
w_throughput = 0.938140055557859
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 160.48437707164007
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 6031
confirmed_write = 6031
exp_invalid_write = 0
perf_valid_write = 6031
perf_invalid_write = 0
total_read = 6010
confirmed_read = 6010
exp_invalid_read = 0
perf_valid_read = 6010
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 10000 librust random valid Cap2024_11 2-caveat 4-flit transactions"]
success = true
ending_tick = 334681
aw_throughput = 1
w_throughput = 0.913996104815864
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 164.89321516780473
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 5650
confirmed_write = 5650
exp_invalid_write = 0
perf_valid_write = 5650
perf_invalid_write = 0
total_read = 5833
confirmed_read = 5833
exp_invalid_read = 0
perf_valid_read = 5833
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 10000 librust random valid Cap2024_11 0-caveat 1-flit transactions"]
success = true
ending_tick = 368841
aw_throughput = 1
w_throughput = 0.2505245017233628
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 629.2597577388964
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 6687
confirmed_write = 6687
exp_invalid_write = 0
perf_valid_write = 6687
perf_invalid_write = 0
total_read = 6583
confirmed_read = 6583
exp_invalid_read = 0
perf_valid_read = 6583
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 10000 librust random valid Cap2024_11 1-caveat 1-flit transactions"]
success = true
ending_tick = 342601
aw_throughput = 1
w_throughput = 0.2505816852251953
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 629.1792405902835
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 6031
confirmed_write = 6031
exp_invalid_write = 0
perf_valid_write = 6031
perf_invalid_write = 0
total_read = 6010
confirmed_read = 6010
exp_invalid_read = 0
perf_valid_read = 6010
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 10000 librust random valid Cap2024_11 2-caveat 1-flit transactions"]
success = true
ending_tick = 334681
aw_throughput = 1
w_throughput = 0.2506210078069553
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 629.1238938053098
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 5650
confirmed_write = 5650
exp_invalid_write = 0
perf_valid_write = 5650
perf_invalid_write = 0
total_read = 5833
confirmed_read = 5833
exp_invalid_read = 0
perf_valid_read = 5833
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 1-flit 0-cav txns, DMA 0 Revoke 1, delay 0)"]
success = true
ending_tick = 14381
aw_throughput = 1
w_throughput = 0.31862745098039214
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 553.8461538461538
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 65
confirmed_write = 65
exp_invalid_write = 0
perf_valid_write = 65
perf_invalid_write = 0
total_read = 73
confirmed_read = 73
exp_invalid_read = 0
perf_valid_read = 73
perf_invalid_read = 0
valid_txn_ratio = 1
revoke_mmio_debug_killkey_latency_mean = 20
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = 20
revoke_mmio_debug_state_invalid_latency_mean = 70
revoke_r_data_flits_at_mmio_mean = 0
revoke_w_data_flits_at_mmio_mean = 0
revoke_r_data_flits_at_killkey_mean = 0
revoke_w_data_flits_at_killkey_mean = 0

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 0-cav txns, DMA 0 Revoke 1, delay 0)"]
success = true
ending_tick = 21861
aw_throughput = 0.3303684879288437
w_throughput = 1
ar_throughput = 0.34312573443008226
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 996.6153846153846
ar_ar_latency_mean = 1026.4383561643835
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 65
confirmed_write = 65
exp_invalid_write = 0
perf_valid_write = 65
perf_invalid_write = 0
total_read = 73
confirmed_read = 73
exp_invalid_read = 0
perf_valid_read = 73
perf_invalid_read = 0
valid_txn_ratio = 1
revoke_mmio_debug_killkey_latency_mean = 20
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = 20
revoke_mmio_debug_state_invalid_latency_mean = 70
revoke_r_data_flits_at_mmio_mean = 0
revoke_w_data_flits_at_mmio_mean = 0
revoke_r_data_flits_at_killkey_mean = 0
revoke_w_data_flits_at_killkey_mean = 0

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 1-cav txns, DMA 0 Revoke 1, delay 0)"]
success = true
ending_tick = 19511
aw_throughput = 0.4293381037567084
w_throughput = 1
ar_throughput = 0.40609137055837563
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 797.3333333333334
ar_ar_latency_mean = 856.1666666666666
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 60
confirmed_write = 60
exp_invalid_write = 0
perf_valid_write = 60
perf_invalid_write = 0
total_read = 60
confirmed_read = 60
exp_invalid_read = 0
perf_valid_read = 60
perf_invalid_read = 0
valid_txn_ratio = 1
revoke_mmio_debug_killkey_latency_mean = 20
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = 20
revoke_mmio_debug_state_invalid_latency_mean = 60
revoke_r_data_flits_at_mmio_mean = 0
revoke_w_data_flits_at_mmio_mean = 0
revoke_r_data_flits_at_killkey_mean = 0
revoke_w_data_flits_at_killkey_mean = 0

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 2-cav txns, DMA 0 Revoke 1, delay 0)"]
success = true
ending_tick = 20701
aw_throughput = 0.4019138755980861
w_throughput = 1
ar_throughput = 0.36789297658862874
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 896.984126984127
ar_ar_latency_mean = 866.7272727272727
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 63
confirmed_write = 63
exp_invalid_write = 0
perf_valid_write = 63
perf_invalid_write = 0
total_read = 55
confirmed_read = 55
exp_invalid_read = 0
perf_valid_read = 55
perf_invalid_read = 0
valid_txn_ratio = 1
revoke_mmio_debug_killkey_latency_mean = 20
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = 20
revoke_mmio_debug_state_invalid_latency_mean = 60
revoke_r_data_flits_at_mmio_mean = 0
revoke_w_data_flits_at_mmio_mean = 0
revoke_r_data_flits_at_killkey_mean = 0
revoke_w_data_flits_at_killkey_mean = 0

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 0-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 1-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1871
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 107.42857142857143
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 12
confirmed_write = 11
exp_invalid_write = 1
perf_valid_write = 10
perf_invalid_write = 0
total_read = 12
confirmed_read = 10
exp_invalid_read = 2
perf_valid_read = 10
perf_invalid_read = 0
valid_txn_ratio = 0.875
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 2-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1951
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 14
confirmed_write = 13
exp_invalid_write = 1
perf_valid_write = 12
perf_invalid_write = 0
total_read = 14
confirmed_read = 12
exp_invalid_read = 2
perf_valid_read = 12
perf_invalid_read = 0
valid_txn_ratio = 0.8928571428571429
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 0-cav txns, DMA 0 Revoke 0, delay 10)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 0-cav txns, DMA 0 Revoke 0, delay 20)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 0-cav txns, DMA 0 Revoke 0, delay 30)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 0-cav txns, DMA 0 Revoke 0, delay 40)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 15
exp_invalid_write = 1
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 14
exp_invalid_read = 2
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 4-flit 0-cav txns, DMA 0 Revoke 0, delay 50)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 15
exp_invalid_write = 1
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 14
exp_invalid_read = 2
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 8-flit 0-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 8-flit 0-cav txns, DMA 0 Revoke 0, delay 10)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 8-flit 0-cav txns, DMA 0 Revoke 0, delay 20)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 8-flit 0-cav txns, DMA 0 Revoke 0, delay 30)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 8-flit 0-cav txns, DMA 0 Revoke 0, delay 40)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 15
exp_invalid_write = 1
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 14
exp_invalid_read = 2
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 8-flit 0-cav txns, DMA 0 Revoke 0, delay 50)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 15
exp_invalid_write = 1
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 14
exp_invalid_read = 2
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 12-flit 0-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 12-flit 0-cav txns, DMA 0 Revoke 0, delay 10)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 12-flit 0-cav txns, DMA 0 Revoke 0, delay 20)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 12-flit 0-cav txns, DMA 0 Revoke 0, delay 30)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 12-flit 0-cav txns, DMA 0 Revoke 0, delay 40)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 15
exp_invalid_write = 1
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 14
exp_invalid_read = 2
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 12-flit 0-cav txns, DMA 0 Revoke 0, delay 50)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 15
exp_invalid_write = 1
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 14
exp_invalid_read = 2
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 0-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 0-cav txns, DMA 0 Revoke 0, delay 10)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 0-cav txns, DMA 0 Revoke 0, delay 20)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 0-cav txns, DMA 0 Revoke 0, delay 30)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 14
exp_invalid_write = 1
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 0-cav txns, DMA 0 Revoke 0, delay 40)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 14
exp_invalid_write = 2
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 15
exp_invalid_read = 1
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 16-flit 0-cav txns, DMA 0 Revoke 0, delay 50)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 14
exp_invalid_write = 2
perf_valid_write = 14
perf_invalid_write = 0
total_read = 16
confirmed_read = 15
exp_invalid_read = 1
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.90625
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 20-flit 0-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 13
exp_invalid_write = 2
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 14
exp_invalid_read = 1
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 20-flit 0-cav txns, DMA 0 Revoke 0, delay 10)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 13
exp_invalid_write = 2
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 14
exp_invalid_read = 1
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 20-flit 0-cav txns, DMA 0 Revoke 0, delay 20)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 13
exp_invalid_write = 2
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 14
exp_invalid_read = 1
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 20-flit 0-cav txns, DMA 0 Revoke 0, delay 30)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 13
exp_invalid_write = 2
perf_valid_write = 13
perf_invalid_write = 0
total_read = 15
confirmed_read = 14
exp_invalid_read = 1
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.9
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 20-flit 0-cav txns, DMA 0 Revoke 0, delay 40)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 13
exp_invalid_write = 3
perf_valid_write = 13
perf_invalid_write = 0
total_read = 16
confirmed_read = 15
exp_invalid_read = 1
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.875
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 20-flit 0-cav txns, DMA 0 Revoke 0, delay 50)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 13
exp_invalid_write = 3
perf_valid_write = 13
perf_invalid_write = 0
total_read = 16
confirmed_read = 15
exp_invalid_read = 1
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.875
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 24-flit 0-cav txns, DMA 0 Revoke 0, delay 0)"]
success = false
ending_tick = 1981
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 12
exp_invalid_write = 3
perf_valid_write = 11
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.8333333333333334
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 24-flit 0-cav txns, DMA 0 Revoke 0, delay 10)"]
success = false
ending_tick = 1981
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 12
exp_invalid_write = 3
perf_valid_write = 11
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.8333333333333334
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 24-flit 0-cav txns, DMA 0 Revoke 0, delay 20)"]
success = false
ending_tick = 1981
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 12
exp_invalid_write = 3
perf_valid_write = 11
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.8333333333333334
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 24-flit 0-cav txns, DMA 0 Revoke 0, delay 30)"]
success = false
ending_tick = 1991
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 75.83333333333333
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 15
confirmed_write = 13
exp_invalid_write = 2
perf_valid_write = 12
perf_invalid_write = 0
total_read = 15
confirmed_read = 13
exp_invalid_read = 2
perf_valid_read = 13
perf_invalid_read = 0
valid_txn_ratio = 0.8666666666666667
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 24-flit 0-cav txns, DMA 0 Revoke 0, delay 40)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 78.46153846153847
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 13
exp_invalid_write = 3
perf_valid_write = 13
perf_invalid_write = 0
total_read = 16
confirmed_read = 15
exp_invalid_read = 1
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.875
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."UVMRevokeOverMMIOBenchmark (Stream of 100 24-flit 0-cav txns, DMA 0 Revoke 0, delay 50)"]
success = false
ending_tick = 2031
aw_throughput = 1
w_throughput = 1
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = 20
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 78.46153846153847
ar_ar_latency_mean = 70
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 16
confirmed_write = 13
exp_invalid_write = 3
perf_valid_write = 13
perf_invalid_write = 0
total_read = 16
confirmed_read = 15
exp_invalid_read = 1
perf_valid_read = 14
perf_invalid_read = 0
valid_txn_ratio = 0.875
revoke_mmio_debug_killkey_latency_mean = -nan
revoke_mmio_debug_state_invalidnotrevoked_latency_mean = -nan
revoke_mmio_debug_state_invalid_latency_mean = -nan
revoke_r_data_flits_at_mmio_mean = -nan
revoke_w_data_flits_at_mmio_mean = -nan
revoke_r_data_flits_at_killkey_mean = -nan
revoke_w_data_flits_at_killkey_mean = -nan

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav1_NonZeroWhenUnused Cap2024_11 transactions"]
success = true
ending_tick = 114161
aw_throughput = 0.2669447340980188
w_throughput = 1
ar_throughput = 0.2743280815569972
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1283.90625
ar_ar_latency_mean = 1312.972972972973
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 64
confirmed_write = 64
exp_invalid_write = 0
perf_valid_write = 64
perf_invalid_write = 0
total_read = 74
confirmed_read = 74
exp_invalid_read = 0
perf_valid_read = 74
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav1_TooBig_IndexNonZero_Invalid Cap2024_11 transactions"]
success = true
ending_tick = 113561
aw_throughput = 0.2775881683731513
w_throughput = 1
ar_throughput = 0.29987293519695046
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1308.5245901639344
ar_ar_latency_mean = 1211.3559322033898
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 61
confirmed_write = 61
exp_invalid_write = 0
perf_valid_write = 61
perf_invalid_write = 0
total_read = 59
confirmed_read = 59
exp_invalid_read = 0
perf_valid_read = 59
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav1_TooBig_IndexZero_Valid Cap2024_11 transactions"]
success = true
ending_tick = 113561
aw_throughput = 0.2775881683731513
w_throughput = 1
ar_throughput = 0.29987293519695046
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1308.5245901639344
ar_ar_latency_mean = 1211.3559322033898
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 61
confirmed_write = 61
exp_invalid_write = 0
perf_valid_write = 61
perf_invalid_write = 0
total_read = 59
confirmed_read = 59
exp_invalid_read = 0
perf_valid_read = 59
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav2_NonZeroWhenUnused_Invalid Cap2024_11 transactions"]
success = true
ending_tick = 113761
aw_throughput = 0.2847301951779564
w_throughput = 1
ar_throughput = 0.28291621327529926
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1255
ar_ar_latency_mean = 1260.4615384615386
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 62
confirmed_write = 62
exp_invalid_write = 0
perf_valid_write = 62
perf_invalid_write = 0
total_read = 65
confirmed_read = 65
exp_invalid_read = 0
perf_valid_read = 65
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav2_YSmallerThanX_Invalid Cap2024_11 transactions"]
success = true
ending_tick = 113961
aw_throughput = 0.28668941979522183
w_throughput = 1
ar_throughput = 0.27586206896551724
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1295.7142857142858
ar_ar_latency_mean = 1235.1851851851852
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 63
confirmed_write = 63
exp_invalid_write = 0
perf_valid_write = 63
perf_invalid_write = 0
total_read = 54
confirmed_read = 54
exp_invalid_read = 0
perf_valid_read = 54
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav1_TooBig_IndexZero_Cav2_InBounds_Valid Cap2024_11 transactions"]
success = true
ending_tick = 113961
aw_throughput = 0.28668941979522183
w_throughput = 1
ar_throughput = 0.27586206896551724
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1295.7142857142858
ar_ar_latency_mean = 1235.1851851851852
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 63
confirmed_write = 63
exp_invalid_write = 0
perf_valid_write = 63
perf_invalid_write = 0
total_read = 54
confirmed_read = 54
exp_invalid_read = 0
perf_valid_read = 54
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav1_TooBig_IndexZero_Cav2_ExceedsIdentity_Invalid Cap2024_11 transactions"]
success = true
ending_tick = 113961
aw_throughput = 0.28668941979522183
w_throughput = 1
ar_throughput = 0.27586206896551724
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 1295.7142857142858
ar_ar_latency_mean = 1235.1851851851852
w_w_latency_mean = 100
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 63
confirmed_write = 63
exp_invalid_write = 0
perf_valid_write = 63
perf_invalid_write = 0
total_read = 54
confirmed_read = 54
exp_invalid_read = 0
perf_valid_read = 54
perf_invalid_read = 0
valid_txn_ratio = 1

[tests."Stream of 100 librust random edge case Cap2024_11_EdgeCase::Cav2_ShrinksToZero_Valid Cap2024_11 transactions"]
success = true
ending_tick = 103881
aw_throughput = 1
w_throughput = 0.32142857142857145
ar_throughput = 1
b_throughput = 1
r_throughput = 1
keymngr_aw_b_latency_mean = -nan
keymngr_ar_r_latency_mean = -nan
aw_aw_latency_mean = 70
ar_ar_latency_mean = 70
w_w_latency_mean = 551.4285714285714
b_b_latency_mean = 20
r_r_latency_mean = 20
total_write = 63
confirmed_write = 63
exp_invalid_write = 0
perf_valid_write = 63
perf_invalid_write = 0
total_read = 54
confirmed_read = 54
exp_invalid_read = 0
perf_valid_read = 54
perf_invalid_read = 0
valid_txn_ratio = 1

[summary]
completed = 70
success = 32
fail = 38
