
rangefinder_v5_250517.elf:     file format elf32-littlenios2
rangefinder_v5_250517.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000150

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00004fcc memsz 0x00004fcc flags r-x
    LOAD off    0x00005fec vaddr 0x00004fec paddr 0x000056a4 align 2**12
         filesz 0x000006b8 memsz 0x000006b8 flags rw-
    LOAD off    0x00006d5c vaddr 0x00005d5c paddr 0x00005d5c align 2**12
         filesz 0x00000000 memsz 0x00000a28 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000130  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004d50  00000150  00000150  00001150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000014c  00004ea0  00004ea0  00005ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000006b8  00004fec  000056a4  00005fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000a28  00005d5c  00005d5c  00006d5c  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000066a4  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000b38  00000000  00000000  000066c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00010f0e  00000000  00000000  00007200  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00006e94  00000000  00000000  0001810e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000053a9  00000000  00000000  0001efa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001270  00000000  00000000  0002434c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002b93  00000000  00000000  000255bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006e02  00000000  00000000  0002814f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000030  00000000  00000000  0002ef54  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000730  00000000  00000000  0002ef88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  000325a3  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  000325a6  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  000325a9  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  000325aa  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  000325ab  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  000325af  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  000325b3  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000007  00000000  00000000  000325b7  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000007  00000000  00000000  000325be  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000007  00000000  00000000  000325c5  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000010  00000000  00000000  000325cc  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 0000002f  00000000  00000000  000325dc  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     000990ab  00000000  00000000  0003260b  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000150 l    d  .text	00000000 .text
00004ea0 l    d  .rodata	00000000 .rodata
00004fec l    d  .rwdata	00000000 .rwdata
00005d5c l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../rangefinder_v5_250517_bsp//obj/HAL/src/crt0.o
00000198 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 ad8369.c
00000000 l    df *ABS*	00000000 laser_driver.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 max1932.c
00000000 l    df *ABS*	00000000 motors.c
00000000 l    df *ABS*	00000000 pc_com.c
000005b8 l     F .text	00000080 uart_rx_interrupt_handler
00000000 l    df *ABS*	00000000 pulse_generator.c
00000000 l    df *ABS*	00000000 rangefinder.c
00000000 l    df *ABS*	00000000 sample_loader.c
00000000 l    df *ABS*	00000000 sample_recorder.c
00005d74 l     O .bss	00000004 cnt.1875
00000000 l    df *ABS*	00000000 spi_controller.c
00000000 l    df *ABS*	00000000 stepper_controller.c
00000000 l    df *ABS*	00000000 tdc7200.c
00000000 l    df *ABS*	00000000 time.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 w_sqrt.c
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00002008 l     F .text	000001f4 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00002564 l     F .text	00000354 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00002fcc l     F .text	00000074 udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 impure.c
00004ff8 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000053f8 l     O .rwdata	000000c4 pc_uart
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00003ef8 l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00003fb4 l     F .text	00000148 altera_avalon_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
000044a8 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000045f0 l     F .text	00000070 alt_open_fd.constprop.0
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
00003cfc g     F .text	00000060 alt_main
00003920 g     F .text	00000044 __ashldi3
000064f4 g     O .bss	00000100 alt_irq
00001b58 g     F .text	00000148 sqrt
000056a4 g       *ABS*	00000000 __flash_rwdata_start
00000000 g       *ABS*	00000000 __alt_mem_ram_cpu
000007a4 g     F .text	00000054 send_message2pc
00001b48 g     F .text	00000008 get_system_time
00005d5d g     O .bss	00000001 current_voltage
000013b0 g     F .text	00000018 get_sample
00005d72 g     O .bss	00000001 G_recording_in_process
0000248c g     F .text	00000094 __fixsfsi
00003964 g     F .text	00000010 __errno
00005e48 g     O .bss	00000024 test_pulses
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00000328 g     F .text	00000030 set_APD_ref_source
000064c8 g     O .bss	00000014 tdc_results
00005da0 g     O .bss	00000004 errno
00002f34 g     F .text	00000038 __make_dp
000034b8 g     F .text	0000002c __make_fp
00005d90 g     O .bss	00000004 alt_argv
0000d664 g       *ABS*	00000000 _gp
00002248 g     F .text	00000058 __subsf3
0000147c g     F .text	0000007c sample_recorder_routine
000006e0 g     F .text	00000058 integrity_check
000054bc g     O .rwdata	00000180 alt_fd_list
00001b2c g     F .text	0000001c get_sys_timer_value
00000c4c g     F .text	00000068 init_pulse_generator
00005d66 g     O .bss	00000001 current_amp_gain
000012e0 g     F .text	000000d0 read_sample
00004880 g     F .text	00000094 alt_find_dev
00002e60 g     F .text	000000d4 __floatsidf
00005d5c g     O .bss	00000001 current_vga_gain
00004660 g     F .text	00000078 alt_io_redirect
00002e04 g     F .text	0000005c __ltdf2
0000029c g     F .text	0000002c sys_init
00004ea0 g       *ABS*	00000000 __DTOR_END__
00000d0c g     F .text	00000054 ProcCmd_PulseGen
000064dc g     O .bss	00000018 ts
00005e6c g     O .bss	00000648 adc_channel
00000424 g     F .text	00000194 ProcCmd_Motor
0000113c g     F .text	000000b0 config_sample_recorder
00005d6b g     O .bss	00000001 next_state
00000000  w      *UND*	00000000 malloc
000030ec g     F .text	00000008 __udivsi3
00005668 g     O .rwdata	00000001 noise_toler
00001038 g     F .text	00000104 photodetector_calibrating_routine
00000738 g     F .text	00000030 calculate_crc
00004a18 g     F .text	00000050 alt_icache_flush
0000186c g     F .text	00000068 Init_TDC7200
00005d70 g     O .bss	00000002 timeout_counter
000018d4 g     F .text	0000003c tdc_start_measure
00005d78 g     O .bss	00000004 G_system_time
0000568c g     O .rwdata	00000004 alt_max_fd
00003708 g     F .text	00000104 __unpack_d
00000dec g     F .text	000001b4 compute_rms
0000023c g     F .text	0000001c generate_pulse
00000cb4 g     F .text	00000058 generate_test_pulses
00002520 g     F .text	00000044 __extendsfdf2
0000163c g     F .text	0000000c reset_position
000028b8 g     F .text	00000054 __adddf3
00005da4 g     O .bss	000000a4 com
00005674 g     O .rwdata	00000004 __fdlib_version
00005678 g     O .rwdata	00000004 _global_impure_ptr
00006784 g       *ABS*	00000000 __bss_end
00003b80 g     F .text	00000068 alt_iic_isr_register
00003d90 g     F .text	000000f4 alt_tick
000040fc g     F .text	00000040 altera_avalon_uart_init
00003b68 g     F .text	00000018 alt_ic_irq_enabled
00005d6c g     O .bss	00000001 state
00003d5c g     F .text	00000034 alt_alarm_stop
00005d88 g     O .bss	00000004 alt_irq_active
00005d80 g     O .bss	00000004 sys_timer_context
00001700 g     F .text	0000003c read_32bword_from_tdc
00000c40 g     F .text	0000000c com_routine
000000ec g     F .exceptions	00000064 alt_irq_handler
0000563c g     O .rwdata	00000028 alt_dev_null
00005664 g     O .rwdata	00000004 uart_context_ptr
000002c8 g     F .text	00000048 mainloop
00003334 g     F .text	000000c8 __unpack_f
00000368 g     F .text	00000024 open_drive
00004490 g     F .text	00000018 alt_dcache_flush_all
000056a4 g       *ABS*	00000000 __ram_rwdata_end
000003ac g     F .text	00000018 stop_drive
00005690 g     O .rwdata	00000008 alt_dev_list
00001afc g     F .text	00000028 timers_init
000001cc g     F .text	00000010 ProcCmd_VGA
00004fec g       *ABS*	00000000 __ram_rodata_end
000038dc g     F .text	00000044 __lshrdi3
0000566b g     O .rwdata	00000001 filter_size
000030f4 g     F .text	00000008 __umodsi3
00006784 g       *ABS*	00000000 end
00003208 g     F .text	0000012c __pack_f
0000428c g     F .text	00000124 altera_avalon_uart_write
0000019c g     F .text	00000030 set_VGA_gain
00004ea0 g       *ABS*	00000000 __CTOR_LIST__
00008000 g       *ABS*	00000000 __alt_stack_pointer
00003f34 g     F .text	00000050 alt_avalon_timer_sc_init
00003f94 g     F .text	00000010 altera_avalon_uart_write_fd
0000315c g     F .text	000000ac __clzsi2
00003fa4 g     F .text	00000010 altera_avalon_uart_close_fd
00000de0 g     F .text	0000000c calibrate_photodetector
000064b4 g     O .bss	00000014 sr_config
00000358 g     F .text	00000010 ProcCmd_APD
00000848 g     F .text	0000000c com_init
00004cec g     F .text	000001a0 __call_exitprocs
00000150 g     F .text	0000004c _start
00005d67 g     O .bss	00000001 record_delay_cnt
00005d9c g     O .bss	00000004 _alt_tick_rate
00000818 g     F .text	00000030 msg_crc
0000566c g     O .rwdata	00000004 time_flags
000014fc g     F .text	000000e4 send_spi_word
00005d98 g     O .bss	00000004 _alt_nticks
00003ea4 g     F .text	00000054 alt_sys_init
00004bbc g     F .text	00000130 __register_exitproc
000001dc g     F .text	00000020 generate_laser_pulse
000013c8 g     F .text	0000004c start_sample_recorder
0000160c g     F .text	00000028 move_on_distance
00005670 g     O .rwdata	00000004 sys_timer_context_ptr
00001818 g     F .text	00000054 TDC7200_reg_init
00004fec g       *ABS*	00000000 __ram_rwdata_start
00004ea0 g       *ABS*	00000000 __ram_rodata_start
000007f8 g     F .text	00000020 set_rs485_driver_dir
00000768 g     F .text	0000003c send_byte_by_uart
000011ec g     F .text	000000f4 init_sample_recorder
000049c0 g     F .text	00000058 alt_get_fd
0000040c g     F .text	00000018 reset_drive_position
0000380c g     F .text	000000d0 __fpcmp_parts_d
0000066c g     F .text	00000074 rs485_init
00005d84 g     O .bss	00000004 tflags
00004ab4 g     F .text	0000007c memcmp
00005669 g     O .rwdata	00000001 noise_rms_dest
00006784 g       *ABS*	00000000 __alt_stack_base
000009e8 g     F .text	00000258 rs485_routine
00002c50 g     F .text	000001b4 __divdf3
000017d8 g     F .text	00000040 tdc7200_reset
000003f4 g     F .text	00000018 drive_pos
0000296c g     F .text	000002e4 __muldf3
00004ea8 g     O .rodata	00000010 __thenan_sf
00001910 g     F .text	0000005c tdc_stop_measure
00004914 g     F .text	000000ac alt_find_file
000044b0 g     F .text	0000006c alt_dev_llist_insert
00005d6a g     O .bss	00000001 sample_ready
000003c4 g     F .text	00000030 drive_change_pos
0000196c g     F .text	00000150 ProcCmd_TDC
00005d5c g       *ABS*	00000000 __bss_start
00003974 g     F .text	000000dc memset
00000310 g     F .text	00000018 main
00000854 g     F .text	000000ac send_cmd2pc
00005d8c g     O .bss	00000004 alt_envp
0000175c g     F .text	0000007c tdc_pause
00000d60 g     F .text	00000080 ProcCmd_Rangefinder
00000638 g     F .text	00000034 register_uart_interrupt
00001f90 g     F .text	00000008 matherr
00002f6c g     F .text	00000060 __truncdfsf2
0000566a g     O .rwdata	00000001 half_filter
000065f4 g     O .bss	00000190 _atexit0
00005d69 g     O .bss	00000001 rms_ready
000056a0 g     O .rwdata	00000004 alt_errno
00003040 g     F .text	00000050 __divsi3
00004eb8 g     O .rodata	00000014 __thenan_df
00004ea0 g       *ABS*	00000000 __CTOR_END__
000022a0 g     F .text	00000190 __mulsf3
00004ea0 g       *ABS*	00000000 __flash_rodata_start
00004ea0 g       *ABS*	00000000 __DTOR_LIST__
00005d6d g     O .bss	00000001 G_noise_rms
00001414 g     F .text	00000030 stop_sample_recorder
00003e84 g     F .text	00000020 alt_irq_init
00004854 g     F .text	00000024 alt_release_fd
00000fa0 g     F .text	00000098 calibrating_iteration
00004ecc g     O .rodata	00000100 __clz_tab
00004a68 g     F .text	00000014 atexit
00002430 g     F .text	0000005c __gesf2
0000567c g     O .rwdata	00000004 _impure_ptr
00001648 g     F .text	00000044 write_16bword_to_tdc
00005d94 g     O .bss	00000004 alt_argc
00004580 g     F .text	00000064 _do_dtors
000014f8 g     F .text	00000004 debug_point
00005d64 g     O .bss	00000002 iteration_cnt
00000020 g       .exceptions	00000000 alt_irq_entry
00005d68 g     O .bss	00000001 calibrating_complete
0000145c g     F .text	00000020 test_call_generator
00005698 g     O .rwdata	00000008 alt_fs_list
0000021c g     F .text	00000020 generate_tdc_start_pulse
00005d7c g     O .bss	00000004 sys_abs_time_ms
00000020 g       *ABS*	00000000 __ram_exceptions_start
00001634 g     F .text	00000008 current_pos
00001ca0 g     F .text	000002c4 __ieee754_sqrt
0000173c g     F .text	00000020 set_tdc_chip_enable
00001abc g     F .text	00000024 alarm_handler
00003ae4 g     F .text	00000004 alt_ic_isr_register
000056a4 g       *ABS*	00000000 _edata
000015e0 g     F .text	00000024 start_moving
00003f84 g     F .text	00000010 altera_avalon_uart_read_fd
00006784 g       *ABS*	00000000 _end
00000900 g     F .text	000000e8 command_handler
00001444 g     F .text	00000018 reset_adc_modules
00000150 g       *ABS*	00000000 __ram_exceptions_end
00000258 g     F .text	00000044 ProcCmd_Laser
00003b28 g     F .text	00000040 alt_ic_irq_disable
00004878 g     F .text	00000008 altera_nios2_qsys_irq_init
00004a7c g     F .text	00000038 exit
00004fec g     O .rwdata	0000000a TDC7200_reg_local_copy
000016bc g     F .text	00000044 write_32bword_to_tdc
00003090 g     F .text	0000005c __modsi3
00008000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
0000413c g     F .text	00000028 altera_avalon_uart_close
00001f98 g     F .text	00000070 __fixunssfsi
000033fc g     F .text	000000bc __fpcmp_parts_f
0000168c g     F .text	00000030 read_16bword_from_tdc
00004e8c g     F .text	00000014 _exit
00001f64 g     F .text	0000002c __isnand
00003a50 g     F .text	00000094 alt_alarm_start
000030fc g     F .text	00000060 __muldi3
00004b30 g     F .text	0000008c strlen
000046d8 g     F .text	0000017c open
00001ae0 g     F .text	0000001c register_sys_timer_interrupt
0000038c g     F .text	00000020 close_drive
000001fc g     F .text	00000020 generate_charge_pulse
000045e4 g     F .text	0000000c alt_icache_flush_all
00005680 g     O .rwdata	00000004 alt_priority_mask
00003ae8 g     F .text	00000040 alt_ic_irq_enable
00004164 g     F .text	00000128 altera_avalon_uart_read
0000290c g     F .text	00000060 __subdf3
00001604 g     F .text	00000008 stop_moving
00005684 g     O .rwdata	00000008 alt_alarm_list
0000451c g     F .text	00000064 _do_ctors
00001b50 g     F .text	00000008 simple_delay
000043b0 g     F .text	000000e0 close
000021fc g     F .text	0000004c __addsf3
00001b24 g     F .text	00000008 sys_timer_flags
00005d60 g     O .bss	00000004 uart_context
00003be8 g     F .text	00000114 alt_load
000034e4 g     F .text	00000224 __pack_d
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <_gp+0xffff29a0>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08405414 	ori	at,at,336
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)

00000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defffe04 	addi	sp,sp,-8
  f0:	dfc00115 	stw	ra,4(sp)
  f4:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  f8:	000b313a 	rdctl	r5,ipending
  fc:	04000034 	movhi	r16,0
 100:	84193d04 	addi	r16,r16,25844
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 104:	2880004c 	andi	r2,r5,1

  active = alt_irq_pending ();

  do
  {
    i = 0;
 108:	0007883a 	mov	r3,zero
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 10c:	1000051e 	bne	r2,zero,124 <alt_irq_handler+0x38>
 110:	00800044 	movi	r2,1
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 114:	1085883a 	add	r2,r2,r2
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	2888703a 	and	r4,r5,r2
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
      i++;
 11c:	18c00044 	addi	r3,r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 120:	203ffc26 	beq	r4,zero,114 <_gp+0xffff2ab0>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 124:	180690fa 	slli	r3,r3,3
 128:	80c7883a 	add	r3,r16,r3
 12c:	18800017 	ldw	r2,0(r3)
 130:	19000117 	ldw	r4,4(r3)
 134:	103ee83a 	callr	r2
 138:	000b313a 	rdctl	r5,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 13c:	283ff11e 	bne	r5,zero,104 <_gp+0xffff2aa0>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 140:	dfc00117 	ldw	ra,4(sp)
 144:	dc000017 	ldw	r16,0(sp)
 148:	dec00204 	addi	sp,sp,8
 14c:	f800283a 	ret

Disassembly of section .text:

00000150 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     150:	00840014 	movui	r2,4096
#endif

0:
    initd 0(r2)
     154:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     158:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     15c:	00bffd16 	blt	zero,r2,154 <_gp+0xffff2af0>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     160:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     164:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
     168:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     16c:	d6b59914 	ori	gp,gp,54884
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     170:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     174:	10975714 	ori	r2,r2,23900

    movhi r3, %hi(__bss_end)
     178:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     17c:	18d9e114 	ori	r3,r3,26500

    beq r2, r3, 1f
     180:	10c00326 	beq	r2,r3,190 <_start+0x40>

0:
    stw zero, (r2)
     184:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     188:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     18c:	10fffd36 	bltu	r2,r3,184 <_gp+0xffff2b20>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     190:	0003be80 	call	3be8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     194:	0003cfc0 	call	3cfc <alt_main>

00000198 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     198:	003fff06 	br	198 <_gp+0xffff2b34>

0000019c <set_VGA_gain>:
void set_VGA_gain(unsigned char gain)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = gain & 0xF;
	tx_word = tx_word << 28;
     19c:	200a973a 	slli	r5,r4,28
	current_vga_gain=cmd->data[0];
	set_VGA_gain(current_vga_gain);
}

void set_VGA_gain(unsigned char gain)
{
     1a0:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = gain & 0xF;
	tx_word = tx_word << 28;
	answer=send_spi_word(SPI_VGA_BASE,tx_word,VGA_WORD_LEN,VGA_CLK_DIV,VGA_CLK_POL,VGA_CLK_PH);
     1a4:	d8000015 	stw	zero,0(sp)
     1a8:	d8000115 	stw	zero,4(sp)
     1ac:	0124c814 	movui	r4,37664
     1b0:	01800104 	movi	r6,4
     1b4:	01c00284 	movi	r7,10
	current_vga_gain=cmd->data[0];
	set_VGA_gain(current_vga_gain);
}

void set_VGA_gain(unsigned char gain)
{
     1b8:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = gain & 0xF;
	tx_word = tx_word << 28;
	answer=send_spi_word(SPI_VGA_BASE,tx_word,VGA_WORD_LEN,VGA_CLK_DIV,VGA_CLK_POL,VGA_CLK_PH);
     1bc:	00014fc0 	call	14fc <send_spi_word>
}
     1c0:	dfc00217 	ldw	ra,8(sp)
     1c4:	dec00304 	addi	sp,sp,12
     1c8:	f800283a 	ret

000001cc <ProcCmd_VGA>:

void ProcCmd_VGA(t_pc_cmd *cmd);

void ProcCmd_VGA(t_pc_cmd *cmd)
{
	current_vga_gain=cmd->data[0];
     1cc:	208000c3 	ldbu	r2,3(r4)
	set_VGA_gain(current_vga_gain);
     1d0:	11003fcc 	andi	r4,r2,255

void ProcCmd_VGA(t_pc_cmd *cmd);

void ProcCmd_VGA(t_pc_cmd *cmd)
{
	current_vga_gain=cmd->data[0];
     1d4:	d0a1be05 	stb	r2,-30984(gp)
	set_VGA_gain(current_vga_gain);
     1d8:	000019c1 	jmpi	19c <set_VGA_gain>

000001dc <generate_laser_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     1dc:	00a49214 	movui	r2,37448
     1e0:	11000035 	stwio	r4,0(r2)
	IOWR(base,PULSE_DELAY,delay);
     1e4:	00a49314 	movui	r2,37452
     1e8:	11400035 	stwio	r5,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     1ec:	00a49014 	movui	r2,37440
     1f0:	00c00144 	movi	r3,5
     1f4:	10c00035 	stwio	r3,0(r2)
     1f8:	f800283a 	ret

000001fc <generate_charge_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     1fc:	00a45a14 	movui	r2,37224
     200:	11000035 	stwio	r4,0(r2)
	IOWR(base,PULSE_DELAY,delay);
     204:	00a45b14 	movui	r2,37228
     208:	11400035 	stwio	r5,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     20c:	00a45814 	movui	r2,37216
     210:	00c000c4 	movi	r3,3
     214:	10c00035 	stwio	r3,0(r2)
     218:	f800283a 	ret

0000021c <generate_tdc_start_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     21c:	00a45214 	movui	r2,37192
     220:	11000035 	stwio	r4,0(r2)
	IOWR(base,PULSE_DELAY,delay);
     224:	00a45314 	movui	r2,37196
     228:	11400035 	stwio	r5,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     22c:	00a45014 	movui	r2,37184
     230:	00c000c4 	movi	r3,3
     234:	10c00035 	stwio	r3,0(r2)
     238:	f800283a 	ret

0000023c <generate_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     23c:	21400235 	stwio	r5,8(r4)
	IOWR(base,PULSE_DELAY,delay);
     240:	21800335 	stwio	r6,12(r4)
	buf = mode&0x3;
     244:	39c000cc 	andi	r7,r7,3
	buf = (buf << 1)|0x1;
     248:	39cf883a 	add	r7,r7,r7
     24c:	39c00054 	ori	r7,r7,1
	IOWR(base,DRIVER_CONTROL,buf);
     250:	21c00035 	stwio	r7,0(r4)
     254:	f800283a 	ret

00000258 <ProcCmd_Laser>:

void ProcCmd_Laser(t_pc_cmd* cmd)
{
	unsigned short len = 0;
	unsigned short delay = 0;
	len = cmd->data[1];
     258:	20800103 	ldbu	r2,4(r4)
	len = len<<8;
	len|= cmd->data[0];
     25c:	214000c3 	ldbu	r5,3(r4)
	delay = cmd->data[3];
	delay = len<<8;
	delay|= cmd->data[2];
     260:	20c00143 	ldbu	r3,5(r4)
void ProcCmd_Laser(t_pc_cmd* cmd)
{
	unsigned short len = 0;
	unsigned short delay = 0;
	len = cmd->data[1];
	len = len<<8;
     264:	1004923a 	slli	r2,r2,8
	len|= cmd->data[0];
     268:	1144b03a 	or	r2,r2,r5
	delay = cmd->data[3];
	delay = len<<8;
     26c:	1008923a 	slli	r4,r2,8
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     270:	10bfffcc 	andi	r2,r2,65535
	len = cmd->data[1];
	len = len<<8;
	len|= cmd->data[0];
	delay = cmd->data[3];
	delay = len<<8;
	delay|= cmd->data[2];
     274:	20c6b03a 	or	r3,r4,r3
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     278:	01249214 	movui	r4,37448
     27c:	20800035 	stwio	r2,0(r4)
	IOWR(base,PULSE_DELAY,delay);
     280:	18ffffcc 	andi	r3,r3,65535
     284:	00a49314 	movui	r2,37452
     288:	10c00035 	stwio	r3,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     28c:	00a49014 	movui	r2,37440
     290:	00c00144 	movi	r3,5
     294:	10c00035 	stwio	r3,0(r2)
     298:	f800283a 	ret

0000029c <sys_init>:

void sys_init();
void mainloop();

void sys_init()
{
     29c:	deffff04 	addi	sp,sp,-4
     2a0:	dfc00015 	stw	ra,0(sp)
	timers_init();
     2a4:	0001afc0 	call	1afc <timers_init>
	com_init();
     2a8:	00008480 	call	848 <com_init>

	init_sample_recorder();
     2ac:	00011ec0 	call	11ec <init_sample_recorder>
	set_VGA_gain(plus1db);
     2b0:	01000084 	movi	r4,2
     2b4:	000019c0 	call	19c <set_VGA_gain>
	init_pulse_generator();
     2b8:	0000c4c0 	call	c4c <init_pulse_generator>
	Init_TDC7200();
}
     2bc:	dfc00017 	ldw	ra,0(sp)
     2c0:	dec00104 	addi	sp,sp,4
	com_init();

	init_sample_recorder();
	set_VGA_gain(plus1db);
	init_pulse_generator();
	Init_TDC7200();
     2c4:	000186c1 	jmpi	186c <Init_TDC7200>

000002c8 <mainloop>:
}

void mainloop()
{
     2c8:	deffff04 	addi	sp,sp,-4
     2cc:	dfc00015 	stw	ra,0(sp)
	com_routine();
     2d0:	0000c400 	call	c40 <com_routine>
	if (sys_timer_flags()->mainloop)
     2d4:	0001b240 	call	1b24 <sys_timer_flags>
     2d8:	10800017 	ldw	r2,0(r2)
     2dc:	1080004c 	andi	r2,r2,1
     2e0:	1000031e 	bne	r2,zero,2f0 <mainloop+0x28>
	{
		sys_timer_flags()->mainloop = 0;
		photodetector_calibrating_routine();
		sample_recorder_routine();
	}
}
     2e4:	dfc00017 	ldw	ra,0(sp)
     2e8:	dec00104 	addi	sp,sp,4
     2ec:	f800283a 	ret
void mainloop()
{
	com_routine();
	if (sys_timer_flags()->mainloop)
	{
		sys_timer_flags()->mainloop = 0;
     2f0:	0001b240 	call	1b24 <sys_timer_flags>
     2f4:	10c00003 	ldbu	r3,0(r2)
     2f8:	18c03f8c 	andi	r3,r3,254
     2fc:	10c00005 	stb	r3,0(r2)
		photodetector_calibrating_routine();
     300:	00010380 	call	1038 <photodetector_calibrating_routine>
		sample_recorder_routine();
	}
}
     304:	dfc00017 	ldw	ra,0(sp)
     308:	dec00104 	addi	sp,sp,4
	com_routine();
	if (sys_timer_flags()->mainloop)
	{
		sys_timer_flags()->mainloop = 0;
		photodetector_calibrating_routine();
		sample_recorder_routine();
     30c:	000147c1 	jmpi	147c <sample_recorder_routine>

00000310 <main>:
	}
}

int main ()
{
     310:	deffff04 	addi	sp,sp,-4
     314:	dfc00015 	stw	ra,0(sp)
	sys_init();
     318:	000029c0 	call	29c <sys_init>
	while (1)
		mainloop();
     31c:	00002c80 	call	2c8 <mainloop>
     320:	00002c80 	call	2c8 <mainloop>
     324:	003ffd06 	br	31c <_gp+0xffff2cb8>

00000328 <set_APD_ref_source>:
void set_APD_ref_source(unsigned char voltage)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = voltage;
	tx_word = tx_word << 24;
     328:	200a963a 	slli	r5,r4,24
	current_voltage=cmd->data[0];
	set_APD_ref_source(current_voltage);
}

void set_APD_ref_source(unsigned char voltage)
{
     32c:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = voltage;
	tx_word = tx_word << 24;
	answer=send_spi_word(SPI_APD_BASE,tx_word,APD_WORD_LEN,APD_CLK_DIV,APD_CLK_POL,APD_CLK_PH);
     330:	d8000015 	stw	zero,0(sp)
     334:	d8000115 	stw	zero,4(sp)
     338:	0124c014 	movui	r4,37632
     33c:	01800204 	movi	r6,8
     340:	01c00284 	movi	r7,10
	current_voltage=cmd->data[0];
	set_APD_ref_source(current_voltage);
}

void set_APD_ref_source(unsigned char voltage)
{
     344:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = voltage;
	tx_word = tx_word << 24;
	answer=send_spi_word(SPI_APD_BASE,tx_word,APD_WORD_LEN,APD_CLK_DIV,APD_CLK_POL,APD_CLK_PH);
     348:	00014fc0 	call	14fc <send_spi_word>
}
     34c:	dfc00217 	ldw	ra,8(sp)
     350:	dec00304 	addi	sp,sp,12
     354:	f800283a 	ret

00000358 <ProcCmd_APD>:

void ProcCmd_APD(t_pc_cmd *cmd);

void ProcCmd_APD(t_pc_cmd *cmd)
{
	current_voltage=cmd->data[0];
     358:	208000c3 	ldbu	r2,3(r4)
	set_APD_ref_source(current_voltage);
     35c:	11003fcc 	andi	r4,r2,255

void ProcCmd_APD(t_pc_cmd *cmd);

void ProcCmd_APD(t_pc_cmd *cmd)
{
	current_voltage=cmd->data[0];
     360:	d0a1be45 	stb	r2,-30983(gp)
	set_APD_ref_source(current_voltage);
     364:	00003281 	jmpi	328 <set_APD_ref_source>

00000368 <open_drive>:
void ProcCmd_Motor(t_pc_cmd* cmd);


void open_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
     368:	29403fcc 	andi	r5,r5,255
//void reset_drive_position(unsigned char motor);
void ProcCmd_Motor(t_pc_cmd* cmd);


void open_drive (unsigned int speed, unsigned char motor)
{
     36c:	200d883a 	mov	r6,r4
	if (motor==0) //iris
     370:	28000326 	beq	r5,zero,380 <open_drive+0x18>
		start_moving(STEPPER_IRIS_BASE,1,speed);
	else
		start_moving(STEPPER_ATTEN_BASE,1,speed);
     374:	0124bc14 	movui	r4,37616
     378:	01400044 	movi	r5,1
     37c:	00015e01 	jmpi	15e0 <start_moving>


void open_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
		start_moving(STEPPER_IRIS_BASE,1,speed);
     380:	0124b814 	movui	r4,37600
     384:	01400044 	movi	r5,1
     388:	00015e01 	jmpi	15e0 <start_moving>

0000038c <close_drive>:
		start_moving(STEPPER_ATTEN_BASE,1,speed);
}

void close_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
     38c:	29403fcc 	andi	r5,r5,255
	else
		start_moving(STEPPER_ATTEN_BASE,1,speed);
}

void close_drive (unsigned int speed, unsigned char motor)
{
     390:	200d883a 	mov	r6,r4
	if (motor==0) //iris
     394:	28000326 	beq	r5,zero,3a4 <close_drive+0x18>
		start_moving(STEPPER_IRIS_BASE,0,speed);
	else
		start_moving(STEPPER_ATTEN_BASE,0,speed);
     398:	0124bc14 	movui	r4,37616
     39c:	000b883a 	mov	r5,zero
     3a0:	00015e01 	jmpi	15e0 <start_moving>
}

void close_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
		start_moving(STEPPER_IRIS_BASE,0,speed);
     3a4:	0124b814 	movui	r4,37600
     3a8:	00015e01 	jmpi	15e0 <start_moving>

000003ac <stop_drive>:
		start_moving(STEPPER_ATTEN_BASE,0,speed);
}

void stop_drive(unsigned char motor)
{
	if (motor==0) //iris
     3ac:	21003fcc 	andi	r4,r4,255
     3b0:	20000226 	beq	r4,zero,3bc <stop_drive+0x10>
		stop_moving(STEPPER_IRIS_BASE);
	else
		stop_moving(STEPPER_ATTEN_BASE);
     3b4:	0124bc14 	movui	r4,37616
     3b8:	00016041 	jmpi	1604 <stop_moving>
}

void stop_drive(unsigned char motor)
{
	if (motor==0) //iris
		stop_moving(STEPPER_IRIS_BASE);
     3bc:	0124b814 	movui	r4,37600
     3c0:	00016041 	jmpi	1604 <stop_moving>

000003c4 <drive_change_pos>:
		stop_moving(STEPPER_ATTEN_BASE);
}

void drive_change_pos(unsigned int position, unsigned int speed, unsigned char dir, unsigned char motor)
{
	if (motor==0)
     3c4:	38c03fcc 	andi	r3,r7,255
	else
		stop_moving(STEPPER_ATTEN_BASE);
}

void drive_change_pos(unsigned int position, unsigned int speed, unsigned char dir, unsigned char motor)
{
     3c8:	2805883a 	mov	r2,r5
     3cc:	200f883a 	mov	r7,r4
	if (motor==0)
     3d0:	18000426 	beq	r3,zero,3e4 <drive_change_pos+0x20>
		move_on_distance(STEPPER_IRIS_BASE,dir,speed,position);
	else
		move_on_distance(STEPPER_ATTEN_BASE,dir,speed,position);
     3d4:	31403fcc 	andi	r5,r6,255
     3d8:	0124bc14 	movui	r4,37616
     3dc:	100d883a 	mov	r6,r2
     3e0:	000160c1 	jmpi	160c <move_on_distance>
}

void drive_change_pos(unsigned int position, unsigned int speed, unsigned char dir, unsigned char motor)
{
	if (motor==0)
		move_on_distance(STEPPER_IRIS_BASE,dir,speed,position);
     3e4:	31403fcc 	andi	r5,r6,255
     3e8:	0124b814 	movui	r4,37600
     3ec:	100d883a 	mov	r6,r2
     3f0:	000160c1 	jmpi	160c <move_on_distance>

000003f4 <drive_pos>:
		move_on_distance(STEPPER_ATTEN_BASE,dir,speed,position);
}

unsigned int drive_pos (unsigned char motor)
{
	if (motor==0)
     3f4:	21003fcc 	andi	r4,r4,255
     3f8:	20000226 	beq	r4,zero,404 <drive_pos+0x10>
		return current_pos(STEPPER_IRIS_BASE);
	else
		return current_pos(STEPPER_ATTEN_BASE);
     3fc:	0124bc14 	movui	r4,37616
     400:	00016341 	jmpi	1634 <current_pos>
}

unsigned int drive_pos (unsigned char motor)
{
	if (motor==0)
		return current_pos(STEPPER_IRIS_BASE);
     404:	0124b814 	movui	r4,37600
     408:	00016341 	jmpi	1634 <current_pos>

0000040c <reset_drive_position>:
		return current_pos(STEPPER_ATTEN_BASE);
}

void reset_drive_position(unsigned char motor)
{
	if (motor==0)
     40c:	21003fcc 	andi	r4,r4,255
     410:	20000226 	beq	r4,zero,41c <reset_drive_position+0x10>
		reset_position(STEPPER_IRIS_BASE);
	else
		reset_position(STEPPER_ATTEN_BASE);
     414:	0124bc14 	movui	r4,37616
     418:	000163c1 	jmpi	163c <reset_position>
}

void reset_drive_position(unsigned char motor)
{
	if (motor==0)
		reset_position(STEPPER_IRIS_BASE);
     41c:	0124b814 	movui	r4,37600
     420:	000163c1 	jmpi	163c <reset_position>

00000424 <ProcCmd_Motor>:
	else
		reset_position(STEPPER_ATTEN_BASE);
}

void ProcCmd_Motor(t_pc_cmd* cmd)
{
     424:	defff504 	addi	sp,sp,-44
     428:	dc000915 	stw	r16,36(sp)
     42c:	dfc00a15 	stw	ra,40(sp)
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     430:	22400143 	ldbu	r9,5(r4)
     434:	21c00183 	ldbu	r7,6(r4)
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     438:	21800243 	ldbu	r6,9(r4)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     43c:	220001c3 	ldbu	r8,7(r4)
	else
		reset_position(STEPPER_ATTEN_BASE);
}

void ProcCmd_Motor(t_pc_cmd* cmd)
{
     440:	2021883a 	mov	r16,r4
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     444:	380e943a 	slli	r7,r7,16
     448:	4812923a 	slli	r9,r9,8

void ProcCmd_Motor(t_pc_cmd* cmd)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;
     44c:	21000043 	ldbu	r4,1(r4)

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     450:	80c00203 	ldbu	r3,8(r16)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     454:	81400103 	ldbu	r5,4(r16)
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     458:	300c923a 	slli	r6,r6,8
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     45c:	4010963a 	slli	r8,r8,24
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);

	switch (cmd->data[0])
     460:	808000c3 	ldbu	r2,3(r16)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     464:	49d2b03a 	or	r9,r9,r7

void ProcCmd_Motor(t_pc_cmd* cmd)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;
     468:	210001d8 	cmpnei	r4,r4,7

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     46c:	4952b03a 	or	r9,r9,r5

void ProcCmd_Motor(t_pc_cmd* cmd)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;
     470:	200f883a 	mov	r7,r4

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     474:	30c8b03a 	or	r4,r6,r3

	switch (cmd->data[0])
     478:	00c00184 	movi	r3,6
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     47c:	4a10b03a 	or	r8,r9,r8
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);

	switch (cmd->data[0])
     480:	18801036 	bltu	r3,r2,4c4 <ProcCmd_Motor+0xa0>
     484:	1085883a 	add	r2,r2,r2
     488:	1085883a 	add	r2,r2,r2
     48c:	00c00034 	movhi	r3,0
     490:	18c12804 	addi	r3,r3,1184
     494:	10c5883a 	add	r2,r2,r3
     498:	10800017 	ldw	r2,0(r2)
     49c:	1000683a 	jmp	r2
     4a0:	00000528 	cmpgeui	zero,zero,20
     4a4:	00000544 	movi	zero,21
     4a8:	00000560 	cmpeqi	zero,zero,21
     4ac:	00000578 	rdprs	zero,zero,21
     4b0:	00000598 	cmpnei	zero,zero,22
     4b4:	000004d4 	movui	zero,19
     4b8:	000004bc 	xorhi	zero,zero,18
				pack.data[3] = (position>>24)&0xff;
				send_cmd2pc(&pack);
			} break;
	case cmd_reset_position:
				{
					reset_drive_position(motor);
     4bc:	39003fcc 	andi	r4,r7,255
     4c0:	000040c0 	call	40c <reset_drive_position>
				} break;
	}
}
     4c4:	dfc00a17 	ldw	ra,40(sp)
     4c8:	dc000917 	ldw	r16,36(sp)
     4cc:	dec00b04 	addi	sp,sp,44
     4d0:	f800283a 	ret
			{
			drive_change_pos(position,speed,0,motor);
			} break;
	case cmd_read_position:
			{
				position = drive_pos(motor);
     4d4:	39003fcc 	andi	r4,r7,255
     4d8:	00003f40 	call	3f4 <drive_pos>
				t_pc_cmd pack;
				pack.sign = SIGN;
				pack.code = cmd->code;
     4dc:	81c00043 	ldbu	r7,1(r16)
				pack.dlen = 4;
				pack.data[0] = position&0xff;   //position
				pack.data[1] = (position>>8)&0xff;
     4e0:	100cd23a 	srli	r6,r2,8
				pack.data[2] = (position>>16)&0xff;
     4e4:	100ad43a 	srli	r5,r2,16
				pack.data[3] = (position>>24)&0xff;
     4e8:	1006d63a 	srli	r3,r2,24
			} break;
	case cmd_read_position:
			{
				position = drive_pos(motor);
				t_pc_cmd pack;
				pack.sign = SIGN;
     4ec:	020016c4 	movi	r8,91
				pack.code = cmd->code;
     4f0:	d9c00045 	stb	r7,1(sp)
				pack.dlen = 4;
				pack.data[0] = position&0xff;   //position
				pack.data[1] = (position>>8)&0xff;
				pack.data[2] = (position>>16)&0xff;
				pack.data[3] = (position>>24)&0xff;
				send_cmd2pc(&pack);
     4f4:	d809883a 	mov	r4,sp
			{
				position = drive_pos(motor);
				t_pc_cmd pack;
				pack.sign = SIGN;
				pack.code = cmd->code;
				pack.dlen = 4;
     4f8:	01c00104 	movi	r7,4
			} break;
	case cmd_read_position:
			{
				position = drive_pos(motor);
				t_pc_cmd pack;
				pack.sign = SIGN;
     4fc:	da000005 	stb	r8,0(sp)
				pack.code = cmd->code;
				pack.dlen = 4;
     500:	d9c00085 	stb	r7,2(sp)
				pack.data[0] = position&0xff;   //position
     504:	d88000c5 	stb	r2,3(sp)
				pack.data[1] = (position>>8)&0xff;
     508:	d9800105 	stb	r6,4(sp)
				pack.data[2] = (position>>16)&0xff;
     50c:	d9400145 	stb	r5,5(sp)
				pack.data[3] = (position>>24)&0xff;
     510:	d8c00185 	stb	r3,6(sp)
				send_cmd2pc(&pack);
     514:	00008540 	call	854 <send_cmd2pc>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     518:	dfc00a17 	ldw	ra,40(sp)
     51c:	dc000917 	ldw	r16,36(sp)
     520:	dec00b04 	addi	sp,sp,44
     524:	f800283a 	ret

	switch (cmd->data[0])
	{
	case cmd_go_forward:
			{
			open_drive(speed,motor);
     528:	39403fcc 	andi	r5,r7,255
     52c:	4009883a 	mov	r4,r8
     530:	00003680 	call	368 <open_drive>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     534:	dfc00a17 	ldw	ra,40(sp)
     538:	dc000917 	ldw	r16,36(sp)
     53c:	dec00b04 	addi	sp,sp,44
     540:	f800283a 	ret
			{
			open_drive(speed,motor);
			} break;
	case cmd_go_back:
			{
			close_drive(speed,motor);
     544:	39403fcc 	andi	r5,r7,255
     548:	4009883a 	mov	r4,r8
     54c:	000038c0 	call	38c <close_drive>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     550:	dfc00a17 	ldw	ra,40(sp)
     554:	dc000917 	ldw	r16,36(sp)
     558:	dec00b04 	addi	sp,sp,44
     55c:	f800283a 	ret
			{
			close_drive(speed,motor);
			} break;
	case cmd_stop:
			{
			stop_drive(motor);
     560:	39003fcc 	andi	r4,r7,255
     564:	00003ac0 	call	3ac <stop_drive>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     568:	dfc00a17 	ldw	ra,40(sp)
     56c:	dc000917 	ldw	r16,36(sp)
     570:	dec00b04 	addi	sp,sp,44
     574:	f800283a 	ret
			{
			stop_drive(motor);
			} break;
	case cmd_go_forward_on_distance:
			{
			drive_change_pos(position,speed,1,motor);
     578:	39c03fcc 	andi	r7,r7,255
     57c:	400b883a 	mov	r5,r8
     580:	01800044 	movi	r6,1
     584:	00003c40 	call	3c4 <drive_change_pos>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     588:	dfc00a17 	ldw	ra,40(sp)
     58c:	dc000917 	ldw	r16,36(sp)
     590:	dec00b04 	addi	sp,sp,44
     594:	f800283a 	ret
			{
			drive_change_pos(position,speed,1,motor);
			} break;
	case cmd_go_back_on_distance:
			{
			drive_change_pos(position,speed,0,motor);
     598:	39c03fcc 	andi	r7,r7,255
     59c:	400b883a 	mov	r5,r8
     5a0:	000d883a 	mov	r6,zero
     5a4:	00003c40 	call	3c4 <drive_change_pos>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     5a8:	dfc00a17 	ldw	ra,40(sp)
     5ac:	dc000917 	ldw	r16,36(sp)
     5b0:	dec00b04 	addi	sp,sp,44
     5b4:	f800283a 	ret

000005b8 <uart_rx_interrupt_handler>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void uart_rx_interrupt_handler(void* context)
#else
static void uart_rx_interrupt_handler(void* context, alt_u32 id)
#endif
{
     5b8:	defffe04 	addi	sp,sp,-8
	unsigned int status = IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE);
     5bc:	00a4aa14 	movui	r2,37544
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void uart_rx_interrupt_handler(void* context)
#else
static void uart_rx_interrupt_handler(void* context, alt_u32 id)
#endif
{
     5c0:	dfc00115 	stw	ra,4(sp)
     5c4:	dc000015 	stw	r16,0(sp)
	unsigned int status = IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE);
     5c8:	10800037 	ldwio	r2,0(r2)
	unsigned int rx_data = IORD_ALTERA_AVALON_UART_RXDATA(PC_UART_BASE); //reading and clearing interrupt flag
     5cc:	00e4a814 	movui	r3,37536
     5d0:	19000037 	ldwio	r4,0(r3)
	if (status&ALTERA_AVALON_UART_STATUS_RRDY_MSK)
     5d4:	1080200c 	andi	r2,r2,128
     5d8:	10000e26 	beq	r2,zero,614 <uart_rx_interrupt_handler+0x5c>
	{
		if (com.rx_byte_cnt<(UART_RX_BUF_SIZE-1))
     5dc:	04000034 	movhi	r16,0
     5e0:	84176904 	addi	r16,r16,23972
     5e4:	8080080b 	ldhu	r2,32(r16)
     5e8:	01401f84 	movi	r5,126
     5ec:	10ffffcc 	andi	r3,r2,65535
     5f0:	28c00c2e 	bgeu	r5,r3,624 <uart_rx_interrupt_handler+0x6c>
			com.rx_buf[com.rx_byte_cnt]=rx_data;
			com.rx_byte_cnt++;
		}
		else
		{
			com.error=1;
     5f4:	00800044 	movi	r2,1
     5f8:	80800745 	stb	r2,29(r16)
		}
		com.bus_is_busy=1;
     5fc:	00800044 	movi	r2,1
     600:	80800405 	stb	r2,16(r16)
		com.last_byte_tick_stamp=get_system_time();
     604:	0001b480 	call	1b48 <get_system_time>
     608:	80800615 	stw	r2,24(r16)
		com.last_byte_timestamp=get_sys_timer_value();
     60c:	0001b2c0 	call	1b2c <get_sys_timer_value>
     610:	80800515 	stw	r2,20(r16)
	}
}
     614:	dfc00117 	ldw	ra,4(sp)
     618:	dc000017 	ldw	r16,0(sp)
     61c:	dec00204 	addi	sp,sp,8
     620:	f800283a 	ret
	unsigned int rx_data = IORD_ALTERA_AVALON_UART_RXDATA(PC_UART_BASE); //reading and clearing interrupt flag
	if (status&ALTERA_AVALON_UART_STATUS_RRDY_MSK)
	{
		if (com.rx_byte_cnt<(UART_RX_BUF_SIZE-1))
		{
			com.rx_buf[com.rx_byte_cnt]=rx_data;
     624:	80c7883a 	add	r3,r16,r3
			com.rx_byte_cnt++;
     628:	10800044 	addi	r2,r2,1
	unsigned int rx_data = IORD_ALTERA_AVALON_UART_RXDATA(PC_UART_BASE); //reading and clearing interrupt flag
	if (status&ALTERA_AVALON_UART_STATUS_RRDY_MSK)
	{
		if (com.rx_byte_cnt<(UART_RX_BUF_SIZE-1))
		{
			com.rx_buf[com.rx_byte_cnt]=rx_data;
     62c:	19000885 	stb	r4,34(r3)
			com.rx_byte_cnt++;
     630:	8080080d 	sth	r2,32(r16)
     634:	003ff106 	br	5fc <_gp+0xffff2f98>

00000638 <register_uart_interrupt>:
		com.last_byte_timestamp=get_sys_timer_value();
	}
}

void register_uart_interrupt(t_rs485_config *c)
{
     638:	2005883a 	mov	r2,r4
	#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
	alt_ic_isr_register(c->controller.interr_id, c->controller.irq, uart_rx_interrupt_handler, uart_context_ptr, 0x0);
     63c:	11400117 	ldw	r5,4(r2)
     640:	21000217 	ldw	r4,8(r4)
     644:	d1e00017 	ldw	r7,-32768(gp)
		com.last_byte_timestamp=get_sys_timer_value();
	}
}

void register_uart_interrupt(t_rs485_config *c)
{
     648:	defffe04 	addi	sp,sp,-8
	#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
	alt_ic_isr_register(c->controller.interr_id, c->controller.irq, uart_rx_interrupt_handler, uart_context_ptr, 0x0);
     64c:	d8000015 	stw	zero,0(sp)
     650:	01800034 	movhi	r6,0
     654:	31816e04 	addi	r6,r6,1464
		com.last_byte_timestamp=get_sys_timer_value();
	}
}

void register_uart_interrupt(t_rs485_config *c)
{
     658:	dfc00115 	stw	ra,4(sp)
	#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
	alt_ic_isr_register(c->controller.interr_id, c->controller.irq, uart_rx_interrupt_handler, uart_context_ptr, 0x0);
     65c:	0003ae40 	call	3ae4 <alt_ic_isr_register>
	#else
	alt_irq_register(c->controller.irq, uart_context_ptr, uart_rx_interrupt_handler);
	#endif
}
     660:	dfc00117 	ldw	ra,4(sp)
     664:	dec00204 	addi	sp,sp,8
     668:	f800283a 	ret

0000066c <rs485_init>:


void rs485_init(t_rs485_config *c)
{
     66c:	defffe04 	addi	sp,sp,-8
     670:	dfc00115 	stw	ra,4(sp)
     674:	dc000015 	stw	r16,0(sp)
	c->controller.base	=			(alt_u32)PC_UART_BASE;
     678:	00a4a814 	movui	r2,37536
     67c:	20800015 	stw	r2,0(r4)
	c->controller.irq	=			(alt_u32)PC_UART_IRQ;
     680:	00800044 	movi	r2,1
     684:	20800115 	stw	r2,4(r4)
	c->controller.interr_id =		(alt_u32)PC_UART_IRQ_INTERRUPT_CONTROLLER_ID;
	c->controller.speed_divider =	(alt_u32)UART_DIVIDER;
     688:	0080d944 	movi	r2,869

void rs485_init(t_rs485_config *c)
{
	c->controller.base	=			(alt_u32)PC_UART_BASE;
	c->controller.irq	=			(alt_u32)PC_UART_IRQ;
	c->controller.interr_id =		(alt_u32)PC_UART_IRQ_INTERRUPT_CONTROLLER_ID;
     68c:	20000215 	stw	zero,8(r4)
	c->controller.speed_divider =	(alt_u32)UART_DIVIDER;
     690:	20800315 	stw	r2,12(r4)
	c->driver_direction = 			reciever_mode;
     694:	20000785 	stb	zero,30(r4)
	c->rx_buf_full = 				0;
     698:	20000705 	stb	zero,28(r4)
	c->error = 						0;
     69c:	20000745 	stb	zero,29(r4)
	c->rx_byte_cnt = 				0;
     6a0:	2000080d 	sth	zero,32(r4)
	c->bus_is_busy = 				0;
     6a4:	20000405 	stb	zero,16(r4)
	#endif
}


void rs485_init(t_rs485_config *c)
{
     6a8:	2021883a 	mov	r16,r4
	c->driver_direction = 			reciever_mode;
	c->rx_buf_full = 				0;
	c->error = 						0;
	c->rx_byte_cnt = 				0;
	c->bus_is_busy = 				0;
	c->last_byte_timestamp = 		get_sys_timer_value();
     6ac:	0001b2c0 	call	1b2c <get_sys_timer_value>
     6b0:	80800515 	stw	r2,20(r16)
	c->last_byte_tick_stamp = 		get_system_time();
     6b4:	0001b480 	call	1b48 <get_system_time>
	memset(c->rx_buf,0,sizeof(c->rx_buf));
     6b8:	81000884 	addi	r4,r16,34
	c->rx_buf_full = 				0;
	c->error = 						0;
	c->rx_byte_cnt = 				0;
	c->bus_is_busy = 				0;
	c->last_byte_timestamp = 		get_sys_timer_value();
	c->last_byte_tick_stamp = 		get_system_time();
     6bc:	80800615 	stw	r2,24(r16)
	memset(c->rx_buf,0,sizeof(c->rx_buf));
     6c0:	000b883a 	mov	r5,zero
     6c4:	01802004 	movi	r6,128
     6c8:	00039740 	call	3974 <memset>
	register_uart_interrupt(c);
     6cc:	8009883a 	mov	r4,r16
}
     6d0:	dfc00117 	ldw	ra,4(sp)
     6d4:	dc000017 	ldw	r16,0(sp)
     6d8:	dec00204 	addi	sp,sp,8
	c->rx_byte_cnt = 				0;
	c->bus_is_busy = 				0;
	c->last_byte_timestamp = 		get_sys_timer_value();
	c->last_byte_tick_stamp = 		get_system_time();
	memset(c->rx_buf,0,sizeof(c->rx_buf));
	register_uart_interrupt(c);
     6dc:	00006381 	jmpi	638 <register_uart_interrupt>

000006e0 <integrity_check>:
}

alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
     6e0:	20800083 	ldbu	r2,2(r4)
	alt_u8 crc = calculate_crc(start,dlen+3);
     6e4:	11c000c4 	addi	r7,r2,3

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     6e8:	39c03fcc 	andi	r7,r7,255
     6ec:	38001026 	beq	r7,zero,730 <integrity_check+0x50>
     6f0:	0007883a 	mov	r3,zero
     6f4:	000b883a 	mov	r5,zero
		for (i=0;i<c->rx_byte_cnt;i++)
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
	}
}

alt_8 integrity_check(alt_u8 *start)
     6f8:	20cd883a 	add	r6,r4,r3
alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
     6fc:	31800003 	ldbu	r6,0(r6)
     700:	18c00044 	addi	r3,r3,1
     704:	298af03a 	xor	r5,r5,r6

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     708:	19fffb16 	blt	r3,r7,6f8 <_gp+0xffff3094>
alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
     70c:	10c03fcc 	andi	r3,r2,255
     710:	20c9883a 	add	r4,r4,r3
     714:	20c000c3 	ldbu	r3,3(r4)
     718:	29403fcc 	andi	r5,r5,255
     71c:	1940021e 	bne	r3,r5,728 <integrity_check+0x48>
		pack_len = 4+dlen;
     720:	10800104 	addi	r2,r2,4
     724:	f800283a 	ret
	}
}

alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
     728:	00bfffc4 	movi	r2,-1
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
		pack_len = 4+dlen;
	return pack_len;
}
     72c:	f800283a 	ret

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
     730:	000b883a 	mov	r5,zero
     734:	003ff506 	br	70c <_gp+0xffff30a8>

00000738 <calculate_crc>:
	alt_16 i = 0;
	for (i=0;i<size;i++)
     738:	29403fcc 	andi	r5,r5,255
     73c:	28000826 	beq	r5,zero,760 <calculate_crc+0x28>
     740:	0007883a 	mov	r3,zero
     744:	0005883a 	mov	r2,zero
	if (crc==start[3+dlen])
		pack_len = 4+dlen;
	return pack_len;
}

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
     748:	20cd883a 	add	r6,r4,r3
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
     74c:	31800003 	ldbu	r6,0(r6)
     750:	18c00044 	addi	r3,r3,1
     754:	1184f03a 	xor	r2,r2,r6

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     758:	197ffb16 	blt	r3,r5,748 <_gp+0xffff30e4>
     75c:	f800283a 	ret
	return pack_len;
}

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
     760:	0005883a 	mov	r2,zero
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
	return buffer;
}
     764:	f800283a 	ret

00000768 <send_byte_by_uart>:

alt_u8 send_byte_by_uart(unsigned char tx_byte)
{
     768:	deffff04 	addi	sp,sp,-4
     76c:	dfc00015 	stw	ra,0(sp)
    IOWR_ALTERA_AVALON_UART_TXDATA (PC_UART_BASE, tx_byte);
     770:	21003fcc 	andi	r4,r4,255
     774:	00a4a914 	movui	r2,37540
     778:	11000035 	stwio	r4,0(r2)
    while (!(IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE)&ALTERA_AVALON_UART_STATUS_TMT_MSK));
     77c:	00e4aa14 	movui	r3,37544
     780:	18800037 	ldwio	r2,0(r3)
     784:	1080080c 	andi	r2,r2,32
     788:	103ffd26 	beq	r2,zero,780 <_gp+0xffff311c>
    simple_delay(100);
     78c:	01001904 	movi	r4,100
     790:	0001b500 	call	1b50 <simple_delay>
    return 1;
}
     794:	00800044 	movi	r2,1
     798:	dfc00017 	ldw	ra,0(sp)
     79c:	dec00104 	addi	sp,sp,4
     7a0:	f800283a 	ret

000007a4 <send_message2pc>:

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
{
     7a4:	defffc04 	addi	sp,sp,-16
     7a8:	dc800215 	stw	r18,8(sp)
     7ac:	dc400115 	stw	r17,4(sp)
     7b0:	dc000015 	stw	r16,0(sp)
     7b4:	dfc00315 	stw	ra,12(sp)
	alt_16 i = 0;
	for (i=0;i<len;i++)
     7b8:	2c403fcc 	andi	r17,r5,255
    simple_delay(100);
    return 1;
}

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
{
     7bc:	2025883a 	mov	r18,r4
	alt_16 i = 0;
	for (i=0;i<len;i++)
     7c0:	0021883a 	mov	r16,zero
     7c4:	88000526 	beq	r17,zero,7dc <send_message2pc+0x38>
    while (!(IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE)&ALTERA_AVALON_UART_STATUS_TMT_MSK));
    simple_delay(100);
    return 1;
}

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
     7c8:	9405883a 	add	r2,r18,r16
{
	alt_16 i = 0;
	for (i=0;i<len;i++)
		send_byte_by_uart(msg[i]);
     7cc:	11000003 	ldbu	r4,0(r2)
     7d0:	84000044 	addi	r16,r16,1
     7d4:	00007680 	call	768 <send_byte_by_uart>
}

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
{
	alt_16 i = 0;
	for (i=0;i<len;i++)
     7d8:	847ffb16 	blt	r16,r17,7c8 <_gp+0xffff3164>
		send_byte_by_uart(msg[i]);
	return 1;
}
     7dc:	00800044 	movi	r2,1
     7e0:	dfc00317 	ldw	ra,12(sp)
     7e4:	dc800217 	ldw	r18,8(sp)
     7e8:	dc400117 	ldw	r17,4(sp)
     7ec:	dc000017 	ldw	r16,0(sp)
     7f0:	dec00404 	addi	sp,sp,16
     7f4:	f800283a 	ret

000007f8 <set_rs485_driver_dir>:

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
     7f8:	21003fcc 	andi	r4,r4,255
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
     7fc:	00a48014 	movui	r2,37376
	return 1;
}

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
     800:	2000021e 	bne	r4,zero,80c <set_rs485_driver_dir+0x14>
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
	else //reciever
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
     804:	10000035 	stwio	zero,0(r2)
     808:	f800283a 	ret
}

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
     80c:	00c00044 	movi	r3,1
     810:	10c00035 	stwio	r3,0(r2)
     814:	f800283a 	ret

00000818 <msg_crc>:

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     818:	29403fcc 	andi	r5,r5,255
     81c:	28000826 	beq	r5,zero,840 <msg_crc+0x28>
     820:	0007883a 	mov	r3,zero
     824:	0005883a 	mov	r2,zero
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
	else //reciever
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
}

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
     828:	20cd883a 	add	r6,r4,r3
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
		crc=crc^ptr[i];
     82c:	31800003 	ldbu	r6,0(r6)
     830:	18c00044 	addi	r3,r3,1
     834:	1184f03a 	xor	r2,r2,r6

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     838:	197ffb16 	blt	r3,r5,828 <_gp+0xffff31c4>
     83c:	f800283a 	ret
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
}

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
     840:	0005883a 	mov	r2,zero
	alt_16 i = 0;
	for (i=0;i<len;i++)
		crc=crc^ptr[i];
	return crc;
}
     844:	f800283a 	ret

00000848 <com_init>:

//**************************************************************************************************************
void com_init()
{
	rs485_init(&com);
     848:	01000034 	movhi	r4,0
     84c:	21176904 	addi	r4,r4,23972
     850:	000066c1 	jmpi	66c <rs485_init>

00000854 <send_cmd2pc>:
		default: break;
	}
}

alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
     854:	defffb04 	addi	sp,sp,-20
     858:	dc000015 	stw	r16,0(sp)
     85c:	dfc00415 	stw	ra,16(sp)
     860:	dcc00315 	stw	r19,12(sp)
     864:	dc800215 	stw	r18,8(sp)
     868:	dc400115 	stw	r17,4(sp)
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
     86c:	24400083 	ldbu	r17,2(r4)
		default: break;
	}
}

alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
     870:	2021883a 	mov	r16,r4
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
     874:	890000c4 	addi	r4,r17,3

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     878:	21003fcc 	andi	r4,r4,255
alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
	//unsigned char crc = msg_crc(ptr,dlen);
	cmd->data[cmd->dlen] = msg_crc(ptr,dlen);
     87c:	89803fcc 	andi	r6,r17,255

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     880:	20001d26 	beq	r4,zero,8f8 <send_cmd2pc+0xa4>
     884:	0005883a 	mov	r2,zero
     888:	0007883a 	mov	r3,zero
			break;
		default: break;
	}
}

alt_u8 send_cmd2pc(t_pc_cmd *cmd)
     88c:	808b883a 	add	r5,r16,r2
alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
		crc=crc^ptr[i];
     890:	29400003 	ldbu	r5,0(r5)
     894:	10800044 	addi	r2,r2,1
     898:	1946f03a 	xor	r3,r3,r5

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     89c:	113ffb16 	blt	r2,r4,88c <_gp+0xffff3228>
alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
	//unsigned char crc = msg_crc(ptr,dlen);
	cmd->data[cmd->dlen] = msg_crc(ptr,dlen);
     8a0:	8185883a 	add	r2,r16,r6
     8a4:	10c000c5 	stb	r3,3(r2)
}

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
     8a8:	04800044 	movi	r18,1
     8ac:	04e48014 	movui	r19,37376
     8b0:	9c800035 	stwio	r18,0(r19)
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
	//unsigned char crc = msg_crc(ptr,dlen);
	cmd->data[cmd->dlen] = msg_crc(ptr,dlen);
	set_rs485_driver_dir(driver_enable);
	simple_delay(1000);
     8b4:	0100fa04 	movi	r4,1000
     8b8:	0001b500 	call	1b50 <simple_delay>
	send_message2pc(ptr,dlen+1); //+1 for crc
     8bc:	89400104 	addi	r5,r17,4
     8c0:	8009883a 	mov	r4,r16
     8c4:	29403fcc 	andi	r5,r5,255
     8c8:	00007a40 	call	7a4 <send_message2pc>
	//send_byte_by_uart(crc);
	simple_delay(1000);
     8cc:	0100fa04 	movi	r4,1000
     8d0:	0001b500 	call	1b50 <simple_delay>
void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
	else //reciever
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
     8d4:	98000035 	stwio	zero,0(r19)
	send_message2pc(ptr,dlen+1); //+1 for crc
	//send_byte_by_uart(crc);
	simple_delay(1000);
	set_rs485_driver_dir(rec_enable);
	return 1;
}
     8d8:	9005883a 	mov	r2,r18
     8dc:	dfc00417 	ldw	ra,16(sp)
     8e0:	dcc00317 	ldw	r19,12(sp)
     8e4:	dc800217 	ldw	r18,8(sp)
     8e8:	dc400117 	ldw	r17,4(sp)
     8ec:	dc000017 	ldw	r16,0(sp)
     8f0:	dec00504 	addi	sp,sp,20
     8f4:	f800283a 	ret
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
}

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
     8f8:	0007883a 	mov	r3,zero
     8fc:	003fe806 	br	8a0 <_gp+0xffff323c>

00000900 <command_handler>:
{
	rs485_routine(&com);
}

void command_handler(alt_u8 *new_cmd)
{
     900:	defff604 	addi	sp,sp,-40
     904:	dfc00915 	stw	ra,36(sp)
	t_pc_cmd *cmd = (t_pc_cmd*)new_cmd;
	switch (cmd->code)
     908:	20800043 	ldbu	r2,1(r4)
     90c:	00c00144 	movi	r3,5
     910:	10c03126 	beq	r2,r3,9d8 <command_handler+0xd8>
     914:	18800a2e 	bgeu	r3,r2,940 <command_handler+0x40>
     918:	00c00284 	movi	r3,10
     91c:	10c02226 	beq	r2,r3,9a8 <command_handler+0xa8>
     920:	18801236 	bltu	r3,r2,96c <command_handler+0x6c>
     924:	10bffe44 	addi	r2,r2,-7
     928:	00c00044 	movi	r3,1
     92c:	18800136 	bltu	r3,r2,934 <command_handler+0x34>
			ProcCmd_Laser(cmd);
			break;
		case PCCOM_ACCELEROMETER: break;
		case PCCOM_STEPPER_IRIS:
		case PCCOM_STEPPER_ATTEN:
			ProcCmd_Motor(cmd);
     930:	00004240 	call	424 <ProcCmd_Motor>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     934:	dfc00917 	ldw	ra,36(sp)
     938:	dec00a04 	addi	sp,sp,40
     93c:	f800283a 	ret
}

void command_handler(alt_u8 *new_cmd)
{
	t_pc_cmd *cmd = (t_pc_cmd*)new_cmd;
	switch (cmd->code)
     940:	00c00044 	movi	r3,1
     944:	10c02026 	beq	r2,r3,9c8 <command_handler+0xc8>
     948:	10000e26 	beq	r2,zero,984 <command_handler+0x84>
     94c:	00c00084 	movi	r3,2
     950:	10c01926 	beq	r2,r3,9b8 <command_handler+0xb8>
     954:	00c00104 	movi	r3,4
     958:	10fff61e 	bne	r2,r3,934 <_gp+0xffff32d0>
			break;
		case PCCOM_SAMPLE_LOADER:
			//ProcCmd_SampleLoader(cmd);
			break;
		case PCCOM_TEST_GENERATOR:
			ProcCmd_PulseGen(cmd);
     95c:	0000d0c0 	call	d0c <ProcCmd_PulseGen>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     960:	dfc00917 	ldw	ra,36(sp)
     964:	dec00a04 	addi	sp,sp,40
     968:	f800283a 	ret
}

void command_handler(alt_u8 *new_cmd)
{
	t_pc_cmd *cmd = (t_pc_cmd*)new_cmd;
	switch (cmd->code)
     96c:	00c03784 	movi	r3,222
     970:	10fff01e 	bne	r2,r3,934 <_gp+0xffff32d0>
			break;
		case PCCOM_MODE_SWITCHER:

			 break;
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
     974:	0000d600 	call	d60 <ProcCmd_Rangefinder>
			break;
		default: break;
	}
}
     978:	dfc00917 	ldw	ra,36(sp)
     97c:	dec00a04 	addi	sp,sp,40
     980:	f800283a 	ret
			{
				t_pc_cmd echo;
				echo.sign=0x5B;
				echo.dlen=0;
				echo.code=0x0;
				send_cmd2pc(&echo);
     984:	d809883a 	mov	r4,sp
	switch (cmd->code)
	{
		case PCCOM_ECHO:
			{
				t_pc_cmd echo;
				echo.sign=0x5B;
     988:	008016c4 	movi	r2,91
     98c:	d8800005 	stb	r2,0(sp)
				echo.dlen=0;
     990:	d8000085 	stb	zero,2(sp)
				echo.code=0x0;
     994:	d8000045 	stb	zero,1(sp)
				send_cmd2pc(&echo);
     998:	00008540 	call	854 <send_cmd2pc>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     99c:	dfc00917 	ldw	ra,36(sp)
     9a0:	dec00a04 	addi	sp,sp,40
     9a4:	f800283a 	ret
		case PCCOM_STEPPER_ATTEN:
			ProcCmd_Motor(cmd);
			break;
		case PCCOM_AMPLIFIER: break;
		case PCCOM_APD_SOURCE:
			ProcCmd_APD(cmd);
     9a8:	00003580 	call	358 <ProcCmd_APD>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     9ac:	dfc00917 	ldw	ra,36(sp)
     9b0:	dec00a04 	addi	sp,sp,40
     9b4:	f800283a 	ret
			break;
		case PCCOM_VGA:
			ProcCmd_VGA(cmd);
			break;
		case PCCOM_TDC:
			ProcCmd_TDC(cmd);
     9b8:	000196c0 	call	196c <ProcCmd_TDC>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     9bc:	dfc00917 	ldw	ra,36(sp)
     9c0:	dec00a04 	addi	sp,sp,40
     9c4:	f800283a 	ret
				echo.code=0x0;
				send_cmd2pc(&echo);
			}
			break;
		case PCCOM_VGA:
			ProcCmd_VGA(cmd);
     9c8:	00001cc0 	call	1cc <ProcCmd_VGA>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     9cc:	dfc00917 	ldw	ra,36(sp)
     9d0:	dec00a04 	addi	sp,sp,40
     9d4:	f800283a 	ret
			break;
		case PCCOM_TEST_GENERATOR:
			ProcCmd_PulseGen(cmd);
			break;
		case PCCOM_LASER:
			ProcCmd_Laser(cmd);
     9d8:	00002580 	call	258 <ProcCmd_Laser>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     9dc:	dfc00917 	ldw	ra,36(sp)
     9e0:	dec00a04 	addi	sp,sp,40
     9e4:	f800283a 	ret

000009e8 <rs485_routine>:
}



void rs485_routine(t_rs485_config *c)
{
     9e8:	defff804 	addi	sp,sp,-32
     9ec:	dfc00715 	stw	ra,28(sp)
     9f0:	dc400115 	stw	r17,4(sp)
     9f4:	dc000015 	stw	r16,0(sp)
     9f8:	dd800615 	stw	r22,24(sp)
     9fc:	2021883a 	mov	r16,r4
     a00:	dd400515 	stw	r21,20(sp)
     a04:	dd000415 	stw	r20,16(sp)
     a08:	dcc00315 	stw	r19,12(sp)
     a0c:	dc800215 	stw	r18,8(sp)
	alt_u8 bytes_to_delete = 0; //   ,   .    ,  .
	alt_16 i = 0;
	alt_8 pack_len = -1;
	alt_16 last_start = -1;
	alt_u32 current_sys_time = get_system_time();
     a10:	0001b480 	call	1b48 <get_system_time>
     a14:	1023883a 	mov	r17,r2
	alt_u32 current_timer_value = get_sys_timer_value();
     a18:	0001b2c0 	call	1b2c <get_sys_timer_value>

	if (com.bus_is_busy)
     a1c:	00c00034 	movhi	r3,0
     a20:	18d76904 	addi	r3,r3,23972
     a24:	19000403 	ldbu	r4,16(r3)
     a28:	20000426 	beq	r4,zero,a3c <rs485_routine+0x54>
	{
		if ((current_sys_time>com.last_byte_tick_stamp+1)||(current_timer_value>com.last_byte_timestamp+BUS_BUSY_DELAY))
     a2c:	19000617 	ldw	r4,24(r3)
     a30:	21000044 	addi	r4,r4,1
     a34:	2440632e 	bgeu	r4,r17,bc4 <rs485_routine+0x1dc>
			com.bus_is_busy=0;
		}
		else if (com.last_byte_timestamp>current_timer_value)
		{
			if (current_timer_value + SYS_TIMER_TICK_PERIOD > com.last_byte_timestamp + BUS_BUSY_DELAY)
			com.bus_is_busy=0;
     a38:	18000405 	stb	zero,16(r3)
		}
	}

	if (!com.bus_is_busy)
		if (c->rx_byte_cnt>(PC_MIN_MSG_SIZE-1)) //       ,    
     a3c:	8280080b 	ldhu	r10,32(r16)
     a40:	008000c4 	movi	r2,3
     a44:	523fffcc 	andi	r8,r10,65535
     a48:	1200542e 	bgeu	r2,r8,b9c <rs485_routine+0x1b4>
		{
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
     a4c:	000d883a 	mov	r6,zero
     a50:	00ffffc4 	movi	r3,-1
     a54:	0023883a 	mov	r17,zero
     a58:	0017883a 	mov	r11,zero
			{
				if (c->rx_buf[i] == SIGN) //      
     a5c:	04c016c4 	movi	r19,91
					}
					last_start = i;
				}
				else //  ,   .     .  ,        
				{
					if (last_start!=-1) //       ,       
     a60:	053fffc4 	movi	r20,-1
						if ((c->rx_byte_cnt-i)>=(c->rx_buf[i+2]+4)) // (c->rx_byte_cnt-i) -      ,  , (c->rx_buf[i+2]+4) -  
							{
								if (i+1>bytes_to_delete)
									bytes_to_delete = i+1; //    , ..     ,   
							}
						else if (c->rx_buf[i+2]>PAYLOAD_LEN_MAX) //  
     a64:	04800804 	movi	r18,32
     a68:	00001406 	br	abc <rs485_routine+0xd4>
					}
					last_start = i;
				}
				else //  ,   .     .  ,        
				{
					if (last_start!=-1) //       ,       
     a6c:	18bfffcc 	andi	r2,r3,65535
     a70:	10a0001c 	xori	r2,r2,32768
     a74:	10a00004 	addi	r2,r2,-32768
     a78:	15000626 	beq	r2,r20,a94 <rs485_routine+0xac>
					{
						alt_u8 last_dlen = c->rx_buf[last_start+2];
     a7c:	8085883a 	add	r2,r16,r2
						alt_u8 last_msg_end = last_start+4+last_dlen;
     a80:	10800903 	ldbu	r2,36(r2)
     a84:	19000104 	addi	r4,r3,4
     a88:	2085883a 	add	r2,r4,r2
						if (i>last_msg_end) //        ,   
     a8c:	10803fcc 	andi	r2,r2,255
     a90:	1180030e 	bge	r2,r6,aa0 <rs485_routine+0xb8>
							if (i+1>bytes_to_delete)
								bytes_to_delete=i+1;
					}
					else //     
					{
						if (i+1>bytes_to_delete)
     a94:	58803fcc 	andi	r2,r11,255
     a98:	30800116 	blt	r6,r2,aa0 <rs485_routine+0xb8>
							bytes_to_delete=i+1;
     a9c:	8ac00044 	addi	r11,r17,1
	}

	if (!com.bus_is_busy)
		if (c->rx_byte_cnt>(PC_MIN_MSG_SIZE-1)) //       ,    
		{
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
     aa0:	8c400044 	addi	r17,r17,1
     aa4:	89bfffcc 	andi	r6,r17,65535
     aa8:	523fffcc 	andi	r8,r10,65535
     aac:	31a0001c 	xori	r6,r6,32768
     ab0:	31a00004 	addi	r6,r6,-32768
     ab4:	40bfff44 	addi	r2,r8,-3
     ab8:	3080270e 	bge	r6,r2,b58 <rs485_routine+0x170>
			{
				if (c->rx_buf[i] == SIGN) //      
     abc:	8193883a 	add	r9,r16,r6
     ac0:	48800883 	ldbu	r2,34(r9)
     ac4:	14ffe91e 	bne	r2,r19,a6c <_gp+0xffff3408>
				{
					pack_len = integrity_check(c->rx_buf+i); //    
     ac8:	893fffcc 	andi	r4,r17,65535
     acc:	2120001c 	xori	r4,r4,32768
     ad0:	21200004 	addi	r4,r4,-32768
     ad4:	8109883a 	add	r4,r16,r4
     ad8:	21000884 	addi	r4,r4,34
}

alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
     adc:	23000083 	ldbu	r12,2(r4)
	alt_u8 crc = calculate_crc(start,dlen+3);
     ae0:	61c000c4 	addi	r7,r12,3

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     ae4:	39c03fcc 	andi	r7,r7,255
     ae8:	38005326 	beq	r7,zero,c38 <rs485_routine+0x250>
     aec:	0005883a 	mov	r2,zero
     af0:	0007883a 	mov	r3,zero
	register_uart_interrupt(c);
}



void rs485_routine(t_rs485_config *c)
     af4:	208b883a 	add	r5,r4,r2
alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
     af8:	29400003 	ldbu	r5,0(r5)
     afc:	10800044 	addi	r2,r2,1
     b00:	1946f03a 	xor	r3,r3,r5

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     b04:	11fffb16 	blt	r2,r7,af4 <_gp+0xffff3490>
alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
     b08:	60803fcc 	andi	r2,r12,255
     b0c:	2085883a 	add	r2,r4,r2
     b10:	108000c3 	ldbu	r2,3(r2)
     b14:	18c03fcc 	andi	r3,r3,255
     b18:	18803726 	beq	r3,r2,bf8 <rs485_routine+0x210>
						i+=pack_len;
					}
					else  // ,      
					{
						//,        .      ()      
						if ((c->rx_byte_cnt-i)>=(c->rx_buf[i+2]+4)) // (c->rx_byte_cnt-i) -      ,  , (c->rx_buf[i+2]+4) -  
     b1c:	48800903 	ldbu	r2,36(r9)
     b20:	4191c83a 	sub	r8,r8,r6
     b24:	10c000c4 	addi	r3,r2,3
     b28:	1a00300e 	bge	r3,r8,bec <rs485_routine+0x204>
								if (i+1>bytes_to_delete)
									bytes_to_delete = i+1; //    , ..     ,   
							}
						else if (c->rx_buf[i+2]>PAYLOAD_LEN_MAX) //  
							{
								if (i+1>bytes_to_delete)
     b2c:	58803fcc 	andi	r2,r11,255
     b30:	30802f16 	blt	r6,r2,bf0 <rs485_routine+0x208>
									bytes_to_delete = i+1; //    , ..     ,   
     b34:	8ac00044 	addi	r11,r17,1
     b38:	8807883a 	mov	r3,r17
	}

	if (!com.bus_is_busy)
		if (c->rx_byte_cnt>(PC_MIN_MSG_SIZE-1)) //       ,    
		{
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
     b3c:	8c400044 	addi	r17,r17,1
     b40:	89bfffcc 	andi	r6,r17,65535
     b44:	523fffcc 	andi	r8,r10,65535
     b48:	31a0001c 	xori	r6,r6,32768
     b4c:	31a00004 	addi	r6,r6,-32768
     b50:	40bfff44 	addi	r2,r8,-3
     b54:	30bfd916 	blt	r6,r2,abc <_gp+0xffff3458>
					}
				}
			}
		}

	if (bytes_to_delete)
     b58:	59c03fcc 	andi	r7,r11,255
     b5c:	38000f26 	beq	r7,zero,b9c <rs485_routine+0x1b4>
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
     b60:	5ac03fcc 	andi	r11,r11,255
     b64:	52d5c83a 	sub	r10,r10,r11
     b68:	8280080d 	sth	r10,32(r16)
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     b6c:	513fffcc 	andi	r4,r10,65535
     b70:	20000a26 	beq	r4,zero,b9c <rs485_routine+0x1b4>
	register_uart_interrupt(c);
}



void rs485_routine(t_rs485_config *c)
     b74:	21000044 	addi	r4,r4,1
     b78:	00800044 	movi	r2,1
	if (bytes_to_delete)
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     b7c:	000b883a 	mov	r5,zero
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
     b80:	8147883a 	add	r3,r16,r5
     b84:	19cb883a 	add	r5,r3,r7
     b88:	29800883 	ldbu	r6,34(r5)
	if (bytes_to_delete)
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     b8c:	100b883a 	mov	r5,r2
     b90:	10800044 	addi	r2,r2,1
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
     b94:	19800885 	stb	r6,34(r3)
	if (bytes_to_delete)
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     b98:	113ff91e 	bne	r2,r4,b80 <_gp+0xffff351c>
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
	}
}
     b9c:	dfc00717 	ldw	ra,28(sp)
     ba0:	dd800617 	ldw	r22,24(sp)
     ba4:	dd400517 	ldw	r21,20(sp)
     ba8:	dd000417 	ldw	r20,16(sp)
     bac:	dcc00317 	ldw	r19,12(sp)
     bb0:	dc800217 	ldw	r18,8(sp)
     bb4:	dc400117 	ldw	r17,4(sp)
     bb8:	dc000017 	ldw	r16,0(sp)
     bbc:	dec00804 	addi	sp,sp,32
     bc0:	f800283a 	ret
	alt_u32 current_sys_time = get_system_time();
	alt_u32 current_timer_value = get_sys_timer_value();

	if (com.bus_is_busy)
	{
		if ((current_sys_time>com.last_byte_tick_stamp+1)||(current_timer_value>com.last_byte_timestamp+BUS_BUSY_DELAY))
     bc4:	19000517 	ldw	r4,20(r3)
     bc8:	21538804 	addi	r5,r4,20000
     bcc:	28bf9a36 	bltu	r5,r2,a38 <_gp+0xffff33d4>
		{
			com.bus_is_busy=0;
		}
		else if (com.last_byte_timestamp>current_timer_value)
     bd0:	113ff22e 	bgeu	r2,r4,b9c <_gp+0xffff3538>
		{
			if (current_timer_value + SYS_TIMER_TICK_PERIOD > com.last_byte_timestamp + BUS_BUSY_DELAY)
     bd4:	010000b4 	movhi	r4,2
     bd8:	2121a804 	addi	r4,r4,-31072
     bdc:	1105883a 	add	r2,r2,r4
     be0:	28bfee2e 	bgeu	r5,r2,b9c <_gp+0xffff3538>
			com.bus_is_busy=0;
     be4:	18000405 	stb	zero,16(r3)
     be8:	003f9406 	br	a3c <_gp+0xffff33d8>
						if ((c->rx_byte_cnt-i)>=(c->rx_buf[i+2]+4)) // (c->rx_byte_cnt-i) -      ,  , (c->rx_buf[i+2]+4) -  
							{
								if (i+1>bytes_to_delete)
									bytes_to_delete = i+1; //    , ..     ,   
							}
						else if (c->rx_buf[i+2]>PAYLOAD_LEN_MAX) //  
     bec:	90bfcf36 	bltu	r18,r2,b2c <_gp+0xffff34c8>
							{
								if (i+1>bytes_to_delete)
     bf0:	8807883a 	mov	r3,r17
     bf4:	003faa06 	br	aa0 <_gp+0xffff343c>
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
		pack_len = 4+dlen;
     bf8:	65400104 	addi	r21,r12,4
     bfc:	a82d883a 	mov	r22,r21
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
			{
				if (c->rx_buf[i] == SIGN) //      
				{
					pack_len = integrity_check(c->rx_buf+i); //    
					if (pack_len>0) //  ,    
     c00:	b0803fcc 	andi	r2,r22,255
     c04:	1080201c 	xori	r2,r2,128
     c08:	10bfe004 	addi	r2,r2,-128
     c0c:	00bfc30e 	bge	zero,r2,b1c <_gp+0xffff34b8>
					{
						command_handler(c->rx_buf+i);
     c10:	00009000 	call	900 <command_handler>
						bytes_to_delete = i+pack_len;
						i+=pack_len;
     c14:	b0803fcc 	andi	r2,r22,255
     c18:	1080201c 	xori	r2,r2,128
     c1c:	10bfe004 	addi	r2,r2,-128
     c20:	8885883a 	add	r2,r17,r2
				{
					pack_len = integrity_check(c->rx_buf+i); //    
					if (pack_len>0) //  ,    
					{
						command_handler(c->rx_buf+i);
						bytes_to_delete = i+pack_len;
     c24:	ac57883a 	add	r11,r21,r17
						i+=pack_len;
     c28:	1007883a 	mov	r3,r2
     c2c:	1023883a 	mov	r17,r2
     c30:	8280080b 	ldhu	r10,32(r16)
     c34:	003f9a06 	br	aa0 <_gp+0xffff343c>
	return pack_len;
}

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
     c38:	0007883a 	mov	r3,zero
     c3c:	003fb206 	br	b08 <_gp+0xffff34a4>

00000c40 <com_routine>:
	rs485_init(&com);
}

void com_routine()
{
	rs485_routine(&com);
     c40:	01000034 	movhi	r4,0
     c44:	21176904 	addi	r4,r4,23972
     c48:	00009e81 	jmpi	9e8 <rs485_routine>

00000c4c <init_pulse_generator>:
test_pulse_parameter test_pulses[6];

void ProcCmd_PulseGen (t_pc_cmd *cmd);

void init_pulse_generator()
{
     c4c:	00800034 	movhi	r2,0
     c50:	10979284 	addi	r2,r2,24138
     c54:	10c00084 	addi	r3,r2,2

test_pulse_parameter test_pulses[6];

void ProcCmd_PulseGen (t_pc_cmd *cmd);

void init_pulse_generator()
     c58:	11800904 	addi	r6,r2,36
{
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	   test_pulses[i].len = 2;
     c5c:	01400084 	movi	r5,2
	   test_pulses[i].enable = 1;
     c60:	01000044 	movi	r4,1
void init_pulse_generator()
{
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	   test_pulses[i].len = 2;
     c64:	1140000d 	sth	r5,0(r2)
	   test_pulses[i].enable = 1;
     c68:	19000005 	stb	r4,0(r3)
     c6c:	10800184 	addi	r2,r2,6
     c70:	18c00184 	addi	r3,r3,6
void ProcCmd_PulseGen (t_pc_cmd *cmd);

void init_pulse_generator()
{
	unsigned char i = 0;
	for (i=0;i<6;i++)
     c74:	11bffb1e 	bne	r2,r6,c64 <_gp+0xffff3600>
	{
	   test_pulses[i].len = 2;
	   test_pulses[i].enable = 1;
	}
	test_pulses[0].delay=10;
     c78:	00800034 	movhi	r2,0
     c7c:	10979204 	addi	r2,r2,24136
     c80:	00c00284 	movi	r3,10
     c84:	10c0000d 	sth	r3,0(r2)
	test_pulses[1].delay=30;
     c88:	00c00784 	movi	r3,30
     c8c:	10c0018d 	sth	r3,6(r2)
	test_pulses[2].delay=70;
     c90:	00c01184 	movi	r3,70
     c94:	10c0030d 	sth	r3,12(r2)
	test_pulses[3].delay=130;
     c98:	00c02084 	movi	r3,130
     c9c:	10c0048d 	sth	r3,18(r2)
	test_pulses[4].delay=250;
     ca0:	00c03e84 	movi	r3,250
     ca4:	10c0060d 	sth	r3,24(r2)
	test_pulses[5].delay=370;
     ca8:	00c05c84 	movi	r3,370
     cac:	10c0078d 	sth	r3,30(r2)
     cb0:	f800283a 	ret

00000cb4 <generate_test_pulses>:
	else
		generate_test_pulses();
}

void generate_test_pulses()
{
     cb4:	00800034 	movhi	r2,0
     cb8:	10979204 	addi	r2,r2,24136
     cbc:	11000104 	addi	r4,r2,4
     cc0:	00e48914 	movui	r3,37412
	unsigned int data;
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
     cc4:	02248f14 	movui	r8,37436
	{
	  data=test_pulses[i].delay;
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
     cc8:	1140008b 	ldhu	r5,2(r2)
	unsigned int data;
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	  data=test_pulses[i].delay;
     ccc:	11c0000b 	ldhu	r7,0(r2)
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
	  data|=buf;
	  if (test_pulses[i].enable)
     cd0:	21800003 	ldbu	r6,0(r4)
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	  data=test_pulses[i].delay;
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
     cd4:	280a943a 	slli	r5,r5,16
     cd8:	295fffec 	andhi	r5,r5,32767
	  data|=buf;
     cdc:	29cab03a 	or	r5,r5,r7
	  if (test_pulses[i].enable)
     ce0:	30000126 	beq	r6,zero,ce8 <generate_test_pulses+0x34>
	  data|=0x80000000;
     ce4:	29600034 	orhi	r5,r5,32768
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
     ce8:	19400035 	stwio	r5,0(r3)
     cec:	18c00104 	addi	r3,r3,4
     cf0:	10800184 	addi	r2,r2,6
     cf4:	21000184 	addi	r4,r4,6
void generate_test_pulses()
{
	unsigned int data;
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
     cf8:	1a3ff31e 	bne	r3,r8,cc8 <_gp+0xffff3664>
	  data|=buf;
	  if (test_pulses[i].enable)
	  data|=0x80000000;
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
	}
	IOWR(PULSE_GENERATOR_BASE,0,0x1); //control, start
     cfc:	00a48814 	movui	r2,37408
     d00:	00c00044 	movi	r3,1
     d04:	10c00035 	stwio	r3,0(r2)
     d08:	f800283a 	ret

00000d0c <ProcCmd_PulseGen>:

void ProcCmd_PulseGen (t_pc_cmd *cmd)
{
	unsigned char pulsindex = cmd->data[0];
	unsigned short buf;
	if (pulsindex < 6)
     d0c:	208000c3 	ldbu	r2,3(r4)
     d10:	00c00144 	movi	r3,5
     d14:	18801136 	bltu	r3,r2,d5c <ProcCmd_PulseGen+0x50>
	{
		test_pulses[pulsindex].enable=cmd->data[1];
     d18:	108001a4 	muli	r2,r2,6
     d1c:	20c00103 	ldbu	r3,4(r4)
     d20:	01400034 	movhi	r5,0
     d24:	29579204 	addi	r5,r5,24136
     d28:	2885883a 	add	r2,r5,r2
     d2c:	10c00105 	stb	r3,4(r2)
		buf=(cmd->data[3]<<8)|cmd->data[2];
     d30:	20c00183 	ldbu	r3,6(r4)
     d34:	21400143 	ldbu	r5,5(r4)
     d38:	1806923a 	slli	r3,r3,8
     d3c:	1946b03a 	or	r3,r3,r5
		test_pulses[pulsindex].len=buf;
     d40:	10c0008d 	sth	r3,2(r2)
		buf=(cmd->data[5]<<8)|cmd->data[4];
     d44:	20c00203 	ldbu	r3,8(r4)
     d48:	210001c3 	ldbu	r4,7(r4)
     d4c:	1806923a 	slli	r3,r3,8
     d50:	1906b03a 	or	r3,r3,r4
		test_pulses[pulsindex].delay=buf;
     d54:	10c0000d 	sth	r3,0(r2)
     d58:	f800283a 	ret
	}
	else
		generate_test_pulses();
     d5c:	0000cb41 	jmpi	cb4 <generate_test_pulses>

00000d60 <ProcCmd_Rangefinder>:
  .
 */


void ProcCmd_Rangefinder(t_pc_cmd *cmd)
{
     d60:	deffff04 	addi	sp,sp,-4
     d64:	dfc00015 	stw	ra,0(sp)
	switch (cmd->data[0])
     d68:	208000c3 	ldbu	r2,3(r4)
     d6c:	00c00044 	movi	r3,1
     d70:	10c01626 	beq	r2,r3,dcc <ProcCmd_Rangefinder+0x6c>
     d74:	10000726 	beq	r2,zero,d94 <ProcCmd_Rangefinder+0x34>
     d78:	01000084 	movi	r4,2
     d7c:	1100021e 	bne	r2,r4,d88 <ProcCmd_Rangefinder+0x28>
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 0);
		} break;
	case dev_sys_mux_switch_normal:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 1);
     d80:	00a46814 	movui	r2,37280
     d84:	10c00035 	stwio	r3,0(r2)
		} break;
	}
}
     d88:	dfc00017 	ldw	ra,0(sp)
     d8c:	dec00104 	addi	sp,sp,4
     d90:	f800283a 	ret
{
	switch (cmd->data[0])
	{
	case dev_start_meas:
		{
			tdc_start_measure(); // TDC
     d94:	00018d40 	call	18d4 <tdc_start_measure>
			generate_charge_pulse(332000,0); //     1866  = 373200
     d98:	01000174 	movhi	r4,5
     d9c:	21043804 	addi	r4,r4,4320
     da0:	000b883a 	mov	r5,zero
     da4:	00001fc0 	call	1fc <generate_charge_pulse>
			generate_laser_pulse(280000, 42000); //350000     1600  = 320   210  = 42000
     da8:	01000134 	movhi	r4,4
     dac:	21117004 	addi	r4,r4,17856
     db0:	01690414 	movui	r5,42000
     db4:	00001dc0 	call	1dc <generate_laser_pulse>
			generate_tdc_start_pulse(100 ,42000); //   TDC
     db8:	01001904 	movi	r4,100
     dbc:	01690414 	movui	r5,42000
	case dev_sys_mux_switch_normal:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 1);
		} break;
	}
}
     dc0:	dfc00017 	ldw	ra,0(sp)
     dc4:	dec00104 	addi	sp,sp,4
	case dev_start_meas:
		{
			tdc_start_measure(); // TDC
			generate_charge_pulse(332000,0); //     1866  = 373200
			generate_laser_pulse(280000, 42000); //350000     1600  = 320   210  = 42000
			generate_tdc_start_pulse(100 ,42000); //   TDC
     dc8:	000021c1 	jmpi	21c <generate_tdc_start_pulse>
		}
		break;
	case dev_sys_mux_switch_test:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 0);
     dcc:	00a46814 	movui	r2,37280
     dd0:	10000035 	stwio	zero,0(r2)
	case dev_sys_mux_switch_normal:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 1);
		} break;
	}
}
     dd4:	dfc00017 	ldw	ra,0(sp)
     dd8:	dec00104 	addi	sp,sp,4
     ddc:	f800283a 	ret

00000de0 <calibrate_photodetector>:

void calibrate_photodetector()
{
	next_state = st_sample_recording;
     de0:	00800044 	movi	r2,1
     de4:	d0a1c1c5 	stb	r2,-30969(gp)
     de8:	f800283a 	ret

00000dec <compute_rms>:
			} break;
	}
}

alt_u8 compute_rms()
{
     dec:	deff7804 	addi	sp,sp,-544
	alt_u8 *sample = get_sample(0);
     df0:	0009883a 	mov	r4,zero
			} break;
	}
}

alt_u8 compute_rms()
{
     df4:	dd808615 	stw	r22,536(sp)
     df8:	dd408515 	stw	r21,532(sp)
     dfc:	dd008415 	stw	r20,528(sp)
     e00:	dcc08315 	stw	r19,524(sp)
     e04:	dc808215 	stw	r18,520(sp)
     e08:	dc408115 	stw	r17,516(sp)
     e0c:	dc008015 	stw	r16,512(sp)
     e10:	dfc08715 	stw	ra,540(sp)
	alt_u8 *sample = get_sample(0);
     e14:	00013b00 	call	13b0 <get_sample>
     e18:	1025883a 	mov	r18,r2
     e1c:	d829883a 	mov	r20,sp
     e20:	d82b883a 	mov	r21,sp
     e24:	05800144 	movi	r22,5
     e28:	04ffff04 	movi	r19,-4
	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
		{
			if ((fi>=0)&&(fi<=255))
     e2c:	04003fc4 	movi	r16,255
	alt_u16 sum = 0;
	float rms = 0.0;
	alt_u16 avg_signal = 0;


	for (i=0;i<256;i++)
     e30:	04403f04 	movi	r17,252
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     e34:	98800204 	addi	r2,r19,8


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
     e38:	9807883a 	mov	r3,r19
     e3c:	14c05616 	blt	r2,r19,f98 <compute_rms+0x1ac>
     e40:	b23fffcc 	andi	r8,r22,65535
     e44:	4220001c 	xori	r8,r8,32768
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     e48:	9c8b883a 	add	r5,r19,r18
	alt_u16 avg_signal = 0;


	for (i=0;i<256;i++)
	{
		sum = 0;
     e4c:	0009883a 	mov	r4,zero
     e50:	42200004 	addi	r8,r8,-32768
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
		{
			if ((fi>=0)&&(fi<=255))
     e54:	19ffffcc 	andi	r7,r3,65535


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
     e58:	18c00044 	addi	r3,r3,1
     e5c:	19bfffcc 	andi	r6,r3,65535
     e60:	31a0001c 	xori	r6,r6,32768
     e64:	31a00004 	addi	r6,r6,-32768
		{
			if ((fi>=0)&&(fi<=255))
     e68:	81c00236 	bltu	r16,r7,e74 <compute_rms+0x88>
				sum+=sample[fi];
     e6c:	28800003 	ldbu	r2,0(r5)
     e70:	1109883a 	add	r4,r2,r4
     e74:	29400044 	addi	r5,r5,1


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
     e78:	323ff61e 	bne	r6,r8,e54 <_gp+0xffff37f0>
     e7c:	213fffcc 	andi	r4,r4,65535
     e80:	01400244 	movi	r5,9
     e84:	00030400 	call	3040 <__divsi3>
		{
			if ((fi>=0)&&(fi<=255))
				sum+=sample[fi];
		}
		sum=sum/filter_size;
		filtered_sample[i]=sum;
     e88:	a880000d 	sth	r2,0(r21)
     e8c:	9cc00044 	addi	r19,r19,1
     e90:	ad400084 	addi	r21,r21,2
     e94:	b5800044 	addi	r22,r22,1
	alt_u16 sum = 0;
	float rms = 0.0;
	alt_u16 avg_signal = 0;


	for (i=0;i<256;i++)
     e98:	9c7fe61e 	bne	r19,r17,e34 <_gp+0xffff37d0>
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     e9c:	91804004 	addi	r6,r18,256
     ea0:	a005883a 	mov	r2,r20
     ea4:	0009883a 	mov	r4,zero
		sum=sum/filter_size;
		filtered_sample[i]=sum;
	}
	for (i=0;i<256;i++)
	{
		filtered_sample[i]=sample[i]-filtered_sample[i];
     ea8:	91400003 	ldbu	r5,0(r18)
     eac:	10c0000b 	ldhu	r3,0(r2)
     eb0:	10800084 	addi	r2,r2,2
     eb4:	94800044 	addi	r18,r18,1
     eb8:	28c7c83a 	sub	r3,r5,r3
     ebc:	10ffff8d 	sth	r3,-2(r2)
		avg_signal += filtered_sample[i];
     ec0:	1909883a 	add	r4,r3,r4
				sum+=sample[fi];
		}
		sum=sum/filter_size;
		filtered_sample[i]=sum;
	}
	for (i=0;i<256;i++)
     ec4:	91bff81e 	bne	r18,r6,ea8 <_gp+0xffff3844>
	{
		filtered_sample[i]=sample[i]-filtered_sample[i];
		avg_signal += filtered_sample[i];
	}
	avg_signal=avg_signal/256; //   0
     ec8:	213fffcc 	andi	r4,r4,65535
     ecc:	202cd23a 	srli	r22,r4,8
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     ed0:	dd408004 	addi	r21,sp,512
	alt_u8 *sample = get_sample(0);
	alt_16 filtered_sample[256];
	alt_16 i = 0;
	alt_16 fi = 0;
	alt_u16 sum = 0;
	float rms = 0.0;
     ed4:	0021883a 	mov	r16,zero
	}
	avg_signal=avg_signal/256; //   0

	for (i=0;i<256;i++)
	{
		rms+=pow(filtered_sample[i]-avg_signal,2);
     ed8:	a100000f 	ldh	r4,0(r20)
     edc:	a5000084 	addi	r20,r20,2
     ee0:	2589c83a 	sub	r4,r4,r22
     ee4:	0002e600 	call	2e60 <__floatsidf>
     ee8:	8009883a 	mov	r4,r16
     eec:	1027883a 	mov	r19,r2
     ef0:	1825883a 	mov	r18,r3
     ef4:	00025200 	call	2520 <__extendsfdf2>
     ef8:	9809883a 	mov	r4,r19
     efc:	900b883a 	mov	r5,r18
     f00:	980d883a 	mov	r6,r19
     f04:	900f883a 	mov	r7,r18
     f08:	1821883a 	mov	r16,r3
     f0c:	1023883a 	mov	r17,r2
     f10:	000296c0 	call	296c <__muldf3>
     f14:	800b883a 	mov	r5,r16
     f18:	8809883a 	mov	r4,r17
     f1c:	100d883a 	mov	r6,r2
     f20:	180f883a 	mov	r7,r3
     f24:	00028b80 	call	28b8 <__adddf3>
     f28:	1009883a 	mov	r4,r2
     f2c:	180b883a 	mov	r5,r3
     f30:	0002f6c0 	call	2f6c <__truncdfsf2>
     f34:	1021883a 	mov	r16,r2
		filtered_sample[i]=sample[i]-filtered_sample[i];
		avg_signal += filtered_sample[i];
	}
	avg_signal=avg_signal/256; //   0

	for (i=0;i<256;i++)
     f38:	a57fe71e 	bne	r20,r21,ed8 <_gp+0xffff3874>
	{
		rms+=pow(filtered_sample[i]-avg_signal,2);
	}
	rms=rms/256;
     f3c:	014ee034 	movhi	r5,15232
     f40:	1009883a 	mov	r4,r2
     f44:	00022a00 	call	22a0 <__mulsf3>
	rms=sqrt(rms);
     f48:	1009883a 	mov	r4,r2
     f4c:	00025200 	call	2520 <__extendsfdf2>
     f50:	1009883a 	mov	r4,r2
     f54:	180b883a 	mov	r5,r3
     f58:	0001b580 	call	1b58 <sqrt>
     f5c:	180b883a 	mov	r5,r3
     f60:	1009883a 	mov	r4,r2
     f64:	0002f6c0 	call	2f6c <__truncdfsf2>
	return (alt_u8)rms;
     f68:	1009883a 	mov	r4,r2
     f6c:	0001f980 	call	1f98 <__fixunssfsi>
}
     f70:	dfc08717 	ldw	ra,540(sp)
     f74:	dd808617 	ldw	r22,536(sp)
     f78:	dd408517 	ldw	r21,532(sp)
     f7c:	dd008417 	ldw	r20,528(sp)
     f80:	dcc08317 	ldw	r19,524(sp)
     f84:	dc808217 	ldw	r18,520(sp)
     f88:	dc408117 	ldw	r17,516(sp)
     f8c:	dc008017 	ldw	r16,512(sp)
     f90:	dec08804 	addi	sp,sp,544
     f94:	f800283a 	ret


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
     f98:	0005883a 	mov	r2,zero
     f9c:	003fba06 	br	e88 <_gp+0xffff3824>

00000fa0 <calibrating_iteration>:
	rms=sqrt(rms);
	return (alt_u8)rms;
}

void calibrating_iteration()
{
     fa0:	deffff04 	addi	sp,sp,-4
     fa4:	dfc00015 	stw	ra,0(sp)
	G_noise_rms = compute_rms();
     fa8:	0000dec0 	call	dec <compute_rms>
     fac:	d0a1c245 	stb	r2,-30967(gp)
	if (G_noise_rms<noise_rms_dest-noise_toler)
     fb0:	00c00144 	movi	r3,5
     fb4:	10803fcc 	andi	r2,r2,255
     fb8:	1880130e 	bge	r3,r2,1008 <calibrating_iteration+0x68>
	{
		current_amp_gain++;
		set_VGA_gain(current_amp_gain);
	}
	else if (G_noise_rms>noise_rms_dest+noise_toler)
     fbc:	00c00684 	movi	r3,26
     fc0:	18801716 	blt	r3,r2,1020 <calibrating_iteration+0x80>
		current_amp_gain--;
		set_VGA_gain(current_amp_gain);
	}
	else
	{
		calibrating_complete=1;
     fc4:	00800044 	movi	r2,1
     fc8:	d0a1c105 	stb	r2,-30972(gp)
	}

	iteration_cnt++;
     fcc:	d0a1c00b 	ldhu	r2,-30976(gp)
	if (iteration_cnt>64)
     fd0:	01001004 	movi	r4,64
	else
	{
		calibrating_complete=1;
	}

	iteration_cnt++;
     fd4:	10800044 	addi	r2,r2,1
	if (iteration_cnt>64)
     fd8:	10ffffcc 	andi	r3,r2,65535
     fdc:	20c0062e 	bgeu	r4,r3,ff8 <calibrating_iteration+0x58>
	{
		iteration_cnt=0;
		calibrating_complete=1;
     fe0:	00800044 	movi	r2,1
	}

	iteration_cnt++;
	if (iteration_cnt>64)
	{
		iteration_cnt=0;
     fe4:	d021c00d 	sth	zero,-30976(gp)
		calibrating_complete=1;
     fe8:	d0a1c105 	stb	r2,-30972(gp)
	}

}
     fec:	dfc00017 	ldw	ra,0(sp)
     ff0:	dec00104 	addi	sp,sp,4
     ff4:	f800283a 	ret
	else
	{
		calibrating_complete=1;
	}

	iteration_cnt++;
     ff8:	d0a1c00d 	sth	r2,-30976(gp)
	{
		iteration_cnt=0;
		calibrating_complete=1;
	}

}
     ffc:	dfc00017 	ldw	ra,0(sp)
    1000:	dec00104 	addi	sp,sp,4
    1004:	f800283a 	ret
void calibrating_iteration()
{
	G_noise_rms = compute_rms();
	if (G_noise_rms<noise_rms_dest-noise_toler)
	{
		current_amp_gain++;
    1008:	d0a1c083 	ldbu	r2,-30974(gp)
    100c:	10800044 	addi	r2,r2,1
		set_VGA_gain(current_amp_gain);
    1010:	11003fcc 	andi	r4,r2,255
void calibrating_iteration()
{
	G_noise_rms = compute_rms();
	if (G_noise_rms<noise_rms_dest-noise_toler)
	{
		current_amp_gain++;
    1014:	d0a1c085 	stb	r2,-30974(gp)
		set_VGA_gain(current_amp_gain);
    1018:	000019c0 	call	19c <set_VGA_gain>
    101c:	003feb06 	br	fcc <_gp+0xffff3968>
	}
	else if (G_noise_rms>noise_rms_dest+noise_toler)
	{
		current_amp_gain--;
    1020:	d0a1c083 	ldbu	r2,-30974(gp)
    1024:	10bfffc4 	addi	r2,r2,-1
		set_VGA_gain(current_amp_gain);
    1028:	11003fcc 	andi	r4,r2,255
		current_amp_gain++;
		set_VGA_gain(current_amp_gain);
	}
	else if (G_noise_rms>noise_rms_dest+noise_toler)
	{
		current_amp_gain--;
    102c:	d0a1c085 	stb	r2,-30974(gp)
		set_VGA_gain(current_amp_gain);
    1030:	000019c0 	call	19c <set_VGA_gain>
    1034:	003fe506 	br	fcc <_gp+0xffff3968>

00001038 <photodetector_calibrating_routine>:
		//start_sample_record(64);
		sample_ready=0;
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
    1038:	d0a1c203 	ldbu	r2,-30968(gp)
{
	next_state = st_sample_recording;
}

void photodetector_calibrating_routine()
{
    103c:	defffe04 	addi	sp,sp,-8
    1040:	dfc00115 	stw	ra,4(sp)
    1044:	dc000015 	stw	r16,0(sp)
		//start_sample_record(64);
		sample_ready=0;
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
    1048:	00c00044 	movi	r3,1
    104c:	10c01826 	beq	r2,r3,10b0 <photodetector_calibrating_routine+0x78>
			sample_ready = 1;
		}
	}
	else
	{
		record_delay_cnt = 0;
    1050:	d021c0c5 	stb	zero,-30973(gp)
	}

	//fsm
	state=next_state;
    1054:	d0a1c1c3 	ldbu	r2,-30969(gp)
	switch(state)
    1058:	04000044 	movi	r16,1
	{
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
    105c:	d0a1c205 	stb	r2,-30968(gp)
	switch(state)
    1060:	14001e26 	beq	r2,r16,10dc <photodetector_calibrating_routine+0xa4>
    1064:	1000051e 	bne	r2,zero,107c <photodetector_calibrating_routine+0x44>
			  }

			} break;
		default:
			{
			next_state=st_idle;
    1068:	d021c1c5 	stb	zero,-30969(gp)
			} break;
	}
}
    106c:	dfc00117 	ldw	ra,4(sp)
    1070:	dc000017 	ldw	r16,0(sp)
    1074:	dec00204 	addi	sp,sp,8
    1078:	f800283a 	ret
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
	switch(state)
    107c:	00c00084 	movi	r3,2
    1080:	10c01f26 	beq	r2,r3,1100 <photodetector_calibrating_routine+0xc8>
    1084:	00c000c4 	movi	r3,3
    1088:	10fff71e 	bne	r2,r3,1068 <_gp+0xffff3a04>
				next_state = st_calibrating;
				rms_ready = 1;
			} break;
		case st_calibrating:
			{
			  calibrating_iteration();
    108c:	0000fa00 	call	fa0 <calibrating_iteration>

			  if (calibrating_complete)
    1090:	d0a1c103 	ldbu	r2,-30972(gp)
    1094:	10002426 	beq	r2,zero,1128 <photodetector_calibrating_routine+0xf0>
			  {
				  calibrating_complete=0;
    1098:	d021c105 	stb	zero,-30972(gp)
				  next_state=st_idle;
    109c:	d021c1c5 	stb	zero,-30969(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    10a0:	dfc00117 	ldw	ra,4(sp)
    10a4:	dc000017 	ldw	r16,0(sp)
    10a8:	dec00204 	addi	sp,sp,8
    10ac:	f800283a 	ret
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
    10b0:	d0e1c0c3 	ldbu	r3,-30973(gp)
		if (record_delay_cnt>=10)
    10b4:	01400244 	movi	r5,9
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
    10b8:	18c00044 	addi	r3,r3,1
		if (record_delay_cnt>=10)
    10bc:	19003fcc 	andi	r4,r3,255
    10c0:	2900172e 	bgeu	r5,r4,1120 <photodetector_calibrating_routine+0xe8>
		{
			record_delay_cnt=0;
			//stop_sample_record();
			sample_ready = 1;
    10c4:	d0a1c185 	stb	r2,-30970(gp)
	{
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
    10c8:	d0a1c1c3 	ldbu	r2,-30969(gp)
	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
		if (record_delay_cnt>=10)
		{
			record_delay_cnt=0;
    10cc:	d021c0c5 	stb	zero,-30973(gp)
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
	switch(state)
    10d0:	04000044 	movi	r16,1
	{
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
    10d4:	d0a1c205 	stb	r2,-30968(gp)
	switch(state)
    10d8:	143fe21e 	bne	r2,r16,1064 <_gp+0xffff3a00>
			{
				next_state = st_idle;
			} break;
		case st_sample_recording:
			{
			  if (sample_ready)
    10dc:	d0a1c183 	ldbu	r2,-30970(gp)
    10e0:	103fe226 	beq	r2,zero,106c <_gp+0xffff3a08>
			  {
				  sample_ready = 0;
				  next_state = st_computing_rms;
    10e4:	00800084 	movi	r2,2
			} break;
		case st_sample_recording:
			{
			  if (sample_ready)
			  {
				  sample_ready = 0;
    10e8:	d021c185 	stb	zero,-30970(gp)
				  next_state = st_computing_rms;
    10ec:	d0a1c1c5 	stb	r2,-30969(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    10f0:	dfc00117 	ldw	ra,4(sp)
    10f4:	dc000017 	ldw	r16,0(sp)
    10f8:	dec00204 	addi	sp,sp,8
    10fc:	f800283a 	ret
				  next_state = st_computing_rms;
			  }
			} break;
		case st_computing_rms:
			{
				compute_rms();
    1100:	0000dec0 	call	dec <compute_rms>
				next_state = st_calibrating;
    1104:	008000c4 	movi	r2,3
    1108:	d0a1c1c5 	stb	r2,-30969(gp)
				rms_ready = 1;
    110c:	d421c145 	stb	r16,-30971(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    1110:	dfc00117 	ldw	ra,4(sp)
    1114:	dc000017 	ldw	r16,0(sp)
    1118:	dec00204 	addi	sp,sp,8
    111c:	f800283a 	ret
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
    1120:	d0e1c0c5 	stb	r3,-30973(gp)
    1124:	003fcb06 	br	1054 <_gp+0xffff39f0>
				  calibrating_complete=0;
				  next_state=st_idle;
			  }
			  else
			  {
				  next_state = st_sample_recording;
    1128:	d421c1c5 	stb	r16,-30969(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    112c:	dfc00117 	ldw	ra,4(sp)
    1130:	dc000017 	ldw	r16,0(sp)
    1134:	dec00204 	addi	sp,sp,8
    1138:	f800283a 	ret

0000113c <config_sample_recorder>:

void config_sample_recorder(t_sample_recorder_config* c)
{
	alt_u32 wdata = 0x0;
	//control_1_reg
	if (c->start_recording)
    113c:	20800003 	ldbu	r2,0(r4)
    1140:	1000201e 	bne	r2,zero,11c4 <config_sample_recorder+0x88>
	{
		c->start_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
	}
	if (c->stop_recording)
    1144:	20800043 	ldbu	r2,1(r4)
    1148:	1000241e 	bne	r2,zero,11dc <config_sample_recorder+0xa0>
		c->stop_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
    114c:	00800034 	movhi	r2,0
    1150:	10992d04 	addi	r2,r2,25780
    1154:	12800183 	ldbu	r10,6(r2)
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
    1158:	11c00203 	ldbu	r7,8(r2)
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
    115c:	12400143 	ldbu	r9,5(r2)
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    1160:	118000c3 	ldbu	r6,3(r2)
		c->stop_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
    1164:	501491ba 	slli	r10,r10,6
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    1168:	114001c3 	ldbu	r5,7(r2)
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
    116c:	380e93fa 	slli	r7,r7,15
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
    1170:	481290fa 	slli	r9,r9,3
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
    1174:	12000083 	ldbu	r8,2(r2)
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    1178:	10c00103 	ldbu	r3,4(r2)

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    117c:	300cc03a 	cmpne	r6,r6,zero
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
    1180:	3a8eb03a 	or	r7,r7,r10
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    1184:	300c907a 	slli	r6,r6,1
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    1188:	280ac03a 	cmpne	r5,r5,zero
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
    118c:	3a4eb03a 	or	r7,r7,r9
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
    1190:	4010c03a 	cmpne	r8,r8,zero
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    1194:	280a93ba 	slli	r5,r5,14
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    1198:	1806c03a 	cmpne	r3,r3,zero

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    119c:	3a0eb03a 	or	r7,r7,r8
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    11a0:	180690ba 	slli	r3,r3,2
	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
    11a4:	398cb03a 	or	r6,r7,r6
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
	IOWR(c->config_base,control_0_reg,wdata);
    11a8:	21000317 	ldw	r4,12(r4)
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    11ac:	314ab03a 	or	r5,r6,r5
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    11b0:	28c6b03a 	or	r3,r5,r3
	IOWR(c->config_base,control_0_reg,wdata);
    11b4:	20c00035 	stwio	r3,0(r4)

	sr_config.start_loading_to_ram=0; //reset flag
    11b8:	10000085 	stb	zero,2(r2)
	sr_config.complete=0; //reset flag
    11bc:	100000c5 	stb	zero,3(r2)
    11c0:	f800283a 	ret
	alt_u32 wdata = 0x0;
	//control_1_reg
	if (c->start_recording)
	{
		c->start_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
    11c4:	20800317 	ldw	r2,12(r4)
{
	alt_u32 wdata = 0x0;
	//control_1_reg
	if (c->start_recording)
	{
		c->start_recording=0; //reset flag
    11c8:	20000005 	stb	zero,0(r4)
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
    11cc:	00c00044 	movi	r3,1
    11d0:	10c00135 	stwio	r3,4(r2)
	}
	if (c->stop_recording)
    11d4:	20800043 	ldbu	r2,1(r4)
    11d8:	103fdc26 	beq	r2,zero,114c <_gp+0xffff3ae8>
	{
		c->stop_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
    11dc:	20800317 	ldw	r2,12(r4)
		c->start_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
	}
	if (c->stop_recording)
	{
		c->stop_recording=0; //reset flag
    11e0:	20000045 	stb	zero,1(r4)
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
    11e4:	10000135 	stwio	zero,4(r2)
    11e8:	003fd806 	br	114c <_gp+0xffff3ae8>

000011ec <init_sample_recorder>:

#define SAMPLE_RECORDER_AVALON_SLAVE_BASE 0x9100
#define SAMPLE_RECORDER_AVALON_SLAVE_1_BASE 0x9000

void init_sample_recorder()
{
    11ec:	defff904 	addi	sp,sp,-28
    11f0:	dd400515 	stw	r21,20(sp)
    11f4:	dd000415 	stw	r20,16(sp)
    11f8:	dcc00315 	stw	r19,12(sp)
    11fc:	dc800215 	stw	r18,8(sp)
    1200:	dc400115 	stw	r17,4(sp)
    1204:	dc000015 	stw	r16,0(sp)
	alt_16 i = 0;

	sr_config.config_base = SAMPLE_RECORDER_AVALON_SLAVE_BASE;
    1208:	00800034 	movhi	r2,0
    120c:	10992d04 	addi	r2,r2,25780

#define SAMPLE_RECORDER_AVALON_SLAVE_BASE 0x9100
#define SAMPLE_RECORDER_AVALON_SLAVE_1_BASE 0x9000

void init_sample_recorder()
{
    1210:	dfc00615 	stw	ra,24(sp)
	alt_16 i = 0;

	sr_config.config_base = SAMPLE_RECORDER_AVALON_SLAVE_BASE;
    1214:	01644014 	movui	r5,37120
	sr_config.start_loading_to_ram=0;

	sr_config.active_channel=0x0;
	sr_config.recording_delay=64;

	sr_config.trigger_direction=trigger_posedge;
    1218:	00c00044 	movi	r3,1

void init_sample_recorder()
{
	alt_16 i = 0;

	sr_config.config_base = SAMPLE_RECORDER_AVALON_SLAVE_BASE;
    121c:	11400315 	stw	r5,12(r2)
    1220:	04400034 	movhi	r17,0
    1224:	8c579c04 	addi	r17,r17,24176
	sr_config.ram_base = SAMPLE_RECORDER_AVALON_SLAVE_1_BASE;
    1228:	01640014 	movui	r5,36864
    122c:	8d3fff04 	addi	r20,r17,-4
    1230:	11400415 	stw	r5,16(r2)
	sr_config.start_loading_to_ram=0;

	sr_config.active_channel=0x0;
	sr_config.recording_delay=64;

	sr_config.trigger_direction=trigger_posedge;
    1234:	10c001c5 	stb	r3,7(r2)
	sr_config.stop_recording=0;
	sr_config.complete=0;
	sr_config.start_loading_to_ram=0;

	sr_config.active_channel=0x0;
	sr_config.recording_delay=64;
    1238:	01401004 	movi	r5,64

	sr_config.trigger_direction=trigger_posedge;
	sr_config.trigger_source=internal_comparator;
    123c:	10c00105 	stb	r3,4(r2)
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;

	config_sample_recorder(&sr_config);
    1240:	1009883a 	mov	r4,r2
	sr_config.active_channel=0x0;
	sr_config.recording_delay=64;

	sr_config.trigger_direction=trigger_posedge;
	sr_config.trigger_source=internal_comparator;
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;
    1244:	00fff984 	movi	r3,-26
	alt_16 i = 0;

	sr_config.config_base = SAMPLE_RECORDER_AVALON_SLAVE_BASE;
	sr_config.ram_base = SAMPLE_RECORDER_AVALON_SLAVE_1_BASE;

	sr_config.start_recording=0;
    1248:	10000005 	stb	zero,0(r2)
	sr_config.stop_recording=0;
    124c:	10000045 	stb	zero,1(r2)
	sr_config.complete=0;
    1250:	100000c5 	stb	zero,3(r2)
	sr_config.start_loading_to_ram=0;
    1254:	10000085 	stb	zero,2(r2)

	sr_config.active_channel=0x0;
    1258:	10000145 	stb	zero,5(r2)
	sr_config.recording_delay=64;
    125c:	11400205 	stb	r5,8(r2)

	sr_config.trigger_direction=trigger_posedge;
	sr_config.trigger_source=internal_comparator;
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;
    1260:	10c00185 	stb	r3,6(r2)
    1264:	a021883a 	mov	r16,r20

	config_sample_recorder(&sr_config);
    1268:	000113c0 	call	113c <config_sample_recorder>
    126c:	a4c00204 	addi	r19,r20,8
    1270:	0025883a 	mov	r18,zero

	for (i=0;i<6;i++)
    1274:	05400184 	movi	r21,6
		adc_channel[i].distance=0x0;
		adc_channel[i].pulse_detected=0x0;
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    1278:	91004324 	muli	r4,r18,268

	config_sample_recorder(&sr_config);

	for (i=0;i<6;i++)
	{
		adc_channel[i].amplitude=0x0;
    127c:	88000005 	stb	zero,0(r17)
		adc_channel[i].distance=0x0;
    1280:	98000015 	stw	zero,0(r19)
		adc_channel[i].pulse_detected=0x0;
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    1284:	21000304 	addi	r4,r4,12

	for (i=0;i<6;i++)
	{
		adc_channel[i].amplitude=0x0;
		adc_channel[i].distance=0x0;
		adc_channel[i].pulse_detected=0x0;
    1288:	80000005 	stb	zero,0(r16)
		adc_channel[i].sample_len=0x0;
    128c:	80000045 	stb	zero,1(r16)
		adc_channel[i].timestamp=0x0;
    1290:	8000008d 	sth	zero,2(r16)
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    1294:	a109883a 	add	r4,r20,r4
    1298:	000b883a 	mov	r5,zero
    129c:	01804004 	movi	r6,256
    12a0:	94800044 	addi	r18,r18,1
		adc_channel[i].amplitude=0x0;
		adc_channel[i].distance=0x0;
		adc_channel[i].pulse_detected=0x0;
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
    12a4:	88000045 	stb	zero,1(r17)
    12a8:	84004304 	addi	r16,r16,268
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    12ac:	00039740 	call	3974 <memset>
    12b0:	8c404304 	addi	r17,r17,268
    12b4:	9cc04304 	addi	r19,r19,268
	sr_config.trigger_source=internal_comparator;
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;

	config_sample_recorder(&sr_config);

	for (i=0;i<6;i++)
    12b8:	957fef1e 	bne	r18,r21,1278 <_gp+0xffff3c14>
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
	}
}
    12bc:	dfc00617 	ldw	ra,24(sp)
    12c0:	dd400517 	ldw	r21,20(sp)
    12c4:	dd000417 	ldw	r20,16(sp)
    12c8:	dcc00317 	ldw	r19,12(sp)
    12cc:	dc800217 	ldw	r18,8(sp)
    12d0:	dc400117 	ldw	r17,4(sp)
    12d4:	dc000017 	ldw	r16,0(sp)
    12d8:	dec00704 	addi	sp,sp,28
    12dc:	f800283a 	ret

000012e0 <read_sample>:
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    12e0:	defffd04 	addi	sp,sp,-12
    12e4:	dc000015 	stw	r16,0(sp)
	alt_16 i = 0;
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
    12e8:	04000034 	movhi	r16,0
    12ec:	84192d04 	addi	r16,r16,25780
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    12f0:	2005883a 	mov	r2,r4
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
	config_sample_recorder(&sr_config);
    12f4:	8009883a 	mov	r4,r16
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    12f8:	dfc00215 	stw	ra,8(sp)
    12fc:	dc400115 	stw	r17,4(sp)
	alt_16 i = 0;
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
    1300:	80800145 	stb	r2,5(r16)
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    1304:	1023883a 	mov	r17,r2
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
	config_sample_recorder(&sr_config);
    1308:	000113c0 	call	113c <config_sample_recorder>
	sr_config.start_loading_to_ram = 1;
    130c:	00800044 	movi	r2,1
	config_sample_recorder(&sr_config);
    1310:	8009883a 	mov	r4,r16
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
	config_sample_recorder(&sr_config);
	sr_config.start_loading_to_ram = 1;
    1314:	80800085 	stb	r2,2(r16)
	config_sample_recorder(&sr_config);
    1318:	000113c0 	call	113c <config_sample_recorder>
	simple_delay(2000);
    131c:	0101f404 	movi	r4,2000
    1320:	0001b500 	call	1b50 <simple_delay>

	ptr_32bit=(alt_u32*)adc_channel[sample_num].sample;
    1324:	8a403fcc 	andi	r9,r17,255
    1328:	49c04324 	muli	r7,r9,268
    132c:	02000034 	movhi	r8,0
    1330:	42179b04 	addi	r8,r8,24172
    1334:	0005883a 	mov	r2,zero
    1338:	39800304 	addi	r6,r7,12
    133c:	418d883a 	add	r6,r8,r6
	for (i=0;i<64;i++)
    1340:	01004004 	movi	r4,256
	{
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
    1344:	80c00417 	ldw	r3,16(r16)
    1348:	10c7883a 	add	r3,r2,r3
    134c:	19400037 	ldwio	r5,0(r3)

	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
    1350:	3087883a 	add	r3,r6,r2
	simple_delay(2000);

	ptr_32bit=(alt_u32*)adc_channel[sample_num].sample;
	for (i=0;i<64;i++)
	{
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
    1354:	19400015 	stw	r5,0(r3)
    1358:	10800104 	addi	r2,r2,4
	sr_config.start_loading_to_ram = 1;
	config_sample_recorder(&sr_config);
	simple_delay(2000);

	ptr_32bit=(alt_u32*)adc_channel[sample_num].sample;
	for (i=0;i<64;i++)
    135c:	113ff91e 	bne	r2,r4,1344 <_gp+0xffff3ce0>
	{
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
	}

	//read channel data from registers
	status = IORD(sr_config.config_base,sample_num+3);
    1360:	00c00034 	movhi	r3,0
    1364:	18d92d04 	addi	r3,r3,25780
    1368:	488000c4 	addi	r2,r9,3
    136c:	18c00317 	ldw	r3,12(r3)
    1370:	1085883a 	add	r2,r2,r2
    1374:	1085883a 	add	r2,r2,r2
    1378:	10c5883a 	add	r2,r2,r3
    137c:	10c00037 	ldwio	r3,0(r2)
	adc_channel[sample_num].pulse_detected=status&0x1;
	adc_channel[sample_num].sample_len=(status>>1)&0xff;
    1380:	180ad07a 	srli	r5,r3,1
	adc_channel[sample_num].timestamp=status>>9;
    1384:	1808d27a 	srli	r4,r3,9
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
	}

	//read channel data from registers
	status = IORD(sr_config.config_base,sample_num+3);
	adc_channel[sample_num].pulse_detected=status&0x1;
    1388:	41c5883a 	add	r2,r8,r7
    138c:	18c0004c 	andi	r3,r3,1
    1390:	10c00005 	stb	r3,0(r2)
	adc_channel[sample_num].sample_len=(status>>1)&0xff;
    1394:	11400045 	stb	r5,1(r2)
	adc_channel[sample_num].timestamp=status>>9;
    1398:	1100008d 	sth	r4,2(r2)
}
    139c:	dfc00217 	ldw	ra,8(sp)
    13a0:	dc400117 	ldw	r17,4(sp)
    13a4:	dc000017 	ldw	r16,0(sp)
    13a8:	dec00304 	addi	sp,sp,12
    13ac:	f800283a 	ret

000013b0 <get_sample>:

alt_u8* get_sample(alt_u8 num)
{
	return adc_channel[num].sample;
    13b0:	21003fcc 	andi	r4,r4,255
    13b4:	21004324 	muli	r4,r4,268
    13b8:	00800034 	movhi	r2,0
    13bc:	10979e04 	addi	r2,r2,24184
}
    13c0:	1105883a 	add	r2,r2,r4
    13c4:	f800283a 	ret

000013c8 <start_sample_recorder>:
		}
	}
}

void start_sample_recorder()
{
    13c8:	defffd04 	addi	sp,sp,-12
    13cc:	dc000015 	stw	r16,0(sp)
	sr_config.complete=1;
    13d0:	04000034 	movhi	r16,0
    13d4:	84192d04 	addi	r16,r16,25780
		}
	}
}

void start_sample_recorder()
{
    13d8:	dc400115 	stw	r17,4(sp)
	sr_config.complete=1;
	config_sample_recorder(&sr_config);
    13dc:	8009883a 	mov	r4,r16
	}
}

void start_sample_recorder()
{
	sr_config.complete=1;
    13e0:	04400044 	movi	r17,1
		}
	}
}

void start_sample_recorder()
{
    13e4:	dfc00215 	stw	ra,8(sp)
	sr_config.complete=1;
    13e8:	844000c5 	stb	r17,3(r16)
	config_sample_recorder(&sr_config);
    13ec:	000113c0 	call	113c <config_sample_recorder>
	sr_config.start_recording = 1;
	config_sample_recorder(&sr_config);
    13f0:	8009883a 	mov	r4,r16

void start_sample_recorder()
{
	sr_config.complete=1;
	config_sample_recorder(&sr_config);
	sr_config.start_recording = 1;
    13f4:	84400005 	stb	r17,0(r16)
	config_sample_recorder(&sr_config);
    13f8:	000113c0 	call	113c <config_sample_recorder>
	G_recording_in_process = 1;
    13fc:	d461c385 	stb	r17,-30962(gp)
}
    1400:	dfc00217 	ldw	ra,8(sp)
    1404:	dc400117 	ldw	r17,4(sp)
    1408:	dc000017 	ldw	r16,0(sp)
    140c:	dec00304 	addi	sp,sp,12
    1410:	f800283a 	ret

00001414 <stop_sample_recorder>:

void stop_sample_recorder()
{
	sr_config.stop_recording = 1;
    1414:	00800034 	movhi	r2,0
    1418:	10992d04 	addi	r2,r2,25780
	config_sample_recorder(&sr_config);
	G_recording_in_process = 1;
}

void stop_sample_recorder()
{
    141c:	deffff04 	addi	sp,sp,-4
	sr_config.stop_recording = 1;
    1420:	00c00044 	movi	r3,1
	config_sample_recorder(&sr_config);
    1424:	1009883a 	mov	r4,r2
	config_sample_recorder(&sr_config);
	G_recording_in_process = 1;
}

void stop_sample_recorder()
{
    1428:	dfc00015 	stw	ra,0(sp)
	sr_config.stop_recording = 1;
    142c:	10c00045 	stb	r3,1(r2)
	config_sample_recorder(&sr_config);
    1430:	000113c0 	call	113c <config_sample_recorder>
	G_recording_in_process = 0;
    1434:	d021c385 	stb	zero,-30962(gp)
}
    1438:	dfc00017 	ldw	ra,0(sp)
    143c:	dec00104 	addi	sp,sp,4
    1440:	f800283a 	ret

00001444 <reset_adc_modules>:

void reset_adc_modules()
{
	sr_config.complete=1;
    1444:	00800034 	movhi	r2,0
    1448:	10992d04 	addi	r2,r2,25780
    144c:	00c00044 	movi	r3,1
	config_sample_recorder(&sr_config);
    1450:	1009883a 	mov	r4,r2
	G_recording_in_process = 0;
}

void reset_adc_modules()
{
	sr_config.complete=1;
    1454:	10c000c5 	stb	r3,3(r2)
	config_sample_recorder(&sr_config);
    1458:	000113c1 	jmpi	113c <config_sample_recorder>

0000145c <test_call_generator>:

//Debug****************************************************************************
void test_call_generator()
{
	static alt_u32 cnt = 0;
	cnt++;
    145c:	d0a1c417 	ldw	r2,-30960(gp)
	if (cnt>10)
    1460:	00c00284 	movi	r3,10

//Debug****************************************************************************
void test_call_generator()
{
	static alt_u32 cnt = 0;
	cnt++;
    1464:	10800044 	addi	r2,r2,1
	if (cnt>10)
    1468:	18800236 	bltu	r3,r2,1474 <test_call_generator+0x18>

//Debug****************************************************************************
void test_call_generator()
{
	static alt_u32 cnt = 0;
	cnt++;
    146c:	d0a1c415 	stw	r2,-30960(gp)
    1470:	f800283a 	ret
	if (cnt>10)
	{
		cnt = 0;
    1474:	d021c415 	stw	zero,-30960(gp)
		start_sample_recorder();
    1478:	00013c81 	jmpi	13c8 <start_sample_recorder>

0000147c <sample_recorder_routine>:
{
	return adc_channel[num].sample;
}

void sample_recorder_routine()
{
    147c:	defffd04 	addi	sp,sp,-12
    1480:	dfc00215 	stw	ra,8(sp)
    1484:	dc400115 	stw	r17,4(sp)
    1488:	dc000015 	stw	r16,0(sp)
	test_call_generator();
    148c:	000145c0 	call	145c <test_call_generator>

	//called every 1 ms
	if (G_recording_in_process)
    1490:	d0a1c383 	ldbu	r2,-30962(gp)
    1494:	10000626 	beq	r2,zero,14b0 <sample_recorder_routine+0x34>
	{
		timeout_counter++;
    1498:	d0a1c30b 	ldhu	r2,-30964(gp)
		if (timeout_counter>2) //2 ms timeout
    149c:	00c00084 	movi	r3,2
	test_call_generator();

	//called every 1 ms
	if (G_recording_in_process)
	{
		timeout_counter++;
    14a0:	10800044 	addi	r2,r2,1
    14a4:	d0a1c30d 	sth	r2,-30964(gp)
		if (timeout_counter>2) //2 ms timeout
    14a8:	10bfffcc 	andi	r2,r2,65535
    14ac:	18800536 	bltu	r3,r2,14c4 <sample_recorder_routine+0x48>
			for (i=0;i<6;i++)
				read_sample(i);
			debug_point();
		}
	}
}
    14b0:	dfc00217 	ldw	ra,8(sp)
    14b4:	dc400117 	ldw	r17,4(sp)
    14b8:	dc000017 	ldw	r16,0(sp)
    14bc:	dec00304 	addi	sp,sp,12
    14c0:	f800283a 	ret
	{
		timeout_counter++;
		if (timeout_counter>2) //2 ms timeout
		{
			alt_16 i = 0;
			timeout_counter = 0;
    14c4:	d021c30d 	sth	zero,-30964(gp)
			stop_sample_recorder();
    14c8:	0021883a 	mov	r16,zero
    14cc:	00014140 	call	1414 <stop_sample_recorder>
			for (i=0;i<6;i++)
    14d0:	04400184 	movi	r17,6
				read_sample(i);
    14d4:	8009883a 	mov	r4,r16
    14d8:	84000044 	addi	r16,r16,1
    14dc:	00012e00 	call	12e0 <read_sample>
		if (timeout_counter>2) //2 ms timeout
		{
			alt_16 i = 0;
			timeout_counter = 0;
			stop_sample_recorder();
			for (i=0;i<6;i++)
    14e0:	847ffc1e 	bne	r16,r17,14d4 <_gp+0xffff3e70>
				read_sample(i);
			debug_point();
		}
	}
}
    14e4:	dfc00217 	ldw	ra,8(sp)
    14e8:	dc400117 	ldw	r17,4(sp)
    14ec:	dc000017 	ldw	r16,0(sp)
    14f0:	dec00304 	addi	sp,sp,12
    14f4:	f800283a 	ret

000014f8 <debug_point>:
		start_sample_recorder();
	}
}

void debug_point()
{
    14f8:	f800283a 	ret

000014fc <send_spi_word>:
#include "spi_controller.h"
#include "time.h"


unsigned int send_spi_word(unsigned int module_base, unsigned int tx_data, unsigned char len_bits, unsigned char clk_div, unsigned char clk_pol, unsigned char clk_phase)
{
    14fc:	defffa04 	addi	sp,sp,-24
    1500:	d8800603 	ldbu	r2,24(sp)
    1504:	d8c00703 	ldbu	r3,28(sp)
    1508:	dc400115 	stw	r17,4(sp)
    150c:	dfc00515 	stw	ra,20(sp)
    1510:	dd000415 	stw	r20,16(sp)
    1514:	dcc00315 	stw	r19,12(sp)
    1518:	dc800215 	stw	r18,8(sp)
    151c:	dc000015 	stw	r16,0(sp)
    1520:	2023883a 	mov	r17,r4
	unsigned int buf = 0;
	unsigned char ready = 0;
	unsigned char timeout = 0;
	buf=tx_data;
	IOWR(module_base,TX_DATA_REG_ADDR,buf);
    1524:	21400235 	stwio	r5,8(r4)
	buf = 0;
    1528:	1004c03a 	cmpne	r2,r2,zero
    152c:	1004907a 	slli	r2,r2,1
	if (clk_pol)
		buf|=CLK_POLARITY_BIT;
	if (clk_phase)
    1530:	18000126 	beq	r3,zero,1538 <send_spi_word+0x3c>
		buf|=CLK_PHASE_BIT;
    1534:	10800114 	ori	r2,r2,4
	buf|=(len_bits<<3);
	buf|=(clk_div<<11);
    1538:	39c03fcc 	andi	r7,r7,255
	buf = 0;
	if (clk_pol)
		buf|=CLK_POLARITY_BIT;
	if (clk_phase)
		buf|=CLK_PHASE_BIT;
	buf|=(len_bits<<3);
    153c:	31803fcc 	andi	r6,r6,255
	buf|=(clk_div<<11);
    1540:	380e92fa 	slli	r7,r7,11
	buf = 0;
	if (clk_pol)
		buf|=CLK_POLARITY_BIT;
	if (clk_phase)
		buf|=CLK_PHASE_BIT;
	buf|=(len_bits<<3);
    1544:	300c90fa 	slli	r6,r6,3
    1548:	398cb03a 	or	r6,r7,r6
	buf|=(clk_div<<11);
    154c:	1184b03a 	or	r2,r2,r6
	IOWR(module_base,CONTROL_REG_ADDR,buf);
    1550:	88800035 	stwio	r2,0(r17)
	buf|=START_BIT;
    1554:	10800054 	ori	r2,r2,1
	IOWR(module_base,CONTROL_REG_ADDR,buf);
    1558:	88800035 	stwio	r2,0(r17)
	sys_timer_flags()->spi_module=0; //reset timer flag
    155c:	0001b240 	call	1b24 <sys_timer_flags>
    1560:	11000003 	ldbu	r4,0(r2)
    1564:	00ffff44 	movi	r3,-3
    1568:	8c000104 	addi	r16,r17,4
    156c:	20c8703a 	and	r4,r4,r3
    1570:	11000005 	stb	r4,0(r2)

unsigned int send_spi_word(unsigned int module_base, unsigned int tx_data, unsigned char len_bits, unsigned char clk_div, unsigned char clk_pol, unsigned char clk_phase)
{
	unsigned int buf = 0;
	unsigned char ready = 0;
	unsigned char timeout = 0;
    1574:	0025883a 	mov	r18,zero
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
			{
			sys_timer_flags()->spi_module=0;
    1578:	1827883a 	mov	r19,r3
			timeout++;
			}
		if (timeout>1)
    157c:	05000044 	movi	r20,1
	buf|=START_BIT;
	IOWR(module_base,CONTROL_REG_ADDR,buf);
	sys_timer_flags()->spi_module=0; //reset timer flag
	while (!ready) //while module is not ready
	{
		buf=IORD(module_base,STATUS_REG_ADDR);
    1580:	80800037 	ldwio	r2,0(r16)
		if (buf) //if ready
    1584:	10000926 	beq	r2,zero,15ac <send_spi_word+0xb0>
			timeout++;
			}
		if (timeout>1)
			ready = 1;
	}
	buf=IORD(module_base,RX_DATA_REG_ADDR);
    1588:	88800337 	ldwio	r2,12(r17)
	return buf;
}
    158c:	dfc00517 	ldw	ra,20(sp)
    1590:	dd000417 	ldw	r20,16(sp)
    1594:	dcc00317 	ldw	r19,12(sp)
    1598:	dc800217 	ldw	r18,8(sp)
    159c:	dc400117 	ldw	r17,4(sp)
    15a0:	dc000017 	ldw	r16,0(sp)
    15a4:	dec00604 	addi	sp,sp,24
    15a8:	f800283a 	ret
	while (!ready) //while module is not ready
	{
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
    15ac:	0001b240 	call	1b24 <sys_timer_flags>
    15b0:	10800017 	ldw	r2,0(r2)
    15b4:	1080008c 	andi	r2,r2,2
    15b8:	1000031e 	bne	r2,zero,15c8 <send_spi_word+0xcc>
			{
			sys_timer_flags()->spi_module=0;
			timeout++;
			}
		if (timeout>1)
    15bc:	90803fcc 	andi	r2,r18,255
    15c0:	a0bff136 	bltu	r20,r2,1588 <_gp+0xffff3f24>
    15c4:	003fee06 	br	1580 <_gp+0xffff3f1c>
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
			{
			sys_timer_flags()->spi_module=0;
    15c8:	0001b240 	call	1b24 <sys_timer_flags>
    15cc:	10c00003 	ldbu	r3,0(r2)
			timeout++;
    15d0:	94800044 	addi	r18,r18,1
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
			{
			sys_timer_flags()->spi_module=0;
    15d4:	1cc6703a 	and	r3,r3,r19
    15d8:	10c00005 	stb	r3,0(r2)
    15dc:	003ff706 	br	15bc <_gp+0xffff3f58>

000015e0 <start_moving>:

void start_moving(unsigned int base, unsigned char dir, unsigned int speed_div)
{
	unsigned int buf = 0;
	buf = speed_div;
	IOWR(base, SPEED_REG_ADDR, buf); //speed
    15e0:	21800235 	stwio	r6,8(r4)
	buf = BIT0; //start moving
	buf &= ~BIT1; //mode - unlimited
	if (dir)
    15e4:	29403fcc 	andi	r5,r5,255
    15e8:	28000326 	beq	r5,zero,15f8 <start_moving+0x18>
    15ec:	00800144 	movi	r2,5
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    15f0:	20800035 	stwio	r2,0(r4)
    15f4:	f800283a 	ret
	unsigned int buf = 0;
	buf = speed_div;
	IOWR(base, SPEED_REG_ADDR, buf); //speed
	buf = BIT0; //start moving
	buf &= ~BIT1; //mode - unlimited
	if (dir)
    15f8:	00800044 	movi	r2,1
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    15fc:	20800035 	stwio	r2,0(r4)
    1600:	f800283a 	ret

00001604 <stop_moving>:
}

void stop_moving(unsigned int base)
{
	unsigned int buf = 0;
	IOWR(base, CONTROL_REG_ADDR, buf);
    1604:	20000035 	stwio	zero,0(r4)
    1608:	f800283a 	ret

0000160c <move_on_distance>:

void move_on_distance(unsigned int base, unsigned char dir, unsigned int speed_div, unsigned int distance)
{
	unsigned int buf = 0;
	buf = speed_div;
	IOWR(base, SPEED_REG_ADDR, buf); //speed
    160c:	21800235 	stwio	r6,8(r4)
	buf = distance;
	IOWR(base, DISTANCE_REG_ADDR, buf); //distance
    1610:	21c00335 	stwio	r7,12(r4)
	buf = BIT0; //start moving
	buf |= BIT1; //mode - limited
	if (dir)
    1614:	29403fcc 	andi	r5,r5,255
    1618:	28000326 	beq	r5,zero,1628 <move_on_distance+0x1c>
    161c:	008001c4 	movi	r2,7
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    1620:	20800035 	stwio	r2,0(r4)
    1624:	f800283a 	ret
	IOWR(base, SPEED_REG_ADDR, buf); //speed
	buf = distance;
	IOWR(base, DISTANCE_REG_ADDR, buf); //distance
	buf = BIT0; //start moving
	buf |= BIT1; //mode - limited
	if (dir)
    1628:	008000c4 	movi	r2,3
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    162c:	20800035 	stwio	r2,0(r4)
    1630:	f800283a 	ret

00001634 <current_pos>:
unsigned int current_pos(unsigned int base)
{
	unsigned int pos = 0;
	pos = IORD(base,POSITION_REG_ADDR);
	return pos;
}
    1634:	20800137 	ldwio	r2,4(r4)
    1638:	f800283a 	ret

0000163c <reset_position>:

void reset_position(unsigned int base)
{
	unsigned int reset = 0x1;
	IOWR(base, POSITION_REG_ADDR, reset);
    163c:	00800044 	movi	r2,1
    1640:	20800135 	stwio	r2,4(r4)
    1644:	f800283a 	ret

00001648 <write_16bword_to_tdc>:
void write_16bword_to_tdc (unsigned char address, unsigned char tx_data)
{
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data;
	tx_word|=(address<<8);
    1648:	21003fcc 	andi	r4,r4,255
    164c:	2008923a 	slli	r4,r4,8
    1650:	29403fcc 	andi	r5,r5,255
    1654:	29500014 	ori	r5,r5,16384
	tx_word|=0x4000;
    1658:	290ab03a 	or	r5,r5,r4
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    165c:	280a943a 	slli	r5,r5,16
	}
}


void write_16bword_to_tdc (unsigned char address, unsigned char tx_data)
{
    1660:	defffd04 	addi	sp,sp,-12
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data;
	tx_word|=(address<<8);
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1664:	d8000015 	stw	zero,0(sp)
    1668:	d8000115 	stw	zero,4(sp)
    166c:	0124cc14 	movui	r4,37680
    1670:	01800404 	movi	r6,16
    1674:	01c00284 	movi	r7,10
	}
}


void write_16bword_to_tdc (unsigned char address, unsigned char tx_data)
{
    1678:	dfc00215 	stw	ra,8(sp)
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data;
	tx_word|=(address<<8);
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    167c:	00014fc0 	call	14fc <send_spi_word>
}
    1680:	dfc00217 	ldw	ra,8(sp)
    1684:	dec00304 	addi	sp,sp,12
    1688:	f800283a 	ret

0000168c <read_16bword_from_tdc>:
unsigned char read_16bword_from_tdc (unsigned char address)
{
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<8);
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    168c:	200a963a 	slli	r5,r4,24
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned char read_16bword_from_tdc (unsigned char address)
{
    1690:	defffd04 	addi	sp,sp,-12
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<8);
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1694:	d8000015 	stw	zero,0(sp)
    1698:	d8000115 	stw	zero,4(sp)
    169c:	0124cc14 	movui	r4,37680
    16a0:	01800404 	movi	r6,16
    16a4:	01c00284 	movi	r7,10
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned char read_16bword_from_tdc (unsigned char address)
{
    16a8:	dfc00215 	stw	ra,8(sp)
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<8);
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    16ac:	00014fc0 	call	14fc <send_spi_word>
	answer&=0xFF; // 
	return answer;
}
    16b0:	dfc00217 	ldw	ra,8(sp)
    16b4:	dec00304 	addi	sp,sp,12
    16b8:	f800283a 	ret

000016bc <write_32bword_to_tdc>:
void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
	tx_word|=(address<<24);
    16bc:	2004963a 	slli	r2,r4,24

void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
    16c0:	00c04034 	movhi	r3,256
    16c4:	18ffffc4 	addi	r3,r3,-1
    16c8:	28ca703a 	and	r5,r5,r3
	answer&=0xFF; // 
	return answer;
}

void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
    16cc:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
	tx_word|=(address<<24);
    16d0:	29500034 	orhi	r5,r5,16384
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    16d4:	d8000015 	stw	zero,0(sp)
    16d8:	d8000115 	stw	zero,4(sp)
    16dc:	0124cc14 	movui	r4,37680
    16e0:	288ab03a 	or	r5,r5,r2
    16e4:	01800804 	movi	r6,32
    16e8:	01c00284 	movi	r7,10
	answer&=0xFF; // 
	return answer;
}

void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
    16ec:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
	tx_word|=(address<<24);
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    16f0:	00014fc0 	call	14fc <send_spi_word>
}
    16f4:	dfc00217 	ldw	ra,8(sp)
    16f8:	dec00304 	addi	sp,sp,12
    16fc:	f800283a 	ret

00001700 <read_32bword_from_tdc>:

unsigned int read_32bword_from_tdc (unsigned char address)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<24);
    1700:	200a963a 	slli	r5,r4,24
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned int read_32bword_from_tdc (unsigned char address)
{
    1704:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<24);
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1708:	d8000015 	stw	zero,0(sp)
    170c:	d8000115 	stw	zero,4(sp)
    1710:	0124cc14 	movui	r4,37680
    1714:	01800804 	movi	r6,32
    1718:	01c00284 	movi	r7,10
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned int read_32bword_from_tdc (unsigned char address)
{
    171c:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<24);
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1720:	00014fc0 	call	14fc <send_spi_word>
	answer&=0xffffff; // 3 
    1724:	00c04034 	movhi	r3,256
    1728:	18ffffc4 	addi	r3,r3,-1
	return answer;
}
    172c:	10c4703a 	and	r2,r2,r3
    1730:	dfc00217 	ldw	ra,8(sp)
    1734:	dec00304 	addi	sp,sp,12
    1738:	f800283a 	ret

0000173c <set_tdc_chip_enable>:

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
    173c:	21003fcc 	andi	r4,r4,255
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    1740:	00a47814 	movui	r2,37344
	return answer;
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
    1744:	2000021e 	bne	r4,zero,1750 <set_tdc_chip_enable+0x14>
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
    1748:	10000035 	stwio	zero,0(r2)
    174c:	f800283a 	ret
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    1750:	00c00044 	movi	r3,1
    1754:	10c00035 	stwio	r3,0(r2)
    1758:	f800283a 	ret

0000175c <tdc_pause>:
	set_tdc_chip_enable(enable);
	tdc_pause(1);
}

void tdc_pause(unsigned short ticks)
{
    175c:	defffc04 	addi	sp,sp,-16
    1760:	dc800215 	stw	r18,8(sp)
    1764:	dc400115 	stw	r17,4(sp)
    1768:	dc000015 	stw	r16,0(sp)
    176c:	2023883a 	mov	r17,r4
    1770:	dfc00315 	stw	ra,12(sp)
	unsigned char ready = 0;
	unsigned short delay = 0;
	sys_timer_flags()->tdc=0;
    1774:	0001b240 	call	1b24 <sys_timer_flags>
    1778:	10c00003 	ldbu	r3,0(r2)
    177c:	04bffec4 	movi	r18,-5
}

void tdc_pause(unsigned short ticks)
{
	unsigned char ready = 0;
	unsigned short delay = 0;
    1780:	0021883a 	mov	r16,zero
	sys_timer_flags()->tdc=0;
    1784:	1c86703a 	and	r3,r3,r18
    1788:	10c00005 	stb	r3,0(r2)
    178c:	8c7fffcc 	andi	r17,r17,65535
	while (!ready)
	{
		if (sys_timer_flags()->tdc)
    1790:	0001b240 	call	1b24 <sys_timer_flags>
    1794:	10800017 	ldw	r2,0(r2)
    1798:	1080010c 	andi	r2,r2,4
    179c:	1000081e 	bne	r2,zero,17c0 <tdc_pause+0x64>
			{
			sys_timer_flags()->tdc=0;
			delay++;
			}
		if (delay>ticks)
    17a0:	80bfffcc 	andi	r2,r16,65535
    17a4:	88bffa2e 	bgeu	r17,r2,1790 <_gp+0xffff412c>
			ready=1;
	}
}
    17a8:	dfc00317 	ldw	ra,12(sp)
    17ac:	dc800217 	ldw	r18,8(sp)
    17b0:	dc400117 	ldw	r17,4(sp)
    17b4:	dc000017 	ldw	r16,0(sp)
    17b8:	dec00404 	addi	sp,sp,16
    17bc:	f800283a 	ret
	sys_timer_flags()->tdc=0;
	while (!ready)
	{
		if (sys_timer_flags()->tdc)
			{
			sys_timer_flags()->tdc=0;
    17c0:	0001b240 	call	1b24 <sys_timer_flags>
    17c4:	10c00003 	ldbu	r3,0(r2)
			delay++;
    17c8:	84000044 	addi	r16,r16,1
	sys_timer_flags()->tdc=0;
	while (!ready)
	{
		if (sys_timer_flags()->tdc)
			{
			sys_timer_flags()->tdc=0;
    17cc:	1c86703a 	and	r3,r3,r18
    17d0:	10c00005 	stb	r3,0(r2)
    17d4:	003ff206 	br	17a0 <_gp+0xffff413c>

000017d8 <tdc7200_reset>:
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
}

void tdc7200_reset()
{
    17d8:	defffd04 	addi	sp,sp,-12
    17dc:	dc400115 	stw	r17,4(sp)
    17e0:	dfc00215 	stw	ra,8(sp)
    17e4:	dc000015 	stw	r16,0(sp)
void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
    17e8:	04647814 	movui	r17,37344
    17ec:	88000035 	stwio	zero,0(r17)
}

void tdc7200_reset()
{
	set_tdc_chip_enable(disable);
	tdc_pause(1);
    17f0:	04000044 	movi	r16,1
    17f4:	8009883a 	mov	r4,r16
    17f8:	000175c0 	call	175c <tdc_pause>
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    17fc:	8c000035 	stwio	r16,0(r17)
void tdc7200_reset()
{
	set_tdc_chip_enable(disable);
	tdc_pause(1);
	set_tdc_chip_enable(enable);
	tdc_pause(1);
    1800:	8009883a 	mov	r4,r16
}
    1804:	dfc00217 	ldw	ra,8(sp)
    1808:	dc400117 	ldw	r17,4(sp)
    180c:	dc000017 	ldw	r16,0(sp)
    1810:	dec00304 	addi	sp,sp,12
void tdc7200_reset()
{
	set_tdc_chip_enable(disable);
	tdc_pause(1);
	set_tdc_chip_enable(enable);
	tdc_pause(1);
    1814:	000175c1 	jmpi	175c <tdc_pause>

00001818 <TDC7200_reg_init>:
			ready=1;
	}
}

void TDC7200_reg_init()
{
    1818:	defffc04 	addi	sp,sp,-16
    181c:	dc800215 	stw	r18,8(sp)
    1820:	dc400115 	stw	r17,4(sp)
    1824:	dc000015 	stw	r16,0(sp)
    1828:	dfc00315 	stw	ra,12(sp)
    182c:	0021883a 	mov	r16,zero
    1830:	04800034 	movhi	r18,0
    1834:	9493fb04 	addi	r18,r18,20460
	unsigned char i = 0;
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
    1838:	04400284 	movi	r17,10
		if (delay>ticks)
			ready=1;
	}
}

void TDC7200_reg_init()
    183c:	9405883a 	add	r2,r18,r16
{
	unsigned char i = 0;
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
    1840:	11400003 	ldbu	r5,0(r2)
    1844:	8009883a 	mov	r4,r16
    1848:	84000044 	addi	r16,r16,1
    184c:	00016480 	call	1648 <write_16bword_to_tdc>
}

void TDC7200_reg_init()
{
	unsigned char i = 0;
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
    1850:	847ffa1e 	bne	r16,r17,183c <_gp+0xffff41d8>
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
}
    1854:	dfc00317 	ldw	ra,12(sp)
    1858:	dc800217 	ldw	r18,8(sp)
    185c:	dc400117 	ldw	r17,4(sp)
    1860:	dc000017 	ldw	r16,0(sp)
    1864:	dec00404 	addi	sp,sp,16
    1868:	f800283a 	ret

0000186c <Init_TDC7200>:

unsigned char TDC7200_reg_local_copy[10] = {0x02, 0x44, 0x07, 0x07, 0xFF, 0xFF, 0xFF, 0xFF, 0x0, 0x0 };//0x44, 0x07, 0x07, 0xFF, 0xFF, 0xFF, 0xFF, 0x0, 0x0 };
//0x41   2 ,   5  

void Init_TDC7200(void)
{
    186c:	defffd04 	addi	sp,sp,-12
    1870:	dc400115 	stw	r17,4(sp)
    1874:	dfc00215 	stw	ra,8(sp)
    1878:	dc000015 	stw	r16,0(sp)
void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
    187c:	04647814 	movui	r17,37344
    1880:	88000035 	stwio	zero,0(r17)
//0x41   2 ,   5  

void Init_TDC7200(void)
{
	set_tdc_chip_enable(disable);//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;// Enable TDC7200
	tdc_pause(5);
    1884:	04000144 	movi	r16,5
    1888:	8009883a 	mov	r4,r16
    188c:	000175c0 	call	175c <tdc_pause>
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    1890:	00800044 	movi	r2,1
    1894:	88800035 	stwio	r2,0(r17)
{
	set_tdc_chip_enable(disable);//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;// Enable TDC7200
	tdc_pause(5);
	//UCB1CTLW0 &= ~UCSWRST;// Switch on SPI module
	set_tdc_chip_enable(enable);//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;// Enable TDC7200
	tdc_pause(5);
    1898:	8009883a 	mov	r4,r16
    189c:	000175c0 	call	175c <tdc_pause>

	//tdc7200_reset(); //delay_uS(TDC7200_WAKEUP_PERIOD); // Reset TDC7200
	TDC7200_reg_init();									// init registers of TDC7200
    18a0:	00018180 	call	1818 <TDC7200_reg_init>
	//TDC7200_ENABLE_PxOUT &= ~TDC7200_ENABLE_PIN;		// Enable TDC7200 ????????????
	memset(tdc_results,0,sizeof(tdc_results));
    18a4:	00800034 	movhi	r2,0
    18a8:	10993204 	addi	r2,r2,25800
    18ac:	10000015 	stw	zero,0(r2)
    18b0:	10000115 	stw	zero,4(r2)
    18b4:	10000215 	stw	zero,8(r2)
    18b8:	10000315 	stw	zero,12(r2)
    18bc:	10000415 	stw	zero,16(r2)
}
    18c0:	dfc00217 	ldw	ra,8(sp)
    18c4:	dc400117 	ldw	r17,4(sp)
    18c8:	dc000017 	ldw	r16,0(sp)
    18cc:	dec00304 	addi	sp,sp,12
    18d0:	f800283a 	ret

000018d4 <tdc_start_measure>:
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
}

void tdc_start_measure()
{
    18d4:	deffff04 	addi	sp,sp,-4
	write_16bword_to_tdc(INT_STATUS,0x1F);
    18d8:	01000084 	movi	r4,2
    18dc:	014007c4 	movi	r5,31
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
}

void tdc_start_measure()
{
    18e0:	dfc00015 	stw	ra,0(sp)
	write_16bword_to_tdc(INT_STATUS,0x1F);
    18e4:	00016480 	call	1648 <write_16bword_to_tdc>
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
    18e8:	00800034 	movhi	r2,0
    18ec:	1093fb04 	addi	r2,r2,20460
    18f0:	10c00003 	ldbu	r3,0(r2)
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
    18f4:	0009883a 	mov	r4,zero
}

void tdc_start_measure()
{
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
    18f8:	18c00054 	ori	r3,r3,1
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
    18fc:	19403fcc 	andi	r5,r3,255
}

void tdc_start_measure()
{
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
    1900:	10c00005 	stb	r3,0(r2)
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
}
    1904:	dfc00017 	ldw	ra,0(sp)
    1908:	dec00104 	addi	sp,sp,4

void tdc_start_measure()
{
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
    190c:	00016481 	jmpi	1648 <write_16bword_to_tdc>

00001910 <tdc_stop_measure>:
}

void tdc_stop_measure()
{
    1910:	defffc04 	addi	sp,sp,-16
    1914:	dc800215 	stw	r18,8(sp)
    1918:	dc400115 	stw	r17,4(sp)
    191c:	dc000015 	stw	r16,0(sp)
    1920:	dfc00315 	stw	ra,12(sp)
    1924:	0021883a 	mov	r16,zero
    1928:	04800034 	movhi	r18,0
    192c:	94993204 	addi	r18,r18,25800
	unsigned char i = 0;
	for (i=0;i<5;i++)
    1930:	04400284 	movi	r17,10
		tdc_results[i]=read_16bword_from_tdc(TIME1+2*i);
    1934:	81000404 	addi	r4,r16,16
    1938:	000168c0 	call	168c <read_16bword_from_tdc>
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
}

void tdc_stop_measure()
    193c:	8407883a 	add	r3,r16,r16
    1940:	90c7883a 	add	r3,r18,r3
{
	unsigned char i = 0;
	for (i=0;i<5;i++)
		tdc_results[i]=read_16bword_from_tdc(TIME1+2*i);
    1944:	10803fcc 	andi	r2,r2,255
    1948:	18800015 	stw	r2,0(r3)
    194c:	84000084 	addi	r16,r16,2
}

void tdc_stop_measure()
{
	unsigned char i = 0;
	for (i=0;i<5;i++)
    1950:	847ff81e 	bne	r16,r17,1934 <_gp+0xffff42d0>
		tdc_results[i]=read_16bword_from_tdc(TIME1+2*i);
}
    1954:	dfc00317 	ldw	ra,12(sp)
    1958:	dc800217 	ldw	r18,8(sp)
    195c:	dc400117 	ldw	r17,4(sp)
    1960:	dc000017 	ldw	r16,0(sp)
    1964:	dec00404 	addi	sp,sp,16
    1968:	f800283a 	ret

0000196c <ProcCmd_TDC>:
	memset(tdc_results,0,sizeof(tdc_results));
}


void ProcCmd_TDC(t_pc_cmd *cmd)
{
    196c:	defff504 	addi	sp,sp,-44
    1970:	dfc00a15 	stw	ra,40(sp)
    1974:	dc000915 	stw	r16,36(sp)
	switch(cmd->data[0])
    1978:	208000c3 	ldbu	r2,3(r4)
    197c:	00c00144 	movi	r3,5
    1980:	18802436 	bltu	r3,r2,1a14 <ProcCmd_TDC+0xa8>
    1984:	1085883a 	add	r2,r2,r2
    1988:	1085883a 	add	r2,r2,r2
    198c:	00c00034 	movhi	r3,0
    1990:	18c66804 	addi	r3,r3,6560
    1994:	10c5883a 	add	r2,r2,r3
    1998:	10800017 	ldw	r2,0(r2)
    199c:	1000683a 	jmp	r2
    19a0:	00001a4c 	andi	zero,zero,105
    19a4:	000019b8 	rdprs	zero,zero,102
    19a8:	00001a7c 	xorhi	zero,zero,105
    19ac:	00001a90 	cmplti	zero,zero,106
    19b0:	00001a24 	muli	zero,zero,104
    19b4:	00001a38 	rdprs	zero,zero,104
			}
		break;
	case read_reg:
			{
			t_pc_cmd pack;
			unsigned char addr = cmd->data[1];
    19b8:	24000103 	ldbu	r16,4(r4)
			unsigned int result = 0;
			if (addr>0x9)
    19bc:	00800244 	movi	r2,9
    19c0:	81003fcc 	andi	r4,r16,255
    19c4:	11003a2e 	bgeu	r2,r4,1ab0 <ProcCmd_TDC+0x144>
				result = read_32bword_from_tdc (addr) & 0xffffff;
    19c8:	00017000 	call	1700 <read_32bword_from_tdc>
    19cc:	00c04034 	movhi	r3,256
    19d0:	18ffffc4 	addi	r3,r3,-1
    19d4:	10c4703a 	and	r2,r2,r3
			else
				result = read_16bword_from_tdc (addr) & 0xff;
			pack.sign = 0x5B;
    19d8:	018016c4 	movi	r6,91
			pack.code = PCCOM_TDC;
			pack.dlen = 5;
			pack.data[0] = 0; //read answer
			pack.data[1] = addr;
			pack.data[2] = (result>>16)&0xFF;
    19dc:	100ad43a 	srli	r5,r2,16
			pack.data[3] = (result>>8)&0xff;
    19e0:	1006d23a 	srli	r3,r2,8
			unsigned int result = 0;
			if (addr>0x9)
				result = read_32bword_from_tdc (addr) & 0xffffff;
			else
				result = read_16bword_from_tdc (addr) & 0xff;
			pack.sign = 0x5B;
    19e4:	d9800005 	stb	r6,0(sp)
			pack.code = PCCOM_TDC;
    19e8:	01800084 	movi	r6,2
    19ec:	d9800045 	stb	r6,1(sp)
			pack.data[0] = 0; //read answer
			pack.data[1] = addr;
			pack.data[2] = (result>>16)&0xFF;
			pack.data[3] = (result>>8)&0xff;
			pack.data[4] = result&0xff;
			send_cmd2pc(&pack);
    19f0:	d809883a 	mov	r4,sp
				result = read_32bword_from_tdc (addr) & 0xffffff;
			else
				result = read_16bword_from_tdc (addr) & 0xff;
			pack.sign = 0x5B;
			pack.code = PCCOM_TDC;
			pack.dlen = 5;
    19f4:	01800144 	movi	r6,5
    19f8:	d9800085 	stb	r6,2(sp)
			pack.data[0] = 0; //read answer
    19fc:	d80000c5 	stb	zero,3(sp)
			pack.data[1] = addr;
    1a00:	dc000105 	stb	r16,4(sp)
			pack.data[2] = (result>>16)&0xFF;
    1a04:	d9400145 	stb	r5,5(sp)
			pack.data[3] = (result>>8)&0xff;
    1a08:	d8c00185 	stb	r3,6(sp)
			pack.data[4] = result&0xff;
    1a0c:	d88001c5 	stb	r2,7(sp)
			send_cmd2pc(&pack);
    1a10:	00008540 	call	854 <send_cmd2pc>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1a14:	dfc00a17 	ldw	ra,40(sp)
    1a18:	dc000917 	ldw	r16,36(sp)
    1a1c:	dec00b04 	addi	sp,sp,44
    1a20:	f800283a 	ret
		break;
	case start_measure:
		tdc_start_measure();
		break;
	case stop_measure:
		tdc_stop_measure();
    1a24:	00019100 	call	1910 <tdc_stop_measure>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1a28:	dfc00a17 	ldw	ra,40(sp)
    1a2c:	dc000917 	ldw	r16,36(sp)
    1a30:	dec00b04 	addi	sp,sp,44
    1a34:	f800283a 	ret
		break;
	case stop_measure:
		tdc_stop_measure();
		break;
	case init_chip:
		Init_TDC7200();
    1a38:	000186c0 	call	186c <Init_TDC7200>
		break;
	}
}
    1a3c:	dfc00a17 	ldw	ra,40(sp)
    1a40:	dc000917 	ldw	r16,36(sp)
    1a44:	dec00b04 	addi	sp,sp,44
    1a48:	f800283a 	ret
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
			word|=(cmd->data[3]<<8);
    1a4c:	21400183 	ldbu	r5,6(r4)
	switch(cmd->data[0])
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
    1a50:	20c00143 	ldbu	r3,5(r4)
			word|=(cmd->data[3]<<8);
			word|=cmd->data[4];
    1a54:	208001c3 	ldbu	r2,7(r4)
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
			word|=(cmd->data[3]<<8);
    1a58:	280a923a 	slli	r5,r5,8
	switch(cmd->data[0])
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
    1a5c:	1806943a 	slli	r3,r3,16
			word|=(cmd->data[3]<<8);
			word|=cmd->data[4];
			if (addr>0x9) //  
    1a60:	21000103 	ldbu	r4,4(r4)
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
			word|=(cmd->data[3]<<8);
    1a64:	28cab03a 	or	r5,r5,r3
			word|=cmd->data[4];
    1a68:	288ab03a 	or	r5,r5,r2
			if (addr>0x9) //  
    1a6c:	00800244 	movi	r2,9
    1a70:	11000c2e 	bgeu	r2,r4,1aa4 <ProcCmd_TDC+0x138>
				write_32bword_to_tdc(addr,word);
    1a74:	00016bc0 	call	16bc <write_32bword_to_tdc>
    1a78:	003fe606 	br	1a14 <_gp+0xffff43b0>
			pack.data[4] = result&0xff;
			send_cmd2pc(&pack);
			}
		break;
	case reset_chip:
		tdc7200_reset();
    1a7c:	00017d80 	call	17d8 <tdc7200_reset>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1a80:	dfc00a17 	ldw	ra,40(sp)
    1a84:	dc000917 	ldw	r16,36(sp)
    1a88:	dec00b04 	addi	sp,sp,44
    1a8c:	f800283a 	ret
		break;
	case reset_chip:
		tdc7200_reset();
		break;
	case start_measure:
		tdc_start_measure();
    1a90:	00018d40 	call	18d4 <tdc_start_measure>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1a94:	dfc00a17 	ldw	ra,40(sp)
    1a98:	dc000917 	ldw	r16,36(sp)
    1a9c:	dec00b04 	addi	sp,sp,44
    1aa0:	f800283a 	ret
			word|=(cmd->data[3]<<8);
			word|=cmd->data[4];
			if (addr>0x9) //  
				write_32bword_to_tdc(addr,word);
			else
				write_16bword_to_tdc(addr,word);
    1aa4:	29403fcc 	andi	r5,r5,255
    1aa8:	00016480 	call	1648 <write_16bword_to_tdc>
    1aac:	003fd906 	br	1a14 <_gp+0xffff43b0>
			unsigned char addr = cmd->data[1];
			unsigned int result = 0;
			if (addr>0x9)
				result = read_32bword_from_tdc (addr) & 0xffffff;
			else
				result = read_16bword_from_tdc (addr) & 0xff;
    1ab0:	000168c0 	call	168c <read_16bword_from_tdc>
    1ab4:	10803fcc 	andi	r2,r2,255
    1ab8:	003fc706 	br	19d8 <_gp+0xffff4374>

00001abc <alarm_handler>:


#ifdef ALTERA_HANDLER
alt_u32 alarm_handler(void* context)
{
	time_flags->mainloop=1;
    1abc:	d0e00217 	ldw	r3,-32760(gp)
	time_flags->spi_module=1;
	time_flags->tdc=1;
	G_system_time++;
	return 1;
}
    1ac0:	00800044 	movi	r2,1


#ifdef ALTERA_HANDLER
alt_u32 alarm_handler(void* context)
{
	time_flags->mainloop=1;
    1ac4:	19000003 	ldbu	r4,0(r3)
	time_flags->spi_module=1;
	time_flags->tdc=1;
    1ac8:	210001d4 	ori	r4,r4,7
    1acc:	19000005 	stb	r4,0(r3)
	G_system_time++;
    1ad0:	d0e1c517 	ldw	r3,-30956(gp)
    1ad4:	1887883a 	add	r3,r3,r2
    1ad8:	d0e1c515 	stw	r3,-30956(gp)
	return 1;
}
    1adc:	f800283a 	ret

00001ae0 <register_sys_timer_interrupt>:
#endif

void register_sys_timer_interrupt()
{
#ifdef ALTERA_HANDLER
	alt_alarm_start(&ts, 1, alarm_handler, NULL);
    1ae0:	01000034 	movhi	r4,0
    1ae4:	21193704 	addi	r4,r4,25820
    1ae8:	01400044 	movi	r5,1
    1aec:	01800034 	movhi	r6,0
    1af0:	3186af04 	addi	r6,r6,6844
    1af4:	000f883a 	mov	r7,zero
    1af8:	0003a501 	jmpi	3a50 <alt_alarm_start>

00001afc <timers_init>:
	alt_ic_irq_enable(SYS_TIMER_IRQ_INTERRUPT_CONTROLLER_ID,SYS_TIMER_IRQ);
#endif
}

void timers_init()
{
    1afc:	deffff04 	addi	sp,sp,-4
    1b00:	dfc00015 	stw	ra,0(sp)
#ifdef ALTERA_HANDLER
	register_sys_timer_interrupt();
    1b04:	0001ae00 	call	1ae0 <register_sys_timer_interrupt>
	register_sys_timer_interrupt();
	IOWR_ALTERA_AVALON_TIMER_PERIODL(SYS_TIMER_BASE,ticks);
	IOWR_ALTERA_AVALON_TIMER_PERIODH(SYS_TIMER_BASE,ticks>>16);
   	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE,ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);
#endif
	time_flags->mainloop=0;
    1b08:	d0a00217 	ldw	r2,-32760(gp)
    1b0c:	10c00003 	ldbu	r3,0(r2)
	time_flags->spi_module=0;
	time_flags->tdc=0;
    1b10:	18c03e0c 	andi	r3,r3,248
    1b14:	10c00005 	stb	r3,0(r2)
}
    1b18:	dfc00017 	ldw	ra,0(sp)
    1b1c:	dec00104 	addi	sp,sp,4
    1b20:	f800283a 	ret

00001b24 <sys_timer_flags>:

 system_timer_flags* sys_timer_flags()
{
  return time_flags;
}
    1b24:	d0a00217 	ldw	r2,-32760(gp)
    1b28:	f800283a 	ret

00001b2c <get_sys_timer_value>:

alt_u32 get_sys_timer_value()
{
	alt_u32 cur_timer_value =  IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
    1b2c:	00a4b514 	movui	r2,37588
    1b30:	10c00037 	ldwio	r3,0(r2)
	cur_timer_value = cur_timer_value << 16;
	cur_timer_value|= IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
    1b34:	00a4b414 	movui	r2,37584
}

alt_u32 get_sys_timer_value()
{
	alt_u32 cur_timer_value =  IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
	cur_timer_value = cur_timer_value << 16;
    1b38:	1806943a 	slli	r3,r3,16
	cur_timer_value|= IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
    1b3c:	10800037 	ldwio	r2,0(r2)
	return cur_timer_value;
}
    1b40:	1884b03a 	or	r2,r3,r2
    1b44:	f800283a 	ret

00001b48 <get_system_time>:

alt_u32 get_system_time()
{
	return G_system_time;
}
    1b48:	d0a1c517 	ldw	r2,-30956(gp)
    1b4c:	f800283a 	ret

00001b50 <simple_delay>:
	for (i=0;i<value;i++)
	{
		b++;
	}
	return b;
}
    1b50:	2005883a 	mov	r2,r4
    1b54:	f800283a 	ret

00001b58 <sqrt>:
    1b58:	defff104 	addi	sp,sp,-60
    1b5c:	dcc00d15 	stw	r19,52(sp)
    1b60:	dc800c15 	stw	r18,48(sp)
    1b64:	dc400b15 	stw	r17,44(sp)
    1b68:	dc000a15 	stw	r16,40(sp)
    1b6c:	2023883a 	mov	r17,r4
    1b70:	dfc00e15 	stw	ra,56(sp)
    1b74:	04800034 	movhi	r18,0
    1b78:	94959d04 	addi	r18,r18,22132
    1b7c:	2821883a 	mov	r16,r5
    1b80:	0001ca00 	call	1ca0 <__ieee754_sqrt>
    1b84:	91000017 	ldw	r4,0(r18)
    1b88:	1027883a 	mov	r19,r2
    1b8c:	00bfffc4 	movi	r2,-1
    1b90:	20800d26 	beq	r4,r2,1bc8 <sqrt+0x70>
    1b94:	8809883a 	mov	r4,r17
    1b98:	800b883a 	mov	r5,r16
    1b9c:	d8c00915 	stw	r3,36(sp)
    1ba0:	0001f640 	call	1f64 <__isnand>
    1ba4:	d8c00917 	ldw	r3,36(sp)
    1ba8:	1000071e 	bne	r2,zero,1bc8 <sqrt+0x70>
    1bac:	8809883a 	mov	r4,r17
    1bb0:	800b883a 	mov	r5,r16
    1bb4:	000d883a 	mov	r6,zero
    1bb8:	000f883a 	mov	r7,zero
    1bbc:	0002e040 	call	2e04 <__ltdf2>
    1bc0:	d8c00917 	ldw	r3,36(sp)
    1bc4:	10000816 	blt	r2,zero,1be8 <sqrt+0x90>
    1bc8:	9805883a 	mov	r2,r19
    1bcc:	dfc00e17 	ldw	ra,56(sp)
    1bd0:	dcc00d17 	ldw	r19,52(sp)
    1bd4:	dc800c17 	ldw	r18,48(sp)
    1bd8:	dc400b17 	ldw	r17,44(sp)
    1bdc:	dc000a17 	ldw	r16,40(sp)
    1be0:	dec00f04 	addi	sp,sp,60
    1be4:	f800283a 	ret
    1be8:	94800017 	ldw	r18,0(r18)
    1bec:	00800044 	movi	r2,1
    1bf0:	d8800015 	stw	r2,0(sp)
    1bf4:	00800034 	movhi	r2,0
    1bf8:	1093a804 	addi	r2,r2,20128
    1bfc:	d8800115 	stw	r2,4(sp)
    1c00:	d8000815 	stw	zero,32(sp)
    1c04:	dc400415 	stw	r17,16(sp)
    1c08:	dc000515 	stw	r16,20(sp)
    1c0c:	dc400215 	stw	r17,8(sp)
    1c10:	dc000315 	stw	r16,12(sp)
    1c14:	9000111e 	bne	r18,zero,1c5c <sqrt+0x104>
    1c18:	d8000615 	stw	zero,24(sp)
    1c1c:	d8000715 	stw	zero,28(sp)
    1c20:	d809883a 	mov	r4,sp
    1c24:	0001f900 	call	1f90 <matherr>
    1c28:	10001526 	beq	r2,zero,1c80 <sqrt+0x128>
    1c2c:	d8800817 	ldw	r2,32(sp)
    1c30:	1000171e 	bne	r2,zero,1c90 <sqrt+0x138>
    1c34:	dcc00617 	ldw	r19,24(sp)
    1c38:	d8c00717 	ldw	r3,28(sp)
    1c3c:	9805883a 	mov	r2,r19
    1c40:	dfc00e17 	ldw	ra,56(sp)
    1c44:	dcc00d17 	ldw	r19,52(sp)
    1c48:	dc800c17 	ldw	r18,48(sp)
    1c4c:	dc400b17 	ldw	r17,44(sp)
    1c50:	dc000a17 	ldw	r16,40(sp)
    1c54:	dec00f04 	addi	sp,sp,60
    1c58:	f800283a 	ret
    1c5c:	0009883a 	mov	r4,zero
    1c60:	000b883a 	mov	r5,zero
    1c64:	000d883a 	mov	r6,zero
    1c68:	000f883a 	mov	r7,zero
    1c6c:	0002c500 	call	2c50 <__divdf3>
    1c70:	d8800615 	stw	r2,24(sp)
    1c74:	d8c00715 	stw	r3,28(sp)
    1c78:	00800084 	movi	r2,2
    1c7c:	90bfe81e 	bne	r18,r2,1c20 <_gp+0xffff45bc>
    1c80:	00039640 	call	3964 <__errno>
    1c84:	00c00844 	movi	r3,33
    1c88:	10c00015 	stw	r3,0(r2)
    1c8c:	003fe706 	br	1c2c <_gp+0xffff45c8>
    1c90:	00039640 	call	3964 <__errno>
    1c94:	d8c00817 	ldw	r3,32(sp)
    1c98:	10c00015 	stw	r3,0(r2)
    1c9c:	003fe506 	br	1c34 <_gp+0xffff45d0>

00001ca0 <__ieee754_sqrt>:
    1ca0:	defffd04 	addi	sp,sp,-12
    1ca4:	dc400115 	stw	r17,4(sp)
    1ca8:	dc000015 	stw	r16,0(sp)
    1cac:	dfc00215 	stw	ra,8(sp)
    1cb0:	28dffc2c 	andhi	r3,r5,32752
    1cb4:	009ffc34 	movhi	r2,32752
    1cb8:	2821883a 	mov	r16,r5
    1cbc:	2023883a 	mov	r17,r4
    1cc0:	2811883a 	mov	r8,r5
    1cc4:	2013883a 	mov	r9,r4
    1cc8:	18808326 	beq	r3,r2,1ed8 <__ieee754_sqrt+0x238>
    1ccc:	0140610e 	bge	zero,r5,1e54 <__ieee754_sqrt+0x1b4>
    1cd0:	2805d53a 	srai	r2,r5,20
    1cd4:	10006a26 	beq	r2,zero,1e80 <__ieee754_sqrt+0x1e0>
    1cd8:	00c00434 	movhi	r3,16
    1cdc:	18ffffc4 	addi	r3,r3,-1
    1ce0:	10bf0044 	addi	r2,r2,-1023
    1ce4:	40d0703a 	and	r8,r8,r3
    1ce8:	10c0004c 	andi	r3,r2,1
    1cec:	42000434 	orhi	r8,r8,16
    1cf0:	1800511e 	bne	r3,zero,1e38 <__ieee754_sqrt+0x198>
    1cf4:	4808d7fa 	srli	r4,r9,31
    1cf8:	4211883a 	add	r8,r8,r8
    1cfc:	101bd07a 	srai	r13,r2,1
    1d00:	4107883a 	add	r3,r8,r4
    1d04:	4a4b883a 	add	r5,r9,r9
    1d08:	01000584 	movi	r4,22
    1d0c:	0015883a 	mov	r10,zero
    1d10:	000d883a 	mov	r6,zero
    1d14:	00800834 	movhi	r2,32
    1d18:	308f883a 	add	r7,r6,r2
    1d1c:	2810d7fa 	srli	r8,r5,31
    1d20:	213fffc4 	addi	r4,r4,-1
    1d24:	19c00316 	blt	r3,r7,1d34 <__ieee754_sqrt+0x94>
    1d28:	19c7c83a 	sub	r3,r3,r7
    1d2c:	388d883a 	add	r6,r7,r2
    1d30:	5095883a 	add	r10,r10,r2
    1d34:	18c7883a 	add	r3,r3,r3
    1d38:	1a07883a 	add	r3,r3,r8
    1d3c:	294b883a 	add	r5,r5,r5
    1d40:	1004d07a 	srli	r2,r2,1
    1d44:	203ff41e 	bne	r4,zero,1d18 <_gp+0xffff46b4>
    1d48:	01e00034 	movhi	r7,32768
    1d4c:	02400804 	movi	r9,32
    1d50:	0005883a 	mov	r2,zero
    1d54:	0017883a 	mov	r11,zero
    1d58:	3819883a 	mov	r12,r7
    1d5c:	00000806 	br	1d80 <__ieee754_sqrt+0xe0>
    1d60:	19803226 	beq	r3,r6,1e2c <__ieee754_sqrt+0x18c>
    1d64:	2810d7fa 	srli	r8,r5,31
    1d68:	18c7883a 	add	r3,r3,r3
    1d6c:	4a7fffc4 	addi	r9,r9,-1
    1d70:	1a07883a 	add	r3,r3,r8
    1d74:	294b883a 	add	r5,r5,r5
    1d78:	380ed07a 	srli	r7,r7,1
    1d7c:	48001326 	beq	r9,zero,1dcc <__ieee754_sqrt+0x12c>
    1d80:	59d1883a 	add	r8,r11,r7
    1d84:	30fff60e 	bge	r6,r3,1d60 <_gp+0xffff46fc>
    1d88:	4120002c 	andhi	r4,r8,32768
    1d8c:	41d7883a 	add	r11,r8,r7
    1d90:	23002326 	beq	r4,r12,1e20 <__ieee754_sqrt+0x180>
    1d94:	3009883a 	mov	r4,r6
    1d98:	1987c83a 	sub	r3,r3,r6
    1d9c:	2a00012e 	bgeu	r5,r8,1da4 <__ieee754_sqrt+0x104>
    1da0:	18ffffc4 	addi	r3,r3,-1
    1da4:	2a0bc83a 	sub	r5,r5,r8
    1da8:	2810d7fa 	srli	r8,r5,31
    1dac:	18c7883a 	add	r3,r3,r3
    1db0:	4a7fffc4 	addi	r9,r9,-1
    1db4:	11c5883a 	add	r2,r2,r7
    1db8:	200d883a 	mov	r6,r4
    1dbc:	1a07883a 	add	r3,r3,r8
    1dc0:	294b883a 	add	r5,r5,r5
    1dc4:	380ed07a 	srli	r7,r7,1
    1dc8:	483fed1e 	bne	r9,zero,1d80 <_gp+0xffff471c>
    1dcc:	28c6b03a 	or	r3,r5,r3
    1dd0:	18000426 	beq	r3,zero,1de4 <__ieee754_sqrt+0x144>
    1dd4:	00ffffc4 	movi	r3,-1
    1dd8:	10c05026 	beq	r2,r3,1f1c <__ieee754_sqrt+0x27c>
    1ddc:	10c0004c 	andi	r3,r2,1
    1de0:	1885883a 	add	r2,r3,r2
    1de4:	1022d07a 	srli	r17,r2,1
    1de8:	5007d07a 	srai	r3,r10,1
    1dec:	008ff834 	movhi	r2,16352
    1df0:	5280004c 	andi	r10,r10,1
    1df4:	1887883a 	add	r3,r3,r2
    1df8:	5000141e 	bne	r10,zero,1e4c <__ieee754_sqrt+0x1ac>
    1dfc:	681a953a 	slli	r13,r13,20
    1e00:	68e1883a 	add	r16,r13,r3
    1e04:	8805883a 	mov	r2,r17
    1e08:	8007883a 	mov	r3,r16
    1e0c:	dfc00217 	ldw	ra,8(sp)
    1e10:	dc400117 	ldw	r17,4(sp)
    1e14:	dc000017 	ldw	r16,0(sp)
    1e18:	dec00304 	addi	sp,sp,12
    1e1c:	f800283a 	ret
    1e20:	583fdc16 	blt	r11,zero,1d94 <_gp+0xffff4730>
    1e24:	31000044 	addi	r4,r6,1
    1e28:	003fdb06 	br	1d98 <_gp+0xffff4734>
    1e2c:	2a3fd62e 	bgeu	r5,r8,1d88 <_gp+0xffff4724>
    1e30:	180d883a 	mov	r6,r3
    1e34:	003fcb06 	br	1d64 <_gp+0xffff4700>
    1e38:	4806d7fa 	srli	r3,r9,31
    1e3c:	4211883a 	add	r8,r8,r8
    1e40:	4a53883a 	add	r9,r9,r9
    1e44:	40d1883a 	add	r8,r8,r3
    1e48:	003faa06 	br	1cf4 <_gp+0xffff4690>
    1e4c:	8c600034 	orhi	r17,r17,32768
    1e50:	003fea06 	br	1dfc <_gp+0xffff4798>
    1e54:	00a00034 	movhi	r2,32768
    1e58:	10bfffc4 	addi	r2,r2,-1
    1e5c:	2884703a 	and	r2,r5,r2
    1e60:	1104b03a 	or	r2,r2,r4
    1e64:	103fe726 	beq	r2,zero,1e04 <_gp+0xffff47a0>
    1e68:	2800331e 	bne	r5,zero,1f38 <__ieee754_sqrt+0x298>
    1e6c:	0005883a 	mov	r2,zero
    1e70:	4810d2fa 	srli	r8,r9,11
    1e74:	10bffac4 	addi	r2,r2,-21
    1e78:	4812957a 	slli	r9,r9,21
    1e7c:	403ffc26 	beq	r8,zero,1e70 <_gp+0xffff480c>
    1e80:	40c0042c 	andhi	r3,r8,16
    1e84:	1800281e 	bne	r3,zero,1f28 <__ieee754_sqrt+0x288>
    1e88:	4211883a 	add	r8,r8,r8
    1e8c:	4100042c 	andhi	r4,r8,16
    1e90:	18c00044 	addi	r3,r3,1
    1e94:	203ffc26 	beq	r4,zero,1e88 <_gp+0xffff4824>
    1e98:	01400044 	movi	r5,1
    1e9c:	01000804 	movi	r4,32
    1ea0:	28cbc83a 	sub	r5,r5,r3
    1ea4:	20c9c83a 	sub	r4,r4,r3
    1ea8:	4908d83a 	srl	r4,r9,r4
    1eac:	1145883a 	add	r2,r2,r5
    1eb0:	48d2983a 	sll	r9,r9,r3
    1eb4:	4110b03a 	or	r8,r8,r4
    1eb8:	00c00434 	movhi	r3,16
    1ebc:	18ffffc4 	addi	r3,r3,-1
    1ec0:	10bf0044 	addi	r2,r2,-1023
    1ec4:	40d0703a 	and	r8,r8,r3
    1ec8:	10c0004c 	andi	r3,r2,1
    1ecc:	42000434 	orhi	r8,r8,16
    1ed0:	183f8826 	beq	r3,zero,1cf4 <_gp+0xffff4690>
    1ed4:	003fd806 	br	1e38 <_gp+0xffff47d4>
    1ed8:	200d883a 	mov	r6,r4
    1edc:	280f883a 	mov	r7,r5
    1ee0:	000296c0 	call	296c <__muldf3>
    1ee4:	8809883a 	mov	r4,r17
    1ee8:	800b883a 	mov	r5,r16
    1eec:	100d883a 	mov	r6,r2
    1ef0:	180f883a 	mov	r7,r3
    1ef4:	00028b80 	call	28b8 <__adddf3>
    1ef8:	1023883a 	mov	r17,r2
    1efc:	1821883a 	mov	r16,r3
    1f00:	8805883a 	mov	r2,r17
    1f04:	8007883a 	mov	r3,r16
    1f08:	dfc00217 	ldw	ra,8(sp)
    1f0c:	dc400117 	ldw	r17,4(sp)
    1f10:	dc000017 	ldw	r16,0(sp)
    1f14:	dec00304 	addi	sp,sp,12
    1f18:	f800283a 	ret
    1f1c:	52800044 	addi	r10,r10,1
    1f20:	0023883a 	mov	r17,zero
    1f24:	003fb006 	br	1de8 <_gp+0xffff4784>
    1f28:	01000804 	movi	r4,32
    1f2c:	01400044 	movi	r5,1
    1f30:	0007883a 	mov	r3,zero
    1f34:	003fdc06 	br	1ea8 <_gp+0xffff4844>
    1f38:	200d883a 	mov	r6,r4
    1f3c:	280f883a 	mov	r7,r5
    1f40:	000290c0 	call	290c <__subdf3>
    1f44:	1009883a 	mov	r4,r2
    1f48:	180b883a 	mov	r5,r3
    1f4c:	100d883a 	mov	r6,r2
    1f50:	180f883a 	mov	r7,r3
    1f54:	0002c500 	call	2c50 <__divdf3>
    1f58:	1023883a 	mov	r17,r2
    1f5c:	1821883a 	mov	r16,r3
    1f60:	003fa806 	br	1e04 <_gp+0xffff47a0>

00001f64 <__isnand>:
    1f64:	0105c83a 	sub	r2,zero,r4
    1f68:	1108b03a 	or	r4,r2,r4
    1f6c:	2004d7fa 	srli	r2,r4,31
    1f70:	00e00034 	movhi	r3,32768
    1f74:	18ffffc4 	addi	r3,r3,-1
    1f78:	28ca703a 	and	r5,r5,r3
    1f7c:	1144b03a 	or	r2,r2,r5
    1f80:	00dffc34 	movhi	r3,32752
    1f84:	1885c83a 	sub	r2,r3,r2
    1f88:	1004d7fa 	srli	r2,r2,31
    1f8c:	f800283a 	ret

00001f90 <matherr>:
    1f90:	0005883a 	mov	r2,zero
    1f94:	f800283a 	ret

00001f98 <__fixunssfsi>:
    1f98:	defffd04 	addi	sp,sp,-12
    1f9c:	dc000015 	stw	r16,0(sp)
    1fa0:	0413c034 	movhi	r16,20224
    1fa4:	800b883a 	mov	r5,r16
    1fa8:	dc400115 	stw	r17,4(sp)
    1fac:	dfc00215 	stw	ra,8(sp)
    1fb0:	2023883a 	mov	r17,r4
    1fb4:	00024300 	call	2430 <__gesf2>
    1fb8:	1000070e 	bge	r2,zero,1fd8 <__fixunssfsi+0x40>
    1fbc:	8809883a 	mov	r4,r17
    1fc0:	000248c0 	call	248c <__fixsfsi>
    1fc4:	dfc00217 	ldw	ra,8(sp)
    1fc8:	dc400117 	ldw	r17,4(sp)
    1fcc:	dc000017 	ldw	r16,0(sp)
    1fd0:	dec00304 	addi	sp,sp,12
    1fd4:	f800283a 	ret
    1fd8:	800b883a 	mov	r5,r16
    1fdc:	8809883a 	mov	r4,r17
    1fe0:	00022480 	call	2248 <__subsf3>
    1fe4:	1009883a 	mov	r4,r2
    1fe8:	000248c0 	call	248c <__fixsfsi>
    1fec:	00e00034 	movhi	r3,32768
    1ff0:	10c5883a 	add	r2,r2,r3
    1ff4:	dfc00217 	ldw	ra,8(sp)
    1ff8:	dc400117 	ldw	r17,4(sp)
    1ffc:	dc000017 	ldw	r16,0(sp)
    2000:	dec00304 	addi	sp,sp,12
    2004:	f800283a 	ret

00002008 <_fpadd_parts>:
    2008:	2005883a 	mov	r2,r4
    200c:	21000017 	ldw	r4,0(r4)
    2010:	01c00044 	movi	r7,1
    2014:	3900332e 	bgeu	r7,r4,20e4 <_fpadd_parts+0xdc>
    2018:	28c00017 	ldw	r3,0(r5)
    201c:	38c0642e 	bgeu	r7,r3,21b0 <_fpadd_parts+0x1a8>
    2020:	01c00104 	movi	r7,4
    2024:	21c06e26 	beq	r4,r7,21e0 <_fpadd_parts+0x1d8>
    2028:	19c06126 	beq	r3,r7,21b0 <_fpadd_parts+0x1a8>
    202c:	01c00084 	movi	r7,2
    2030:	19c04226 	beq	r3,r7,213c <_fpadd_parts+0x134>
    2034:	21c05e26 	beq	r4,r7,21b0 <_fpadd_parts+0x1a8>
    2038:	11000217 	ldw	r4,8(r2)
    203c:	2a400217 	ldw	r9,8(r5)
    2040:	12800317 	ldw	r10,12(r2)
    2044:	29c00317 	ldw	r7,12(r5)
    2048:	2247c83a 	sub	r3,r4,r9
    204c:	1811883a 	mov	r8,r3
    2050:	18005316 	blt	r3,zero,21a0 <_fpadd_parts+0x198>
    2054:	02c007c4 	movi	r11,31
    2058:	5a002316 	blt	r11,r8,20e8 <_fpadd_parts+0xe0>
    205c:	00c0560e 	bge	zero,r3,21b8 <_fpadd_parts+0x1b0>
    2060:	00c00044 	movi	r3,1
    2064:	1a06983a 	sll	r3,r3,r8
    2068:	3a10d83a 	srl	r8,r7,r8
    206c:	18ffffc4 	addi	r3,r3,-1
    2070:	19ce703a 	and	r7,r3,r7
    2074:	380ec03a 	cmpne	r7,r7,zero
    2078:	3a0eb03a 	or	r7,r7,r8
    207c:	10c00117 	ldw	r3,4(r2)
    2080:	28800117 	ldw	r2,4(r5)
    2084:	18801d26 	beq	r3,r2,20fc <_fpadd_parts+0xf4>
    2088:	18003a26 	beq	r3,zero,2174 <_fpadd_parts+0x16c>
    208c:	3a85c83a 	sub	r2,r7,r10
    2090:	10003a16 	blt	r2,zero,217c <_fpadd_parts+0x174>
    2094:	30000115 	stw	zero,4(r6)
    2098:	31000215 	stw	r4,8(r6)
    209c:	30800315 	stw	r2,12(r6)
    20a0:	10ffffc4 	addi	r3,r2,-1
    20a4:	01d00034 	movhi	r7,16384
    20a8:	39ffff84 	addi	r7,r7,-2
    20ac:	38c00936 	bltu	r7,r3,20d4 <_fpadd_parts+0xcc>
    20b0:	30c00217 	ldw	r3,8(r6)
    20b4:	18ffffc4 	addi	r3,r3,-1
    20b8:	1085883a 	add	r2,r2,r2
    20bc:	113fffc4 	addi	r4,r2,-1
    20c0:	180b883a 	mov	r5,r3
    20c4:	18ffffc4 	addi	r3,r3,-1
    20c8:	393ffb2e 	bgeu	r7,r4,20b8 <_gp+0xffff4a54>
    20cc:	30800315 	stw	r2,12(r6)
    20d0:	31400215 	stw	r5,8(r6)
    20d4:	00c000c4 	movi	r3,3
    20d8:	30c00015 	stw	r3,0(r6)
    20dc:	10000e16 	blt	r2,zero,2118 <_fpadd_parts+0x110>
    20e0:	3005883a 	mov	r2,r6
    20e4:	f800283a 	ret
    20e8:	49002a0e 	bge	r9,r4,2194 <_fpadd_parts+0x18c>
    20ec:	10c00117 	ldw	r3,4(r2)
    20f0:	28800117 	ldw	r2,4(r5)
    20f4:	000f883a 	mov	r7,zero
    20f8:	18bfe31e 	bne	r3,r2,2088 <_gp+0xffff4a24>
    20fc:	3a85883a 	add	r2,r7,r10
    2100:	30c00115 	stw	r3,4(r6)
    2104:	00c000c4 	movi	r3,3
    2108:	31000215 	stw	r4,8(r6)
    210c:	30800315 	stw	r2,12(r6)
    2110:	30c00015 	stw	r3,0(r6)
    2114:	103ff20e 	bge	r2,zero,20e0 <_gp+0xffff4a7c>
    2118:	30c00217 	ldw	r3,8(r6)
    211c:	1008d07a 	srli	r4,r2,1
    2120:	1080004c 	andi	r2,r2,1
    2124:	18c00044 	addi	r3,r3,1
    2128:	1104b03a 	or	r2,r2,r4
    212c:	30800315 	stw	r2,12(r6)
    2130:	30c00215 	stw	r3,8(r6)
    2134:	3005883a 	mov	r2,r6
    2138:	f800283a 	ret
    213c:	20ffe91e 	bne	r4,r3,20e4 <_gp+0xffff4a80>
    2140:	31000015 	stw	r4,0(r6)
    2144:	10c00117 	ldw	r3,4(r2)
    2148:	30c00115 	stw	r3,4(r6)
    214c:	11c00217 	ldw	r7,8(r2)
    2150:	10c00117 	ldw	r3,4(r2)
    2154:	29000117 	ldw	r4,4(r5)
    2158:	31c00215 	stw	r7,8(r6)
    215c:	10800317 	ldw	r2,12(r2)
    2160:	20c6703a 	and	r3,r4,r3
    2164:	30c00115 	stw	r3,4(r6)
    2168:	30800315 	stw	r2,12(r6)
    216c:	3005883a 	mov	r2,r6
    2170:	f800283a 	ret
    2174:	51c5c83a 	sub	r2,r10,r7
    2178:	103fc60e 	bge	r2,zero,2094 <_gp+0xffff4a30>
    217c:	0085c83a 	sub	r2,zero,r2
    2180:	00c00044 	movi	r3,1
    2184:	30c00115 	stw	r3,4(r6)
    2188:	31000215 	stw	r4,8(r6)
    218c:	30800315 	stw	r2,12(r6)
    2190:	003fc306 	br	20a0 <_gp+0xffff4a3c>
    2194:	4809883a 	mov	r4,r9
    2198:	0015883a 	mov	r10,zero
    219c:	003fb706 	br	207c <_gp+0xffff4a18>
    21a0:	00d1c83a 	sub	r8,zero,r3
    21a4:	02c007c4 	movi	r11,31
    21a8:	5a3fcf16 	blt	r11,r8,20e8 <_gp+0xffff4a84>
    21ac:	003fab06 	br	205c <_gp+0xffff49f8>
    21b0:	2805883a 	mov	r2,r5
    21b4:	f800283a 	ret
    21b8:	183fb026 	beq	r3,zero,207c <_gp+0xffff4a18>
    21bc:	02400044 	movi	r9,1
    21c0:	4a12983a 	sll	r9,r9,r8
    21c4:	5206d83a 	srl	r3,r10,r8
    21c8:	2209883a 	add	r4,r4,r8
    21cc:	4a3fffc4 	addi	r8,r9,-1
    21d0:	4294703a 	and	r10,r8,r10
    21d4:	5014c03a 	cmpne	r10,r10,zero
    21d8:	50d4b03a 	or	r10,r10,r3
    21dc:	003fa706 	br	207c <_gp+0xffff4a18>
    21e0:	193fc01e 	bne	r3,r4,20e4 <_gp+0xffff4a80>
    21e4:	11000117 	ldw	r4,4(r2)
    21e8:	28c00117 	ldw	r3,4(r5)
    21ec:	20ffbd26 	beq	r4,r3,20e4 <_gp+0xffff4a80>
    21f0:	00800034 	movhi	r2,0
    21f4:	1093aa04 	addi	r2,r2,20136
    21f8:	f800283a 	ret

000021fc <__addsf3>:
    21fc:	defff104 	addi	sp,sp,-60
    2200:	d9000d15 	stw	r4,52(sp)
    2204:	d9400c15 	stw	r5,48(sp)
    2208:	d9000d04 	addi	r4,sp,52
    220c:	d9400804 	addi	r5,sp,32
    2210:	dfc00e15 	stw	ra,56(sp)
    2214:	00033340 	call	3334 <__unpack_f>
    2218:	d9000c04 	addi	r4,sp,48
    221c:	d9400404 	addi	r5,sp,16
    2220:	00033340 	call	3334 <__unpack_f>
    2224:	d9000804 	addi	r4,sp,32
    2228:	d9400404 	addi	r5,sp,16
    222c:	d80d883a 	mov	r6,sp
    2230:	00020080 	call	2008 <_fpadd_parts>
    2234:	1009883a 	mov	r4,r2
    2238:	00032080 	call	3208 <__pack_f>
    223c:	dfc00e17 	ldw	ra,56(sp)
    2240:	dec00f04 	addi	sp,sp,60
    2244:	f800283a 	ret

00002248 <__subsf3>:
    2248:	defff104 	addi	sp,sp,-60
    224c:	d9000d15 	stw	r4,52(sp)
    2250:	d9400c15 	stw	r5,48(sp)
    2254:	d9000d04 	addi	r4,sp,52
    2258:	d9400804 	addi	r5,sp,32
    225c:	dfc00e15 	stw	ra,56(sp)
    2260:	00033340 	call	3334 <__unpack_f>
    2264:	d9000c04 	addi	r4,sp,48
    2268:	d9400404 	addi	r5,sp,16
    226c:	00033340 	call	3334 <__unpack_f>
    2270:	d8800517 	ldw	r2,20(sp)
    2274:	d9000804 	addi	r4,sp,32
    2278:	d9400404 	addi	r5,sp,16
    227c:	d80d883a 	mov	r6,sp
    2280:	1080005c 	xori	r2,r2,1
    2284:	d8800515 	stw	r2,20(sp)
    2288:	00020080 	call	2008 <_fpadd_parts>
    228c:	1009883a 	mov	r4,r2
    2290:	00032080 	call	3208 <__pack_f>
    2294:	dfc00e17 	ldw	ra,56(sp)
    2298:	dec00f04 	addi	sp,sp,60
    229c:	f800283a 	ret

000022a0 <__mulsf3>:
    22a0:	defff104 	addi	sp,sp,-60
    22a4:	d9000d15 	stw	r4,52(sp)
    22a8:	d9400c15 	stw	r5,48(sp)
    22ac:	d9000d04 	addi	r4,sp,52
    22b0:	d9400804 	addi	r5,sp,32
    22b4:	dfc00e15 	stw	ra,56(sp)
    22b8:	00033340 	call	3334 <__unpack_f>
    22bc:	d9000c04 	addi	r4,sp,48
    22c0:	d9400404 	addi	r5,sp,16
    22c4:	00033340 	call	3334 <__unpack_f>
    22c8:	d8c00817 	ldw	r3,32(sp)
    22cc:	00800044 	movi	r2,1
    22d0:	10c00936 	bltu	r2,r3,22f8 <__mulsf3+0x58>
    22d4:	d8c00917 	ldw	r3,36(sp)
    22d8:	d8800517 	ldw	r2,20(sp)
    22dc:	d9000804 	addi	r4,sp,32
    22e0:	1884c03a 	cmpne	r2,r3,r2
    22e4:	d8800915 	stw	r2,36(sp)
    22e8:	00032080 	call	3208 <__pack_f>
    22ec:	dfc00e17 	ldw	ra,56(sp)
    22f0:	dec00f04 	addi	sp,sp,60
    22f4:	f800283a 	ret
    22f8:	d9000417 	ldw	r4,16(sp)
    22fc:	11000936 	bltu	r2,r4,2324 <__mulsf3+0x84>
    2300:	d8800517 	ldw	r2,20(sp)
    2304:	d8c00917 	ldw	r3,36(sp)
    2308:	d9000404 	addi	r4,sp,16
    230c:	1884c03a 	cmpne	r2,r3,r2
    2310:	d8800515 	stw	r2,20(sp)
    2314:	00032080 	call	3208 <__pack_f>
    2318:	dfc00e17 	ldw	ra,56(sp)
    231c:	dec00f04 	addi	sp,sp,60
    2320:	f800283a 	ret
    2324:	00800104 	movi	r2,4
    2328:	1880051e 	bne	r3,r2,2340 <__mulsf3+0xa0>
    232c:	00800084 	movi	r2,2
    2330:	20bfe81e 	bne	r4,r2,22d4 <_gp+0xffff4c70>
    2334:	01000034 	movhi	r4,0
    2338:	2113aa04 	addi	r4,r4,20136
    233c:	003fea06 	br	22e8 <_gp+0xffff4c84>
    2340:	2080031e 	bne	r4,r2,2350 <__mulsf3+0xb0>
    2344:	00800084 	movi	r2,2
    2348:	18bffa26 	beq	r3,r2,2334 <_gp+0xffff4cd0>
    234c:	003fec06 	br	2300 <_gp+0xffff4c9c>
    2350:	00800084 	movi	r2,2
    2354:	18bfdf26 	beq	r3,r2,22d4 <_gp+0xffff4c70>
    2358:	20bfe926 	beq	r4,r2,2300 <_gp+0xffff4c9c>
    235c:	d9000717 	ldw	r4,28(sp)
    2360:	d9800b17 	ldw	r6,44(sp)
    2364:	000b883a 	mov	r5,zero
    2368:	000f883a 	mov	r7,zero
    236c:	00030fc0 	call	30fc <__muldi3>
    2370:	d9000617 	ldw	r4,24(sp)
    2374:	d9400a17 	ldw	r5,40(sp)
    2378:	d9c00917 	ldw	r7,36(sp)
    237c:	290b883a 	add	r5,r5,r4
    2380:	d9000517 	ldw	r4,20(sp)
    2384:	29800084 	addi	r6,r5,2
    2388:	d9800215 	stw	r6,8(sp)
    238c:	3908c03a 	cmpne	r4,r7,r4
    2390:	d9000115 	stw	r4,4(sp)
    2394:	1809883a 	mov	r4,r3
    2398:	1800070e 	bge	r3,zero,23b8 <__mulsf3+0x118>
    239c:	1900004c 	andi	r4,r3,1
    23a0:	294000c4 	addi	r5,r5,3
    23a4:	20000226 	beq	r4,zero,23b0 <__mulsf3+0x110>
    23a8:	1004d07a 	srli	r2,r2,1
    23ac:	10a00034 	orhi	r2,r2,32768
    23b0:	1808d07a 	srli	r4,r3,1
    23b4:	d9400215 	stw	r5,8(sp)
    23b8:	01900034 	movhi	r6,16384
    23bc:	31bfffc4 	addi	r6,r6,-1
    23c0:	31000c36 	bltu	r6,r4,23f4 <__mulsf3+0x154>
    23c4:	d8c00217 	ldw	r3,8(sp)
    23c8:	18ffffc4 	addi	r3,r3,-1
    23cc:	00000306 	br	23dc <__mulsf3+0x13c>
    23d0:	1085883a 	add	r2,r2,r2
    23d4:	18ffffc4 	addi	r3,r3,-1
    23d8:	31000536 	bltu	r6,r4,23f0 <__mulsf3+0x150>
    23dc:	2109883a 	add	r4,r4,r4
    23e0:	180b883a 	mov	r5,r3
    23e4:	103ffa0e 	bge	r2,zero,23d0 <_gp+0xffff4d6c>
    23e8:	21000054 	ori	r4,r4,1
    23ec:	003ff806 	br	23d0 <_gp+0xffff4d6c>
    23f0:	d9400215 	stw	r5,8(sp)
    23f4:	21401fcc 	andi	r5,r4,127
    23f8:	00c01004 	movi	r3,64
    23fc:	28c00526 	beq	r5,r3,2414 <__mulsf3+0x174>
    2400:	008000c4 	movi	r2,3
    2404:	d9000315 	stw	r4,12(sp)
    2408:	d8800015 	stw	r2,0(sp)
    240c:	d809883a 	mov	r4,sp
    2410:	003fb506 	br	22e8 <_gp+0xffff4c84>
    2414:	20c0200c 	andi	r3,r4,128
    2418:	183ff91e 	bne	r3,zero,2400 <_gp+0xffff4d9c>
    241c:	103ff826 	beq	r2,zero,2400 <_gp+0xffff4d9c>
    2420:	21001004 	addi	r4,r4,64
    2424:	00bfe004 	movi	r2,-128
    2428:	2088703a 	and	r4,r4,r2
    242c:	003ff406 	br	2400 <_gp+0xffff4d9c>

00002430 <__gesf2>:
    2430:	defff504 	addi	sp,sp,-44
    2434:	d9000915 	stw	r4,36(sp)
    2438:	d9400815 	stw	r5,32(sp)
    243c:	d9000904 	addi	r4,sp,36
    2440:	d9400404 	addi	r5,sp,16
    2444:	dfc00a15 	stw	ra,40(sp)
    2448:	00033340 	call	3334 <__unpack_f>
    244c:	d9000804 	addi	r4,sp,32
    2450:	d80b883a 	mov	r5,sp
    2454:	00033340 	call	3334 <__unpack_f>
    2458:	d8c00417 	ldw	r3,16(sp)
    245c:	00800044 	movi	r2,1
    2460:	10c0082e 	bgeu	r2,r3,2484 <__gesf2+0x54>
    2464:	d8c00017 	ldw	r3,0(sp)
    2468:	10c0062e 	bgeu	r2,r3,2484 <__gesf2+0x54>
    246c:	d9000404 	addi	r4,sp,16
    2470:	d80b883a 	mov	r5,sp
    2474:	00033fc0 	call	33fc <__fpcmp_parts_f>
    2478:	dfc00a17 	ldw	ra,40(sp)
    247c:	dec00b04 	addi	sp,sp,44
    2480:	f800283a 	ret
    2484:	00bfffc4 	movi	r2,-1
    2488:	003ffb06 	br	2478 <_gp+0xffff4e14>

0000248c <__fixsfsi>:
    248c:	defffa04 	addi	sp,sp,-24
    2490:	d9000415 	stw	r4,16(sp)
    2494:	d80b883a 	mov	r5,sp
    2498:	d9000404 	addi	r4,sp,16
    249c:	dfc00515 	stw	ra,20(sp)
    24a0:	00033340 	call	3334 <__unpack_f>
    24a4:	d8800017 	ldw	r2,0(sp)
    24a8:	00c00084 	movi	r3,2
    24ac:	10c01826 	beq	r2,r3,2510 <__fixsfsi+0x84>
    24b0:	00c00044 	movi	r3,1
    24b4:	1880162e 	bgeu	r3,r2,2510 <__fixsfsi+0x84>
    24b8:	00c00104 	movi	r3,4
    24bc:	10c00426 	beq	r2,r3,24d0 <__fixsfsi+0x44>
    24c0:	d8800217 	ldw	r2,8(sp)
    24c4:	10001216 	blt	r2,zero,2510 <__fixsfsi+0x84>
    24c8:	00c00784 	movi	r3,30
    24cc:	1880070e 	bge	r3,r2,24ec <__fixsfsi+0x60>
    24d0:	d8800117 	ldw	r2,4(sp)
    24d4:	00e00034 	movhi	r3,32768
    24d8:	1005003a 	cmpeq	r2,r2,zero
    24dc:	1885c83a 	sub	r2,r3,r2
    24e0:	dfc00517 	ldw	ra,20(sp)
    24e4:	dec00604 	addi	sp,sp,24
    24e8:	f800283a 	ret
    24ec:	1885c83a 	sub	r2,r3,r2
    24f0:	d8c00317 	ldw	r3,12(sp)
    24f4:	1884d83a 	srl	r2,r3,r2
    24f8:	d8c00117 	ldw	r3,4(sp)
    24fc:	183ff826 	beq	r3,zero,24e0 <_gp+0xffff4e7c>
    2500:	0085c83a 	sub	r2,zero,r2
    2504:	dfc00517 	ldw	ra,20(sp)
    2508:	dec00604 	addi	sp,sp,24
    250c:	f800283a 	ret
    2510:	0005883a 	mov	r2,zero
    2514:	dfc00517 	ldw	ra,20(sp)
    2518:	dec00604 	addi	sp,sp,24
    251c:	f800283a 	ret

00002520 <__extendsfdf2>:
    2520:	defff904 	addi	sp,sp,-28
    2524:	d9000515 	stw	r4,20(sp)
    2528:	d9400104 	addi	r5,sp,4
    252c:	d9000504 	addi	r4,sp,20
    2530:	dfc00615 	stw	ra,24(sp)
    2534:	00033340 	call	3334 <__unpack_f>
    2538:	d9c00417 	ldw	r7,16(sp)
    253c:	d9000117 	ldw	r4,4(sp)
    2540:	d9400217 	ldw	r5,8(sp)
    2544:	3804d0ba 	srli	r2,r7,2
    2548:	d9800317 	ldw	r6,12(sp)
    254c:	380e97ba 	slli	r7,r7,30
    2550:	d8800015 	stw	r2,0(sp)
    2554:	0002f340 	call	2f34 <__make_dp>
    2558:	dfc00617 	ldw	ra,24(sp)
    255c:	dec00704 	addi	sp,sp,28
    2560:	f800283a 	ret

00002564 <_fpadd_parts>:
    2564:	2005883a 	mov	r2,r4
    2568:	21000017 	ldw	r4,0(r4)
    256c:	01c00044 	movi	r7,1
    2570:	3900622e 	bgeu	r7,r4,26fc <_fpadd_parts+0x198>
    2574:	28c00017 	ldw	r3,0(r5)
    2578:	38c05f2e 	bgeu	r7,r3,26f8 <_fpadd_parts+0x194>
    257c:	01c00104 	movi	r7,4
    2580:	21c0c626 	beq	r4,r7,289c <_fpadd_parts+0x338>
    2584:	19c05c26 	beq	r3,r7,26f8 <_fpadd_parts+0x194>
    2588:	01c00084 	movi	r7,2
    258c:	19c06b26 	beq	r3,r7,273c <_fpadd_parts+0x1d8>
    2590:	21c05926 	beq	r4,r7,26f8 <_fpadd_parts+0x194>
    2594:	11c00217 	ldw	r7,8(r2)
    2598:	2ac00217 	ldw	r11,8(r5)
    259c:	13000317 	ldw	r12,12(r2)
    25a0:	13400417 	ldw	r13,16(r2)
    25a4:	3ac9c83a 	sub	r4,r7,r11
    25a8:	2a000317 	ldw	r8,12(r5)
    25ac:	2a400417 	ldw	r9,16(r5)
    25b0:	2015883a 	mov	r10,r4
    25b4:	20007516 	blt	r4,zero,278c <_fpadd_parts+0x228>
    25b8:	00c00fc4 	movi	r3,63
    25bc:	1a805016 	blt	r3,r10,2700 <_fpadd_parts+0x19c>
    25c0:	0100870e 	bge	zero,r4,27e0 <_fpadd_parts+0x27c>
    25c4:	50fff804 	addi	r3,r10,-32
    25c8:	18009916 	blt	r3,zero,2830 <_fpadd_parts+0x2cc>
    25cc:	48d6d83a 	srl	r11,r9,r3
    25d0:	001d883a 	mov	r14,zero
    25d4:	18009e16 	blt	r3,zero,2850 <_fpadd_parts+0x2ec>
    25d8:	01000044 	movi	r4,1
    25dc:	20c6983a 	sll	r3,r4,r3
    25e0:	0015883a 	mov	r10,zero
    25e4:	513fffc4 	addi	r4,r10,-1
    25e8:	2295403a 	cmpgeu	r10,r4,r10
    25ec:	1a87c83a 	sub	r3,r3,r10
    25f0:	1a52703a 	and	r9,r3,r9
    25f4:	2210703a 	and	r8,r4,r8
    25f8:	4250b03a 	or	r8,r8,r9
    25fc:	4010c03a 	cmpne	r8,r8,zero
    2600:	42d0b03a 	or	r8,r8,r11
    2604:	7013883a 	mov	r9,r14
    2608:	11000117 	ldw	r4,4(r2)
    260c:	28800117 	ldw	r2,4(r5)
    2610:	20804126 	beq	r4,r2,2718 <_fpadd_parts+0x1b4>
    2614:	20006326 	beq	r4,zero,27a4 <_fpadd_parts+0x240>
    2618:	4305c83a 	sub	r2,r8,r12
    261c:	4091803a 	cmpltu	r8,r8,r2
    2620:	4b47c83a 	sub	r3,r9,r13
    2624:	1a07c83a 	sub	r3,r3,r8
    2628:	18006316 	blt	r3,zero,27b8 <_fpadd_parts+0x254>
    262c:	30000115 	stw	zero,4(r6)
    2630:	31c00215 	stw	r7,8(r6)
    2634:	30800315 	stw	r2,12(r6)
    2638:	30c00415 	stw	r3,16(r6)
    263c:	11ffffc4 	addi	r7,r2,-1
    2640:	388b403a 	cmpgeu	r5,r7,r2
    2644:	194bc83a 	sub	r5,r3,r5
    2648:	01040034 	movhi	r4,4096
    264c:	213fffc4 	addi	r4,r4,-1
    2650:	21401736 	bltu	r4,r5,26b0 <_fpadd_parts+0x14c>
    2654:	29008226 	beq	r5,r4,2860 <_fpadd_parts+0x2fc>
    2658:	31400217 	ldw	r5,8(r6)
    265c:	02840034 	movhi	r10,4096
    2660:	52bfffc4 	addi	r10,r10,-1
    2664:	033fff84 	movi	r12,-2
    2668:	297fffc4 	addi	r5,r5,-1
    266c:	00000106 	br	2674 <_fpadd_parts+0x110>
    2670:	3a804a26 	beq	r7,r10,279c <_fpadd_parts+0x238>
    2674:	1089883a 	add	r4,r2,r2
    2678:	2091803a 	cmpltu	r8,r4,r2
    267c:	18c7883a 	add	r3,r3,r3
    2680:	227fffc4 	addi	r9,r4,-1
    2684:	40d1883a 	add	r8,r8,r3
    2688:	490f403a 	cmpgeu	r7,r9,r4
    268c:	41cfc83a 	sub	r7,r8,r7
    2690:	2817883a 	mov	r11,r5
    2694:	2005883a 	mov	r2,r4
    2698:	4007883a 	mov	r3,r8
    269c:	297fffc4 	addi	r5,r5,-1
    26a0:	51fff32e 	bgeu	r10,r7,2670 <_gp+0xffff500c>
    26a4:	31000315 	stw	r4,12(r6)
    26a8:	32000415 	stw	r8,16(r6)
    26ac:	32c00215 	stw	r11,8(r6)
    26b0:	010000c4 	movi	r4,3
    26b4:	31000015 	stw	r4,0(r6)
    26b8:	01080034 	movhi	r4,8192
    26bc:	213fffc4 	addi	r4,r4,-1
    26c0:	20c00b2e 	bgeu	r4,r3,26f0 <_fpadd_parts+0x18c>
    26c4:	180e97fa 	slli	r7,r3,31
    26c8:	1008d07a 	srli	r4,r2,1
    26cc:	31400217 	ldw	r5,8(r6)
    26d0:	1806d07a 	srli	r3,r3,1
    26d4:	1080004c 	andi	r2,r2,1
    26d8:	3908b03a 	or	r4,r7,r4
    26dc:	1108b03a 	or	r4,r2,r4
    26e0:	29400044 	addi	r5,r5,1
    26e4:	31000315 	stw	r4,12(r6)
    26e8:	30c00415 	stw	r3,16(r6)
    26ec:	31400215 	stw	r5,8(r6)
    26f0:	3005883a 	mov	r2,r6
    26f4:	f800283a 	ret
    26f8:	2805883a 	mov	r2,r5
    26fc:	f800283a 	ret
    2700:	59c01e0e 	bge	r11,r7,277c <_fpadd_parts+0x218>
    2704:	11000117 	ldw	r4,4(r2)
    2708:	28800117 	ldw	r2,4(r5)
    270c:	0011883a 	mov	r8,zero
    2710:	0013883a 	mov	r9,zero
    2714:	20bfbf1e 	bne	r4,r2,2614 <_gp+0xffff4fb0>
    2718:	4305883a 	add	r2,r8,r12
    271c:	1207803a 	cmpltu	r3,r2,r8
    2720:	4b53883a 	add	r9,r9,r13
    2724:	1a47883a 	add	r3,r3,r9
    2728:	31000115 	stw	r4,4(r6)
    272c:	31c00215 	stw	r7,8(r6)
    2730:	30800315 	stw	r2,12(r6)
    2734:	30c00415 	stw	r3,16(r6)
    2738:	003fdd06 	br	26b0 <_gp+0xffff504c>
    273c:	20ffef1e 	bne	r4,r3,26fc <_gp+0xffff5098>
    2740:	31000015 	stw	r4,0(r6)
    2744:	10c00117 	ldw	r3,4(r2)
    2748:	30c00115 	stw	r3,4(r6)
    274c:	10c00217 	ldw	r3,8(r2)
    2750:	11000117 	ldw	r4,4(r2)
    2754:	29400117 	ldw	r5,4(r5)
    2758:	30c00215 	stw	r3,8(r6)
    275c:	10c00317 	ldw	r3,12(r2)
    2760:	2908703a 	and	r4,r5,r4
    2764:	30c00315 	stw	r3,12(r6)
    2768:	10c00417 	ldw	r3,16(r2)
    276c:	31000115 	stw	r4,4(r6)
    2770:	3005883a 	mov	r2,r6
    2774:	30c00415 	stw	r3,16(r6)
    2778:	f800283a 	ret
    277c:	580f883a 	mov	r7,r11
    2780:	0019883a 	mov	r12,zero
    2784:	001b883a 	mov	r13,zero
    2788:	003f9f06 	br	2608 <_gp+0xffff4fa4>
    278c:	0115c83a 	sub	r10,zero,r4
    2790:	00c00fc4 	movi	r3,63
    2794:	1abfda16 	blt	r3,r10,2700 <_gp+0xffff509c>
    2798:	003f8906 	br	25c0 <_gp+0xffff4f5c>
    279c:	627fb52e 	bgeu	r12,r9,2674 <_gp+0xffff5010>
    27a0:	003fc006 	br	26a4 <_gp+0xffff5040>
    27a4:	6205c83a 	sub	r2,r12,r8
    27a8:	6099803a 	cmpltu	r12,r12,r2
    27ac:	6a47c83a 	sub	r3,r13,r9
    27b0:	1b07c83a 	sub	r3,r3,r12
    27b4:	183f9d0e 	bge	r3,zero,262c <_gp+0xffff4fc8>
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1008c03a 	cmpne	r4,r2,zero
    27c0:	00c7c83a 	sub	r3,zero,r3
    27c4:	1907c83a 	sub	r3,r3,r4
    27c8:	01000044 	movi	r4,1
    27cc:	31000115 	stw	r4,4(r6)
    27d0:	31c00215 	stw	r7,8(r6)
    27d4:	30800315 	stw	r2,12(r6)
    27d8:	30c00415 	stw	r3,16(r6)
    27dc:	003f9706 	br	263c <_gp+0xffff4fd8>
    27e0:	203f8926 	beq	r4,zero,2608 <_gp+0xffff4fa4>
    27e4:	50fff804 	addi	r3,r10,-32
    27e8:	3a8f883a 	add	r7,r7,r10
    27ec:	18002316 	blt	r3,zero,287c <_fpadd_parts+0x318>
    27f0:	68d6d83a 	srl	r11,r13,r3
    27f4:	001d883a 	mov	r14,zero
    27f8:	18001c16 	blt	r3,zero,286c <_fpadd_parts+0x308>
    27fc:	01000044 	movi	r4,1
    2800:	20c6983a 	sll	r3,r4,r3
    2804:	0015883a 	mov	r10,zero
    2808:	513fffc4 	addi	r4,r10,-1
    280c:	2295403a 	cmpgeu	r10,r4,r10
    2810:	1a87c83a 	sub	r3,r3,r10
    2814:	1b5a703a 	and	r13,r3,r13
    2818:	2318703a 	and	r12,r4,r12
    281c:	6358b03a 	or	r12,r12,r13
    2820:	6018c03a 	cmpne	r12,r12,zero
    2824:	62d8b03a 	or	r12,r12,r11
    2828:	701b883a 	mov	r13,r14
    282c:	003f7606 	br	2608 <_gp+0xffff4fa4>
    2830:	4808907a 	slli	r4,r9,1
    2834:	02c007c4 	movi	r11,31
    2838:	5a97c83a 	sub	r11,r11,r10
    283c:	22c8983a 	sll	r4,r4,r11
    2840:	4296d83a 	srl	r11,r8,r10
    2844:	4a9cd83a 	srl	r14,r9,r10
    2848:	22d6b03a 	or	r11,r4,r11
    284c:	003f6106 	br	25d4 <_gp+0xffff4f70>
    2850:	00c00044 	movi	r3,1
    2854:	1a94983a 	sll	r10,r3,r10
    2858:	0007883a 	mov	r3,zero
    285c:	003f6106 	br	25e4 <_gp+0xffff4f80>
    2860:	013fff84 	movi	r4,-2
    2864:	21ff7c2e 	bgeu	r4,r7,2658 <_gp+0xffff4ff4>
    2868:	003f9106 	br	26b0 <_gp+0xffff504c>
    286c:	00c00044 	movi	r3,1
    2870:	1a94983a 	sll	r10,r3,r10
    2874:	0007883a 	mov	r3,zero
    2878:	003fe306 	br	2808 <_gp+0xffff51a4>
    287c:	6816907a 	slli	r11,r13,1
    2880:	010007c4 	movi	r4,31
    2884:	2289c83a 	sub	r4,r4,r10
    2888:	5908983a 	sll	r4,r11,r4
    288c:	6296d83a 	srl	r11,r12,r10
    2890:	6a9cd83a 	srl	r14,r13,r10
    2894:	22d6b03a 	or	r11,r4,r11
    2898:	003fd706 	br	27f8 <_gp+0xffff5194>
    289c:	193f971e 	bne	r3,r4,26fc <_gp+0xffff5098>
    28a0:	11000117 	ldw	r4,4(r2)
    28a4:	28c00117 	ldw	r3,4(r5)
    28a8:	20ff9426 	beq	r4,r3,26fc <_gp+0xffff5098>
    28ac:	00800034 	movhi	r2,0
    28b0:	1093ae04 	addi	r2,r2,20152
    28b4:	f800283a 	ret

000028b8 <__adddf3>:
    28b8:	deffec04 	addi	sp,sp,-80
    28bc:	d9001115 	stw	r4,68(sp)
    28c0:	d9401215 	stw	r5,72(sp)
    28c4:	d9001104 	addi	r4,sp,68
    28c8:	d9400a04 	addi	r5,sp,40
    28cc:	dfc01315 	stw	ra,76(sp)
    28d0:	d9c01015 	stw	r7,64(sp)
    28d4:	d9800f15 	stw	r6,60(sp)
    28d8:	00037080 	call	3708 <__unpack_d>
    28dc:	d9000f04 	addi	r4,sp,60
    28e0:	d9400504 	addi	r5,sp,20
    28e4:	00037080 	call	3708 <__unpack_d>
    28e8:	d9000a04 	addi	r4,sp,40
    28ec:	d9400504 	addi	r5,sp,20
    28f0:	d80d883a 	mov	r6,sp
    28f4:	00025640 	call	2564 <_fpadd_parts>
    28f8:	1009883a 	mov	r4,r2
    28fc:	00034e40 	call	34e4 <__pack_d>
    2900:	dfc01317 	ldw	ra,76(sp)
    2904:	dec01404 	addi	sp,sp,80
    2908:	f800283a 	ret

0000290c <__subdf3>:
    290c:	deffec04 	addi	sp,sp,-80
    2910:	d9001115 	stw	r4,68(sp)
    2914:	d9401215 	stw	r5,72(sp)
    2918:	d9001104 	addi	r4,sp,68
    291c:	d9400a04 	addi	r5,sp,40
    2920:	dfc01315 	stw	ra,76(sp)
    2924:	d9c01015 	stw	r7,64(sp)
    2928:	d9800f15 	stw	r6,60(sp)
    292c:	00037080 	call	3708 <__unpack_d>
    2930:	d9000f04 	addi	r4,sp,60
    2934:	d9400504 	addi	r5,sp,20
    2938:	00037080 	call	3708 <__unpack_d>
    293c:	d8800617 	ldw	r2,24(sp)
    2940:	d9000a04 	addi	r4,sp,40
    2944:	d9400504 	addi	r5,sp,20
    2948:	d80d883a 	mov	r6,sp
    294c:	1080005c 	xori	r2,r2,1
    2950:	d8800615 	stw	r2,24(sp)
    2954:	00025640 	call	2564 <_fpadd_parts>
    2958:	1009883a 	mov	r4,r2
    295c:	00034e40 	call	34e4 <__pack_d>
    2960:	dfc01317 	ldw	ra,76(sp)
    2964:	dec01404 	addi	sp,sp,80
    2968:	f800283a 	ret

0000296c <__muldf3>:
    296c:	deffe404 	addi	sp,sp,-112
    2970:	d9001115 	stw	r4,68(sp)
    2974:	d9401215 	stw	r5,72(sp)
    2978:	d9001104 	addi	r4,sp,68
    297c:	d9400a04 	addi	r5,sp,40
    2980:	dfc01b15 	stw	ra,108(sp)
    2984:	d9800f15 	stw	r6,60(sp)
    2988:	d9c01015 	stw	r7,64(sp)
    298c:	ddc01a15 	stw	r23,104(sp)
    2990:	dd801915 	stw	r22,100(sp)
    2994:	dd401815 	stw	r21,96(sp)
    2998:	dd001715 	stw	r20,92(sp)
    299c:	dcc01615 	stw	r19,88(sp)
    29a0:	dc801515 	stw	r18,84(sp)
    29a4:	dc401415 	stw	r17,80(sp)
    29a8:	dc001315 	stw	r16,76(sp)
    29ac:	00037080 	call	3708 <__unpack_d>
    29b0:	d9000f04 	addi	r4,sp,60
    29b4:	d9400504 	addi	r5,sp,20
    29b8:	00037080 	call	3708 <__unpack_d>
    29bc:	d8c00a17 	ldw	r3,40(sp)
    29c0:	00800044 	movi	r2,1
    29c4:	10c01136 	bltu	r2,r3,2a0c <__muldf3+0xa0>
    29c8:	d8c00b17 	ldw	r3,44(sp)
    29cc:	d8800617 	ldw	r2,24(sp)
    29d0:	d9000a04 	addi	r4,sp,40
    29d4:	1884c03a 	cmpne	r2,r3,r2
    29d8:	d8800b15 	stw	r2,44(sp)
    29dc:	00034e40 	call	34e4 <__pack_d>
    29e0:	dfc01b17 	ldw	ra,108(sp)
    29e4:	ddc01a17 	ldw	r23,104(sp)
    29e8:	dd801917 	ldw	r22,100(sp)
    29ec:	dd401817 	ldw	r21,96(sp)
    29f0:	dd001717 	ldw	r20,92(sp)
    29f4:	dcc01617 	ldw	r19,88(sp)
    29f8:	dc801517 	ldw	r18,84(sp)
    29fc:	dc401417 	ldw	r17,80(sp)
    2a00:	dc001317 	ldw	r16,76(sp)
    2a04:	dec01c04 	addi	sp,sp,112
    2a08:	f800283a 	ret
    2a0c:	d9000517 	ldw	r4,20(sp)
    2a10:	11000636 	bltu	r2,r4,2a2c <__muldf3+0xc0>
    2a14:	d8800617 	ldw	r2,24(sp)
    2a18:	d8c00b17 	ldw	r3,44(sp)
    2a1c:	d9000504 	addi	r4,sp,20
    2a20:	1884c03a 	cmpne	r2,r3,r2
    2a24:	d8800615 	stw	r2,24(sp)
    2a28:	003fec06 	br	29dc <_gp+0xffff5378>
    2a2c:	00800104 	movi	r2,4
    2a30:	1880051e 	bne	r3,r2,2a48 <__muldf3+0xdc>
    2a34:	00800084 	movi	r2,2
    2a38:	20bfe31e 	bne	r4,r2,29c8 <_gp+0xffff5364>
    2a3c:	01000034 	movhi	r4,0
    2a40:	2113ae04 	addi	r4,r4,20152
    2a44:	003fe506 	br	29dc <_gp+0xffff5378>
    2a48:	2080031e 	bne	r4,r2,2a58 <__muldf3+0xec>
    2a4c:	00800084 	movi	r2,2
    2a50:	18bffa26 	beq	r3,r2,2a3c <_gp+0xffff53d8>
    2a54:	003fef06 	br	2a14 <_gp+0xffff53b0>
    2a58:	00800084 	movi	r2,2
    2a5c:	18bfda26 	beq	r3,r2,29c8 <_gp+0xffff5364>
    2a60:	20bfec26 	beq	r4,r2,2a14 <_gp+0xffff53b0>
    2a64:	dc000d17 	ldw	r16,52(sp)
    2a68:	dd000817 	ldw	r20,32(sp)
    2a6c:	dc800917 	ldw	r18,36(sp)
    2a70:	8009883a 	mov	r4,r16
    2a74:	000b883a 	mov	r5,zero
    2a78:	a00d883a 	mov	r6,r20
    2a7c:	000f883a 	mov	r7,zero
    2a80:	00030fc0 	call	30fc <__muldi3>
    2a84:	dc400e17 	ldw	r17,56(sp)
    2a88:	9009883a 	mov	r4,r18
    2a8c:	800d883a 	mov	r6,r16
    2a90:	000b883a 	mov	r5,zero
    2a94:	000f883a 	mov	r7,zero
    2a98:	102f883a 	mov	r23,r2
    2a9c:	1827883a 	mov	r19,r3
    2aa0:	00030fc0 	call	30fc <__muldi3>
    2aa4:	900d883a 	mov	r6,r18
    2aa8:	8809883a 	mov	r4,r17
    2aac:	000b883a 	mov	r5,zero
    2ab0:	000f883a 	mov	r7,zero
    2ab4:	102b883a 	mov	r21,r2
    2ab8:	1821883a 	mov	r16,r3
    2abc:	00030fc0 	call	30fc <__muldi3>
    2ac0:	8809883a 	mov	r4,r17
    2ac4:	000b883a 	mov	r5,zero
    2ac8:	a00d883a 	mov	r6,r20
    2acc:	000f883a 	mov	r7,zero
    2ad0:	102d883a 	mov	r22,r2
    2ad4:	1825883a 	mov	r18,r3
    2ad8:	00030fc0 	call	30fc <__muldi3>
    2adc:	154b883a 	add	r5,r2,r21
    2ae0:	2889803a 	cmpltu	r4,r5,r2
    2ae4:	1c07883a 	add	r3,r3,r16
    2ae8:	20c9883a 	add	r4,r4,r3
    2aec:	24004b36 	bltu	r4,r16,2c1c <__muldf3+0x2b0>
    2af0:	8100011e 	bne	r16,r4,2af8 <__muldf3+0x18c>
    2af4:	2d404936 	bltu	r5,r21,2c1c <__muldf3+0x2b0>
    2af8:	0011883a 	mov	r8,zero
    2afc:	0007883a 	mov	r3,zero
    2b00:	2ccb883a 	add	r5,r5,r19
    2b04:	b80d883a 	mov	r6,r23
    2b08:	2cc0012e 	bgeu	r5,r19,2b10 <__muldf3+0x1a4>
    2b0c:	02000044 	movi	r8,1
    2b10:	258f883a 	add	r7,r4,r22
    2b14:	3909803a 	cmpltu	r4,r7,r4
    2b18:	da400c17 	ldw	r9,48(sp)
    2b1c:	2489883a 	add	r4,r4,r18
    2b20:	d8800717 	ldw	r2,28(sp)
    2b24:	20c9883a 	add	r4,r4,r3
    2b28:	da800b17 	ldw	r10,44(sp)
    2b2c:	d8c00617 	ldw	r3,24(sp)
    2b30:	3a11883a 	add	r8,r7,r8
    2b34:	4885883a 	add	r2,r9,r2
    2b38:	50c6c03a 	cmpne	r3,r10,r3
    2b3c:	41cf803a 	cmpltu	r7,r8,r7
    2b40:	12400104 	addi	r9,r2,4
    2b44:	d8c00115 	stw	r3,4(sp)
    2b48:	3909883a 	add	r4,r7,r4
    2b4c:	da400215 	stw	r9,8(sp)
    2b50:	03480034 	movhi	r13,8192
    2b54:	6b7fffc4 	addi	r13,r13,-1
    2b58:	4007883a 	mov	r3,r8
    2b5c:	6900102e 	bgeu	r13,r4,2ba0 <__muldf3+0x234>
    2b60:	10800144 	addi	r2,r2,5
    2b64:	180ed07a 	srli	r7,r3,1
    2b68:	18c0004c 	andi	r3,r3,1
    2b6c:	201097fa 	slli	r8,r4,31
    2b70:	281697fa 	slli	r11,r5,31
    2b74:	2008d07a 	srli	r4,r4,1
    2b78:	3014d07a 	srli	r10,r6,1
    2b7c:	2812d07a 	srli	r9,r5,1
    2b80:	1019883a 	mov	r12,r2
    2b84:	18000226 	beq	r3,zero,2b90 <__muldf3+0x224>
    2b88:	5a8cb03a 	or	r6,r11,r10
    2b8c:	49600034 	orhi	r5,r9,32768
    2b90:	41c6b03a 	or	r3,r8,r7
    2b94:	10800044 	addi	r2,r2,1
    2b98:	693ff236 	bltu	r13,r4,2b64 <_gp+0xffff5500>
    2b9c:	db000215 	stw	r12,8(sp)
    2ba0:	03440034 	movhi	r13,4096
    2ba4:	6b7fffc4 	addi	r13,r13,-1
    2ba8:	69001336 	bltu	r13,r4,2bf8 <__muldf3+0x28c>
    2bac:	d8800217 	ldw	r2,8(sp)
    2bb0:	10bfffc4 	addi	r2,r2,-1
    2bb4:	18d3883a 	add	r9,r3,r3
    2bb8:	48c7803a 	cmpltu	r3,r9,r3
    2bbc:	2109883a 	add	r4,r4,r4
    2bc0:	190f883a 	add	r7,r3,r4
    2bc4:	3191883a 	add	r8,r6,r6
    2bc8:	4197803a 	cmpltu	r11,r8,r6
    2bcc:	2955883a 	add	r10,r5,r5
    2bd0:	1019883a 	mov	r12,r2
    2bd4:	4807883a 	mov	r3,r9
    2bd8:	3809883a 	mov	r4,r7
    2bdc:	2800010e 	bge	r5,zero,2be4 <__muldf3+0x278>
    2be0:	48c00054 	ori	r3,r9,1
    2be4:	400d883a 	mov	r6,r8
    2be8:	5a8b883a 	add	r5,r11,r10
    2bec:	10bfffc4 	addi	r2,r2,-1
    2bf0:	69fff02e 	bgeu	r13,r7,2bb4 <_gp+0xffff5550>
    2bf4:	db000215 	stw	r12,8(sp)
    2bf8:	18803fcc 	andi	r2,r3,255
    2bfc:	01c02004 	movi	r7,128
    2c00:	11c00926 	beq	r2,r7,2c28 <__muldf3+0x2bc>
    2c04:	008000c4 	movi	r2,3
    2c08:	d9000415 	stw	r4,16(sp)
    2c0c:	d8c00315 	stw	r3,12(sp)
    2c10:	d8800015 	stw	r2,0(sp)
    2c14:	d809883a 	mov	r4,sp
    2c18:	003f7006 	br	29dc <_gp+0xffff5378>
    2c1c:	0011883a 	mov	r8,zero
    2c20:	00c00044 	movi	r3,1
    2c24:	003fb606 	br	2b00 <_gp+0xffff549c>
    2c28:	19c0400c 	andi	r7,r3,256
    2c2c:	383ff51e 	bne	r7,zero,2c04 <_gp+0xffff55a0>
    2c30:	314ab03a 	or	r5,r6,r5
    2c34:	283ff326 	beq	r5,zero,2c04 <_gp+0xffff55a0>
    2c38:	1885883a 	add	r2,r3,r2
    2c3c:	10cb803a 	cmpltu	r5,r2,r3
    2c40:	00ffc004 	movi	r3,-256
    2c44:	10c6703a 	and	r3,r2,r3
    2c48:	2909883a 	add	r4,r5,r4
    2c4c:	003fed06 	br	2c04 <_gp+0xffff55a0>

00002c50 <__divdf3>:
    2c50:	defff104 	addi	sp,sp,-60
    2c54:	d9000c15 	stw	r4,48(sp)
    2c58:	d9400d15 	stw	r5,52(sp)
    2c5c:	d9000c04 	addi	r4,sp,48
    2c60:	d9400504 	addi	r5,sp,20
    2c64:	dfc00e15 	stw	ra,56(sp)
    2c68:	d9800a15 	stw	r6,40(sp)
    2c6c:	d9c00b15 	stw	r7,44(sp)
    2c70:	00037080 	call	3708 <__unpack_d>
    2c74:	d9000a04 	addi	r4,sp,40
    2c78:	d80b883a 	mov	r5,sp
    2c7c:	00037080 	call	3708 <__unpack_d>
    2c80:	d8c00517 	ldw	r3,20(sp)
    2c84:	00800044 	movi	r2,1
    2c88:	10c00536 	bltu	r2,r3,2ca0 <__divdf3+0x50>
    2c8c:	d9000504 	addi	r4,sp,20
    2c90:	00034e40 	call	34e4 <__pack_d>
    2c94:	dfc00e17 	ldw	ra,56(sp)
    2c98:	dec00f04 	addi	sp,sp,60
    2c9c:	f800283a 	ret
    2ca0:	d9000017 	ldw	r4,0(sp)
    2ca4:	11000536 	bltu	r2,r4,2cbc <__divdf3+0x6c>
    2ca8:	d809883a 	mov	r4,sp
    2cac:	00034e40 	call	34e4 <__pack_d>
    2cb0:	dfc00e17 	ldw	ra,56(sp)
    2cb4:	dec00f04 	addi	sp,sp,60
    2cb8:	f800283a 	ret
    2cbc:	d9800617 	ldw	r6,24(sp)
    2cc0:	d9400117 	ldw	r5,4(sp)
    2cc4:	00800104 	movi	r2,4
    2cc8:	314af03a 	xor	r5,r6,r5
    2ccc:	d9400615 	stw	r5,24(sp)
    2cd0:	18800226 	beq	r3,r2,2cdc <__divdf3+0x8c>
    2cd4:	01400084 	movi	r5,2
    2cd8:	1940041e 	bne	r3,r5,2cec <__divdf3+0x9c>
    2cdc:	193feb1e 	bne	r3,r4,2c8c <_gp+0xffff5628>
    2ce0:	01000034 	movhi	r4,0
    2ce4:	2113ae04 	addi	r4,r4,20152
    2ce8:	003fe906 	br	2c90 <_gp+0xffff562c>
    2cec:	20803326 	beq	r4,r2,2dbc <__divdf3+0x16c>
    2cf0:	21403726 	beq	r4,r5,2dd0 <__divdf3+0x180>
    2cf4:	d8800217 	ldw	r2,8(sp)
    2cf8:	d9000717 	ldw	r4,28(sp)
    2cfc:	d8c00917 	ldw	r3,36(sp)
    2d00:	da000417 	ldw	r8,16(sp)
    2d04:	2089c83a 	sub	r4,r4,r2
    2d08:	d9000715 	stw	r4,28(sp)
    2d0c:	d8800817 	ldw	r2,32(sp)
    2d10:	dbc00317 	ldw	r15,12(sp)
    2d14:	1a000236 	bltu	r3,r8,2d20 <__divdf3+0xd0>
    2d18:	40c0081e 	bne	r8,r3,2d3c <__divdf3+0xec>
    2d1c:	13c0072e 	bgeu	r2,r15,2d3c <__divdf3+0xec>
    2d20:	108b883a 	add	r5,r2,r2
    2d24:	288d803a 	cmpltu	r6,r5,r2
    2d28:	18c7883a 	add	r3,r3,r3
    2d2c:	213fffc4 	addi	r4,r4,-1
    2d30:	2805883a 	mov	r2,r5
    2d34:	30c7883a 	add	r3,r6,r3
    2d38:	d9000715 	stw	r4,28(sp)
    2d3c:	01400f44 	movi	r5,61
    2d40:	000f883a 	mov	r7,zero
    2d44:	01040034 	movhi	r4,4096
    2d48:	0019883a 	mov	r12,zero
    2d4c:	001b883a 	mov	r13,zero
    2d50:	201697fa 	slli	r11,r4,31
    2d54:	3814d07a 	srli	r10,r7,1
    2d58:	297fffc4 	addi	r5,r5,-1
    2d5c:	1a000936 	bltu	r3,r8,2d84 <__divdf3+0x134>
    2d60:	13cdc83a 	sub	r6,r2,r15
    2d64:	1193803a 	cmpltu	r9,r2,r6
    2d68:	1a1dc83a 	sub	r14,r3,r8
    2d6c:	40c0011e 	bne	r8,r3,2d74 <__divdf3+0x124>
    2d70:	13c00436 	bltu	r2,r15,2d84 <__divdf3+0x134>
    2d74:	3005883a 	mov	r2,r6
    2d78:	7247c83a 	sub	r3,r14,r9
    2d7c:	61d8b03a 	or	r12,r12,r7
    2d80:	691ab03a 	or	r13,r13,r4
    2d84:	108d883a 	add	r6,r2,r2
    2d88:	3093803a 	cmpltu	r9,r6,r2
    2d8c:	18c7883a 	add	r3,r3,r3
    2d90:	5a8eb03a 	or	r7,r11,r10
    2d94:	2008d07a 	srli	r4,r4,1
    2d98:	3005883a 	mov	r2,r6
    2d9c:	48c7883a 	add	r3,r9,r3
    2da0:	283feb1e 	bne	r5,zero,2d50 <_gp+0xffff56ec>
    2da4:	61003fcc 	andi	r4,r12,255
    2da8:	01402004 	movi	r5,128
    2dac:	21400b26 	beq	r4,r5,2ddc <__divdf3+0x18c>
    2db0:	db000815 	stw	r12,32(sp)
    2db4:	db400915 	stw	r13,36(sp)
    2db8:	003fb406 	br	2c8c <_gp+0xffff5628>
    2dbc:	d8000815 	stw	zero,32(sp)
    2dc0:	d8000915 	stw	zero,36(sp)
    2dc4:	d8000715 	stw	zero,28(sp)
    2dc8:	d9000504 	addi	r4,sp,20
    2dcc:	003fb006 	br	2c90 <_gp+0xffff562c>
    2dd0:	d8800515 	stw	r2,20(sp)
    2dd4:	d9000504 	addi	r4,sp,20
    2dd8:	003fad06 	br	2c90 <_gp+0xffff562c>
    2ddc:	6140400c 	andi	r5,r12,256
    2de0:	283ff31e 	bne	r5,zero,2db0 <_gp+0xffff574c>
    2de4:	30c4b03a 	or	r2,r6,r3
    2de8:	103ff126 	beq	r2,zero,2db0 <_gp+0xffff574c>
    2dec:	6109883a 	add	r4,r12,r4
    2df0:	2305803a 	cmpltu	r2,r4,r12
    2df4:	033fc004 	movi	r12,-256
    2df8:	2318703a 	and	r12,r4,r12
    2dfc:	135b883a 	add	r13,r2,r13
    2e00:	003feb06 	br	2db0 <_gp+0xffff574c>

00002e04 <__ltdf2>:
    2e04:	defff104 	addi	sp,sp,-60
    2e08:	d9000c15 	stw	r4,48(sp)
    2e0c:	d9400d15 	stw	r5,52(sp)
    2e10:	d9000c04 	addi	r4,sp,48
    2e14:	d9400504 	addi	r5,sp,20
    2e18:	dfc00e15 	stw	ra,56(sp)
    2e1c:	d9800a15 	stw	r6,40(sp)
    2e20:	d9c00b15 	stw	r7,44(sp)
    2e24:	00037080 	call	3708 <__unpack_d>
    2e28:	d9000a04 	addi	r4,sp,40
    2e2c:	d80b883a 	mov	r5,sp
    2e30:	00037080 	call	3708 <__unpack_d>
    2e34:	d8c00517 	ldw	r3,20(sp)
    2e38:	00800044 	movi	r2,1
    2e3c:	10c0052e 	bgeu	r2,r3,2e54 <__ltdf2+0x50>
    2e40:	d8c00017 	ldw	r3,0(sp)
    2e44:	10c0032e 	bgeu	r2,r3,2e54 <__ltdf2+0x50>
    2e48:	d9000504 	addi	r4,sp,20
    2e4c:	d80b883a 	mov	r5,sp
    2e50:	000380c0 	call	380c <__fpcmp_parts_d>
    2e54:	dfc00e17 	ldw	ra,56(sp)
    2e58:	dec00f04 	addi	sp,sp,60
    2e5c:	f800283a 	ret

00002e60 <__floatsidf>:
    2e60:	2004d7fa 	srli	r2,r4,31
    2e64:	defff904 	addi	sp,sp,-28
    2e68:	00c000c4 	movi	r3,3
    2e6c:	dfc00615 	stw	ra,24(sp)
    2e70:	dc000515 	stw	r16,20(sp)
    2e74:	d8c00015 	stw	r3,0(sp)
    2e78:	d8800115 	stw	r2,4(sp)
    2e7c:	2000081e 	bne	r4,zero,2ea0 <__floatsidf+0x40>
    2e80:	00800084 	movi	r2,2
    2e84:	d8800015 	stw	r2,0(sp)
    2e88:	d809883a 	mov	r4,sp
    2e8c:	00034e40 	call	34e4 <__pack_d>
    2e90:	dfc00617 	ldw	ra,24(sp)
    2e94:	dc000517 	ldw	r16,20(sp)
    2e98:	dec00704 	addi	sp,sp,28
    2e9c:	f800283a 	ret
    2ea0:	00c00f04 	movi	r3,60
    2ea4:	d8c00215 	stw	r3,8(sp)
    2ea8:	10000f1e 	bne	r2,zero,2ee8 <__floatsidf+0x88>
    2eac:	2021883a 	mov	r16,r4
    2eb0:	8009883a 	mov	r4,r16
    2eb4:	000315c0 	call	315c <__clzsi2>
    2eb8:	11000744 	addi	r4,r2,29
    2ebc:	0100110e 	bge	zero,r4,2f04 <__floatsidf+0xa4>
    2ec0:	10ffff44 	addi	r3,r2,-3
    2ec4:	18001216 	blt	r3,zero,2f10 <__floatsidf+0xb0>
    2ec8:	80c6983a 	sll	r3,r16,r3
    2ecc:	0009883a 	mov	r4,zero
    2ed0:	014007c4 	movi	r5,31
    2ed4:	2885c83a 	sub	r2,r5,r2
    2ed8:	d9000315 	stw	r4,12(sp)
    2edc:	d8c00415 	stw	r3,16(sp)
    2ee0:	d8800215 	stw	r2,8(sp)
    2ee4:	003fe806 	br	2e88 <_gp+0xffff5824>
    2ee8:	00a00034 	movhi	r2,32768
    2eec:	20800e26 	beq	r4,r2,2f28 <__floatsidf+0xc8>
    2ef0:	0121c83a 	sub	r16,zero,r4
    2ef4:	8009883a 	mov	r4,r16
    2ef8:	000315c0 	call	315c <__clzsi2>
    2efc:	11000744 	addi	r4,r2,29
    2f00:	013fef16 	blt	zero,r4,2ec0 <_gp+0xffff585c>
    2f04:	dc000315 	stw	r16,12(sp)
    2f08:	d8000415 	stw	zero,16(sp)
    2f0c:	003fde06 	br	2e88 <_gp+0xffff5824>
    2f10:	800ad07a 	srli	r5,r16,1
    2f14:	00c007c4 	movi	r3,31
    2f18:	1907c83a 	sub	r3,r3,r4
    2f1c:	28c6d83a 	srl	r3,r5,r3
    2f20:	8108983a 	sll	r4,r16,r4
    2f24:	003fea06 	br	2ed0 <_gp+0xffff586c>
    2f28:	0005883a 	mov	r2,zero
    2f2c:	00f07834 	movhi	r3,49632
    2f30:	003fd706 	br	2e90 <_gp+0xffff582c>

00002f34 <__make_dp>:
    2f34:	defff904 	addi	sp,sp,-28
    2f38:	d8800717 	ldw	r2,28(sp)
    2f3c:	d9000015 	stw	r4,0(sp)
    2f40:	d809883a 	mov	r4,sp
    2f44:	dfc00515 	stw	ra,20(sp)
    2f48:	d9c00615 	stw	r7,24(sp)
    2f4c:	d9400115 	stw	r5,4(sp)
    2f50:	d9800215 	stw	r6,8(sp)
    2f54:	d9c00315 	stw	r7,12(sp)
    2f58:	d8800415 	stw	r2,16(sp)
    2f5c:	00034e40 	call	34e4 <__pack_d>
    2f60:	dfc00517 	ldw	ra,20(sp)
    2f64:	dec00704 	addi	sp,sp,28
    2f68:	f800283a 	ret

00002f6c <__truncdfsf2>:
    2f6c:	defff804 	addi	sp,sp,-32
    2f70:	d9000515 	stw	r4,20(sp)
    2f74:	d9400615 	stw	r5,24(sp)
    2f78:	d9000504 	addi	r4,sp,20
    2f7c:	d80b883a 	mov	r5,sp
    2f80:	dfc00715 	stw	ra,28(sp)
    2f84:	00037080 	call	3708 <__unpack_d>
    2f88:	d8800317 	ldw	r2,12(sp)
    2f8c:	d8c00417 	ldw	r3,16(sp)
    2f90:	01100034 	movhi	r4,16384
    2f94:	213fffc4 	addi	r4,r4,-1
    2f98:	100ed7ba 	srli	r7,r2,30
    2f9c:	180690ba 	slli	r3,r3,2
    2fa0:	1104703a 	and	r2,r2,r4
    2fa4:	19ceb03a 	or	r7,r3,r7
    2fa8:	10000126 	beq	r2,zero,2fb0 <__truncdfsf2+0x44>
    2fac:	39c00054 	ori	r7,r7,1
    2fb0:	d9000017 	ldw	r4,0(sp)
    2fb4:	d9400117 	ldw	r5,4(sp)
    2fb8:	d9800217 	ldw	r6,8(sp)
    2fbc:	00034b80 	call	34b8 <__make_fp>
    2fc0:	dfc00717 	ldw	ra,28(sp)
    2fc4:	dec00804 	addi	sp,sp,32
    2fc8:	f800283a 	ret

00002fcc <udivmodsi4>:
    2fcc:	2005883a 	mov	r2,r4
    2fd0:	2900182e 	bgeu	r5,r4,3034 <udivmodsi4+0x68>
    2fd4:	28001716 	blt	r5,zero,3034 <udivmodsi4+0x68>
    2fd8:	01000804 	movi	r4,32
    2fdc:	00c00044 	movi	r3,1
    2fe0:	00000206 	br	2fec <udivmodsi4+0x20>
    2fe4:	20001126 	beq	r4,zero,302c <udivmodsi4+0x60>
    2fe8:	28000516 	blt	r5,zero,3000 <udivmodsi4+0x34>
    2fec:	294b883a 	add	r5,r5,r5
    2ff0:	213fffc4 	addi	r4,r4,-1
    2ff4:	18c7883a 	add	r3,r3,r3
    2ff8:	28bffa36 	bltu	r5,r2,2fe4 <_gp+0xffff5980>
    2ffc:	18000b26 	beq	r3,zero,302c <udivmodsi4+0x60>
    3000:	0009883a 	mov	r4,zero
    3004:	11400236 	bltu	r2,r5,3010 <udivmodsi4+0x44>
    3008:	1145c83a 	sub	r2,r2,r5
    300c:	20c8b03a 	or	r4,r4,r3
    3010:	1806d07a 	srli	r3,r3,1
    3014:	280ad07a 	srli	r5,r5,1
    3018:	183ffa1e 	bne	r3,zero,3004 <_gp+0xffff59a0>
    301c:	3000021e 	bne	r6,zero,3028 <udivmodsi4+0x5c>
    3020:	2005883a 	mov	r2,r4
    3024:	f800283a 	ret
    3028:	f800283a 	ret
    302c:	0009883a 	mov	r4,zero
    3030:	003ffa06 	br	301c <_gp+0xffff59b8>
    3034:	00c00044 	movi	r3,1
    3038:	0009883a 	mov	r4,zero
    303c:	003ff106 	br	3004 <_gp+0xffff59a0>

00003040 <__divsi3>:
    3040:	defffe04 	addi	sp,sp,-8
    3044:	dfc00115 	stw	ra,4(sp)
    3048:	dc000015 	stw	r16,0(sp)
    304c:	20000a16 	blt	r4,zero,3078 <__divsi3+0x38>
    3050:	0021883a 	mov	r16,zero
    3054:	28000b16 	blt	r5,zero,3084 <__divsi3+0x44>
    3058:	000d883a 	mov	r6,zero
    305c:	0002fcc0 	call	2fcc <udivmodsi4>
    3060:	80000126 	beq	r16,zero,3068 <__divsi3+0x28>
    3064:	0085c83a 	sub	r2,zero,r2
    3068:	dfc00117 	ldw	ra,4(sp)
    306c:	dc000017 	ldw	r16,0(sp)
    3070:	dec00204 	addi	sp,sp,8
    3074:	f800283a 	ret
    3078:	0109c83a 	sub	r4,zero,r4
    307c:	04000044 	movi	r16,1
    3080:	283ff50e 	bge	r5,zero,3058 <_gp+0xffff59f4>
    3084:	014bc83a 	sub	r5,zero,r5
    3088:	8400005c 	xori	r16,r16,1
    308c:	003ff206 	br	3058 <_gp+0xffff59f4>

00003090 <__modsi3>:
    3090:	deffff04 	addi	sp,sp,-4
    3094:	dfc00015 	stw	ra,0(sp)
    3098:	20000516 	blt	r4,zero,30b0 <__modsi3+0x20>
    309c:	28000c16 	blt	r5,zero,30d0 <__modsi3+0x40>
    30a0:	01800044 	movi	r6,1
    30a4:	dfc00017 	ldw	ra,0(sp)
    30a8:	dec00104 	addi	sp,sp,4
    30ac:	0002fcc1 	jmpi	2fcc <udivmodsi4>
    30b0:	0109c83a 	sub	r4,zero,r4
    30b4:	28000b16 	blt	r5,zero,30e4 <__modsi3+0x54>
    30b8:	01800044 	movi	r6,1
    30bc:	0002fcc0 	call	2fcc <udivmodsi4>
    30c0:	0085c83a 	sub	r2,zero,r2
    30c4:	dfc00017 	ldw	ra,0(sp)
    30c8:	dec00104 	addi	sp,sp,4
    30cc:	f800283a 	ret
    30d0:	014bc83a 	sub	r5,zero,r5
    30d4:	01800044 	movi	r6,1
    30d8:	dfc00017 	ldw	ra,0(sp)
    30dc:	dec00104 	addi	sp,sp,4
    30e0:	0002fcc1 	jmpi	2fcc <udivmodsi4>
    30e4:	014bc83a 	sub	r5,zero,r5
    30e8:	003ff306 	br	30b8 <_gp+0xffff5a54>

000030ec <__udivsi3>:
    30ec:	000d883a 	mov	r6,zero
    30f0:	0002fcc1 	jmpi	2fcc <udivmodsi4>

000030f4 <__umodsi3>:
    30f4:	01800044 	movi	r6,1
    30f8:	0002fcc1 	jmpi	2fcc <udivmodsi4>

000030fc <__muldi3>:
    30fc:	20bfffcc 	andi	r2,r4,65535
    3100:	2010d43a 	srli	r8,r4,16
    3104:	30ffffcc 	andi	r3,r6,65535
    3108:	3014d43a 	srli	r10,r6,16
    310c:	1893383a 	mul	r9,r3,r2
    3110:	1a07383a 	mul	r3,r3,r8
    3114:	5085383a 	mul	r2,r10,r2
    3118:	4816d43a 	srli	r11,r9,16
    311c:	5211383a 	mul	r8,r10,r8
    3120:	1885883a 	add	r2,r3,r2
    3124:	12c5883a 	add	r2,r2,r11
    3128:	10c0022e 	bgeu	r2,r3,3134 <__muldi3+0x38>
    312c:	00c00074 	movhi	r3,1
    3130:	40d1883a 	add	r8,r8,r3
    3134:	1014d43a 	srli	r10,r2,16
    3138:	21c9383a 	mul	r4,r4,r7
    313c:	314d383a 	mul	r6,r6,r5
    3140:	1004943a 	slli	r2,r2,16
    3144:	4291883a 	add	r8,r8,r10
    3148:	4a7fffcc 	andi	r9,r9,65535
    314c:	2187883a 	add	r3,r4,r6
    3150:	1245883a 	add	r2,r2,r9
    3154:	1a07883a 	add	r3,r3,r8
    3158:	f800283a 	ret

0000315c <__clzsi2>:
    315c:	00bfffd4 	movui	r2,65535
    3160:	11000b36 	bltu	r2,r4,3190 <__clzsi2+0x34>
    3164:	00803fc4 	movi	r2,255
    3168:	11001e2e 	bgeu	r2,r4,31e4 <__clzsi2+0x88>
    316c:	00c00204 	movi	r3,8
    3170:	20c8d83a 	srl	r4,r4,r3
    3174:	00c00034 	movhi	r3,0
    3178:	18d3b304 	addi	r3,r3,20172
    317c:	00800604 	movi	r2,24
    3180:	1909883a 	add	r4,r3,r4
    3184:	20c00003 	ldbu	r3,0(r4)
    3188:	10c5c83a 	sub	r2,r2,r3
    318c:	f800283a 	ret
    3190:	00804034 	movhi	r2,256
    3194:	10bfffc4 	addi	r2,r2,-1
    3198:	11000936 	bltu	r2,r4,31c0 <__clzsi2+0x64>
    319c:	00800404 	movi	r2,16
    31a0:	1007883a 	mov	r3,r2
    31a4:	20c8d83a 	srl	r4,r4,r3
    31a8:	00c00034 	movhi	r3,0
    31ac:	18d3b304 	addi	r3,r3,20172
    31b0:	1909883a 	add	r4,r3,r4
    31b4:	20c00003 	ldbu	r3,0(r4)
    31b8:	10c5c83a 	sub	r2,r2,r3
    31bc:	f800283a 	ret
    31c0:	00c00604 	movi	r3,24
    31c4:	20c8d83a 	srl	r4,r4,r3
    31c8:	00c00034 	movhi	r3,0
    31cc:	18d3b304 	addi	r3,r3,20172
    31d0:	00800204 	movi	r2,8
    31d4:	1909883a 	add	r4,r3,r4
    31d8:	20c00003 	ldbu	r3,0(r4)
    31dc:	10c5c83a 	sub	r2,r2,r3
    31e0:	f800283a 	ret
    31e4:	0007883a 	mov	r3,zero
    31e8:	20c8d83a 	srl	r4,r4,r3
    31ec:	00c00034 	movhi	r3,0
    31f0:	18d3b304 	addi	r3,r3,20172
    31f4:	00800804 	movi	r2,32
    31f8:	1909883a 	add	r4,r3,r4
    31fc:	20c00003 	ldbu	r3,0(r4)
    3200:	10c5c83a 	sub	r2,r2,r3
    3204:	f800283a 	ret

00003208 <__pack_f>:
    3208:	21400017 	ldw	r5,0(r4)
    320c:	01800044 	movi	r6,1
    3210:	20c00317 	ldw	r3,12(r4)
    3214:	21c00117 	ldw	r7,4(r4)
    3218:	3140282e 	bgeu	r6,r5,32bc <__pack_f+0xb4>
    321c:	00800104 	movi	r2,4
    3220:	28802326 	beq	r5,r2,32b0 <__pack_f+0xa8>
    3224:	00800084 	movi	r2,2
    3228:	28800f26 	beq	r5,r2,3268 <__pack_f+0x60>
    322c:	18000e26 	beq	r3,zero,3268 <__pack_f+0x60>
    3230:	21000217 	ldw	r4,8(r4)
    3234:	00bfe084 	movi	r2,-126
    3238:	20802616 	blt	r4,r2,32d4 <__pack_f+0xcc>
    323c:	00801fc4 	movi	r2,127
    3240:	11001b16 	blt	r2,r4,32b0 <__pack_f+0xa8>
    3244:	188a703a 	and	r5,r3,r2
    3248:	00801004 	movi	r2,64
    324c:	28801126 	beq	r5,r2,3294 <__pack_f+0x8c>
    3250:	18c00fc4 	addi	r3,r3,63
    3254:	18001316 	blt	r3,zero,32a4 <__pack_f+0x9c>
    3258:	21001fc4 	addi	r4,r4,127
    325c:	180690ba 	slli	r3,r3,2
    3260:	1806d27a 	srli	r3,r3,9
    3264:	00000206 	br	3270 <__pack_f+0x68>
    3268:	0009883a 	mov	r4,zero
    326c:	0007883a 	mov	r3,zero
    3270:	21003fcc 	andi	r4,r4,255
    3274:	200895fa 	slli	r4,r4,23
    3278:	380a97fa 	slli	r5,r7,31
    327c:	00802034 	movhi	r2,128
    3280:	10bfffc4 	addi	r2,r2,-1
    3284:	1886703a 	and	r3,r3,r2
    3288:	1904b03a 	or	r2,r3,r4
    328c:	1144b03a 	or	r2,r2,r5
    3290:	f800283a 	ret
    3294:	1880200c 	andi	r2,r3,128
    3298:	103fee26 	beq	r2,zero,3254 <_gp+0xffff5bf0>
    329c:	18c01004 	addi	r3,r3,64
    32a0:	183fed0e 	bge	r3,zero,3258 <_gp+0xffff5bf4>
    32a4:	1806d07a 	srli	r3,r3,1
    32a8:	21002004 	addi	r4,r4,128
    32ac:	003feb06 	br	325c <_gp+0xffff5bf8>
    32b0:	013fffc4 	movi	r4,-1
    32b4:	0007883a 	mov	r3,zero
    32b8:	003fed06 	br	3270 <_gp+0xffff5c0c>
    32bc:	18c00434 	orhi	r3,r3,16
    32c0:	00802034 	movhi	r2,128
    32c4:	10bfffc4 	addi	r2,r2,-1
    32c8:	1886703a 	and	r3,r3,r2
    32cc:	013fffc4 	movi	r4,-1
    32d0:	003fe706 	br	3270 <_gp+0xffff5c0c>
    32d4:	1105c83a 	sub	r2,r2,r4
    32d8:	01000644 	movi	r4,25
    32dc:	20801216 	blt	r4,r2,3328 <__pack_f+0x120>
    32e0:	3088983a 	sll	r4,r6,r2
    32e4:	1884d83a 	srl	r2,r3,r2
    32e8:	213fffc4 	addi	r4,r4,-1
    32ec:	20c6703a 	and	r3,r4,r3
    32f0:	1806c03a 	cmpne	r3,r3,zero
    32f4:	1884b03a 	or	r2,r3,r2
    32f8:	11001fcc 	andi	r4,r2,127
    32fc:	00c01004 	movi	r3,64
    3300:	20c00a1e 	bne	r4,r3,332c <__pack_f+0x124>
    3304:	10c0200c 	andi	r3,r2,128
    3308:	18000126 	beq	r3,zero,3310 <__pack_f+0x108>
    330c:	10801004 	addi	r2,r2,64
    3310:	100690ba 	slli	r3,r2,2
    3314:	01100034 	movhi	r4,16384
    3318:	1105403a 	cmpgeu	r2,r2,r4
    331c:	1806d27a 	srli	r3,r3,9
    3320:	1009883a 	mov	r4,r2
    3324:	003fd206 	br	3270 <_gp+0xffff5c0c>
    3328:	0005883a 	mov	r2,zero
    332c:	10800fc4 	addi	r2,r2,63
    3330:	003ff706 	br	3310 <_gp+0xffff5cac>

00003334 <__unpack_f>:
    3334:	20c00017 	ldw	r3,0(r4)
    3338:	00802034 	movhi	r2,128
    333c:	10bfffc4 	addi	r2,r2,-1
    3340:	1808d5fa 	srli	r4,r3,23
    3344:	180cd7fa 	srli	r6,r3,31
    3348:	1884703a 	and	r2,r3,r2
    334c:	21003fcc 	andi	r4,r4,255
    3350:	29800115 	stw	r6,4(r5)
    3354:	2000111e 	bne	r4,zero,339c <__unpack_f+0x68>
    3358:	10001a26 	beq	r2,zero,33c4 <__unpack_f+0x90>
    335c:	00ffe084 	movi	r3,-126
    3360:	100491fa 	slli	r2,r2,7
    3364:	28c00215 	stw	r3,8(r5)
    3368:	00c000c4 	movi	r3,3
    336c:	28c00015 	stw	r3,0(r5)
    3370:	01900034 	movhi	r6,16384
    3374:	31bfffc4 	addi	r6,r6,-1
    3378:	30801036 	bltu	r6,r2,33bc <__unpack_f+0x88>
    337c:	00ffe044 	movi	r3,-127
    3380:	1085883a 	add	r2,r2,r2
    3384:	1809883a 	mov	r4,r3
    3388:	18ffffc4 	addi	r3,r3,-1
    338c:	30bffc2e 	bgeu	r6,r2,3380 <_gp+0xffff5d1c>
    3390:	29000215 	stw	r4,8(r5)
    3394:	28800315 	stw	r2,12(r5)
    3398:	f800283a 	ret
    339c:	01803fc4 	movi	r6,255
    33a0:	21800b26 	beq	r4,r6,33d0 <__unpack_f+0x9c>
    33a4:	100491fa 	slli	r2,r2,7
    33a8:	213fe044 	addi	r4,r4,-127
    33ac:	00c000c4 	movi	r3,3
    33b0:	10900034 	orhi	r2,r2,16384
    33b4:	29000215 	stw	r4,8(r5)
    33b8:	28c00015 	stw	r3,0(r5)
    33bc:	28800315 	stw	r2,12(r5)
    33c0:	f800283a 	ret
    33c4:	00800084 	movi	r2,2
    33c8:	28800015 	stw	r2,0(r5)
    33cc:	f800283a 	ret
    33d0:	10000526 	beq	r2,zero,33e8 <__unpack_f+0xb4>
    33d4:	18c0042c 	andhi	r3,r3,16
    33d8:	18000626 	beq	r3,zero,33f4 <__unpack_f+0xc0>
    33dc:	00c00044 	movi	r3,1
    33e0:	28c00015 	stw	r3,0(r5)
    33e4:	003ff506 	br	33bc <_gp+0xffff5d58>
    33e8:	00800104 	movi	r2,4
    33ec:	28800015 	stw	r2,0(r5)
    33f0:	f800283a 	ret
    33f4:	28000015 	stw	zero,0(r5)
    33f8:	003ff006 	br	33bc <_gp+0xffff5d58>

000033fc <__fpcmp_parts_f>:
    33fc:	20c00017 	ldw	r3,0(r4)
    3400:	00800044 	movi	r2,1
    3404:	10c0172e 	bgeu	r2,r3,3464 <__fpcmp_parts_f+0x68>
    3408:	29800017 	ldw	r6,0(r5)
    340c:	1180152e 	bgeu	r2,r6,3464 <__fpcmp_parts_f+0x68>
    3410:	01c00104 	movi	r7,4
    3414:	19c02326 	beq	r3,r7,34a4 <__fpcmp_parts_f+0xa8>
    3418:	31c00926 	beq	r6,r7,3440 <__fpcmp_parts_f+0x44>
    341c:	01c00084 	movi	r7,2
    3420:	19c00626 	beq	r3,r7,343c <__fpcmp_parts_f+0x40>
    3424:	31c01126 	beq	r6,r7,346c <__fpcmp_parts_f+0x70>
    3428:	20c00117 	ldw	r3,4(r4)
    342c:	29800117 	ldw	r6,4(r5)
    3430:	19801226 	beq	r3,r6,347c <__fpcmp_parts_f+0x80>
    3434:	1800041e 	bne	r3,zero,3448 <__fpcmp_parts_f+0x4c>
    3438:	f800283a 	ret
    343c:	30c01526 	beq	r6,r3,3494 <__fpcmp_parts_f+0x98>
    3440:	28800117 	ldw	r2,4(r5)
    3444:	1000071e 	bne	r2,zero,3464 <__fpcmp_parts_f+0x68>
    3448:	00bfffc4 	movi	r2,-1
    344c:	f800283a 	ret
    3450:	39801216 	blt	r7,r6,349c <__fpcmp_parts_f+0xa0>
    3454:	21000317 	ldw	r4,12(r4)
    3458:	28800317 	ldw	r2,12(r5)
    345c:	11000c2e 	bgeu	r2,r4,3490 <__fpcmp_parts_f+0x94>
    3460:	183ff91e 	bne	r3,zero,3448 <_gp+0xffff5de4>
    3464:	00800044 	movi	r2,1
    3468:	f800283a 	ret
    346c:	20800117 	ldw	r2,4(r4)
    3470:	103ff51e 	bne	r2,zero,3448 <_gp+0xffff5de4>
    3474:	00800044 	movi	r2,1
    3478:	f800283a 	ret
    347c:	21c00217 	ldw	r7,8(r4)
    3480:	29800217 	ldw	r6,8(r5)
    3484:	31fff20e 	bge	r6,r7,3450 <_gp+0xffff5dec>
    3488:	183fef1e 	bne	r3,zero,3448 <_gp+0xffff5de4>
    348c:	f800283a 	ret
    3490:	20800236 	bltu	r4,r2,349c <__fpcmp_parts_f+0xa0>
    3494:	0005883a 	mov	r2,zero
    3498:	f800283a 	ret
    349c:	183fea26 	beq	r3,zero,3448 <_gp+0xffff5de4>
    34a0:	003ff006 	br	3464 <_gp+0xffff5e00>
    34a4:	30fff11e 	bne	r6,r3,346c <_gp+0xffff5e08>
    34a8:	28c00117 	ldw	r3,4(r5)
    34ac:	20800117 	ldw	r2,4(r4)
    34b0:	1885c83a 	sub	r2,r3,r2
    34b4:	f800283a 	ret

000034b8 <__make_fp>:
    34b8:	defffb04 	addi	sp,sp,-20
    34bc:	d9000015 	stw	r4,0(sp)
    34c0:	d809883a 	mov	r4,sp
    34c4:	dfc00415 	stw	ra,16(sp)
    34c8:	d9400115 	stw	r5,4(sp)
    34cc:	d9800215 	stw	r6,8(sp)
    34d0:	d9c00315 	stw	r7,12(sp)
    34d4:	00032080 	call	3208 <__pack_f>
    34d8:	dfc00417 	ldw	ra,16(sp)
    34dc:	dec00504 	addi	sp,sp,20
    34e0:	f800283a 	ret

000034e4 <__pack_d>:
    34e4:	20800017 	ldw	r2,0(r4)
    34e8:	defff804 	addi	sp,sp,-32
    34ec:	dcc00315 	stw	r19,12(sp)
    34f0:	dc800215 	stw	r18,8(sp)
    34f4:	dfc00715 	stw	ra,28(sp)
    34f8:	dd800615 	stw	r22,24(sp)
    34fc:	dd400515 	stw	r21,20(sp)
    3500:	dd000415 	stw	r20,16(sp)
    3504:	dc400115 	stw	r17,4(sp)
    3508:	dc000015 	stw	r16,0(sp)
    350c:	04800044 	movi	r18,1
    3510:	24400317 	ldw	r17,12(r4)
    3514:	24000417 	ldw	r16,16(r4)
    3518:	24c00117 	ldw	r19,4(r4)
    351c:	9080422e 	bgeu	r18,r2,3628 <__pack_d+0x144>
    3520:	00c00104 	movi	r3,4
    3524:	10c03c26 	beq	r2,r3,3618 <__pack_d+0x134>
    3528:	00c00084 	movi	r3,2
    352c:	10c01926 	beq	r2,r3,3594 <__pack_d+0xb0>
    3530:	8c04b03a 	or	r2,r17,r16
    3534:	10001726 	beq	r2,zero,3594 <__pack_d+0xb0>
    3538:	21000217 	ldw	r4,8(r4)
    353c:	00bf0084 	movi	r2,-1022
    3540:	20804016 	blt	r4,r2,3644 <__pack_d+0x160>
    3544:	0080ffc4 	movi	r2,1023
    3548:	11003316 	blt	r2,r4,3618 <__pack_d+0x134>
    354c:	88803fcc 	andi	r2,r17,255
    3550:	00c02004 	movi	r3,128
    3554:	10c02926 	beq	r2,r3,35fc <__pack_d+0x118>
    3558:	88801fc4 	addi	r2,r17,127
    355c:	1463803a 	cmpltu	r17,r2,r17
    3560:	8c21883a 	add	r16,r17,r16
    3564:	1023883a 	mov	r17,r2
    3568:	00880034 	movhi	r2,8192
    356c:	10bfffc4 	addi	r2,r2,-1
    3570:	14001c36 	bltu	r2,r16,35e4 <__pack_d+0x100>
    3574:	2100ffc4 	addi	r4,r4,1023
    3578:	8006963a 	slli	r3,r16,24
    357c:	8804d23a 	srli	r2,r17,8
    3580:	8020913a 	slli	r16,r16,4
    3584:	2101ffcc 	andi	r4,r4,2047
    3588:	1884b03a 	or	r2,r3,r2
    358c:	8020d33a 	srli	r16,r16,12
    3590:	00000306 	br	35a0 <__pack_d+0xbc>
    3594:	0009883a 	mov	r4,zero
    3598:	0005883a 	mov	r2,zero
    359c:	0021883a 	mov	r16,zero
    35a0:	2008953a 	slli	r4,r4,20
    35a4:	982697fa 	slli	r19,r19,31
    35a8:	00c00434 	movhi	r3,16
    35ac:	18ffffc4 	addi	r3,r3,-1
    35b0:	80e0703a 	and	r16,r16,r3
    35b4:	8106b03a 	or	r3,r16,r4
    35b8:	1cc6b03a 	or	r3,r3,r19
    35bc:	dfc00717 	ldw	ra,28(sp)
    35c0:	dd800617 	ldw	r22,24(sp)
    35c4:	dd400517 	ldw	r21,20(sp)
    35c8:	dd000417 	ldw	r20,16(sp)
    35cc:	dcc00317 	ldw	r19,12(sp)
    35d0:	dc800217 	ldw	r18,8(sp)
    35d4:	dc400117 	ldw	r17,4(sp)
    35d8:	dc000017 	ldw	r16,0(sp)
    35dc:	dec00804 	addi	sp,sp,32
    35e0:	f800283a 	ret
    35e4:	800697fa 	slli	r3,r16,31
    35e8:	8804d07a 	srli	r2,r17,1
    35ec:	21010004 	addi	r4,r4,1024
    35f0:	8020d07a 	srli	r16,r16,1
    35f4:	18a2b03a 	or	r17,r3,r2
    35f8:	003fdf06 	br	3578 <_gp+0xffff5f14>
    35fc:	88c0400c 	andi	r3,r17,256
    3600:	183fd926 	beq	r3,zero,3568 <_gp+0xffff5f04>
    3604:	8885883a 	add	r2,r17,r2
    3608:	1463803a 	cmpltu	r17,r2,r17
    360c:	8c21883a 	add	r16,r17,r16
    3610:	1023883a 	mov	r17,r2
    3614:	003fd406 	br	3568 <_gp+0xffff5f04>
    3618:	0101ffc4 	movi	r4,2047
    361c:	0005883a 	mov	r2,zero
    3620:	0021883a 	mov	r16,zero
    3624:	003fde06 	br	35a0 <_gp+0xffff5f3c>
    3628:	84000234 	orhi	r16,r16,8
    362c:	00c00434 	movhi	r3,16
    3630:	18ffffc4 	addi	r3,r3,-1
    3634:	8805883a 	mov	r2,r17
    3638:	80e0703a 	and	r16,r16,r3
    363c:	0101ffc4 	movi	r4,2047
    3640:	003fd706 	br	35a0 <_gp+0xffff5f3c>
    3644:	1129c83a 	sub	r20,r2,r4
    3648:	00800e04 	movi	r2,56
    364c:	15002716 	blt	r2,r20,36ec <__pack_d+0x208>
    3650:	800b883a 	mov	r5,r16
    3654:	a00d883a 	mov	r6,r20
    3658:	8809883a 	mov	r4,r17
    365c:	00038dc0 	call	38dc <__lshrdi3>
    3660:	9009883a 	mov	r4,r18
    3664:	000b883a 	mov	r5,zero
    3668:	a00d883a 	mov	r6,r20
    366c:	102d883a 	mov	r22,r2
    3670:	182b883a 	mov	r21,r3
    3674:	00039200 	call	3920 <__ashldi3>
    3678:	1009003a 	cmpeq	r4,r2,zero
    367c:	1907c83a 	sub	r3,r3,r4
    3680:	10bfffc4 	addi	r2,r2,-1
    3684:	1c20703a 	and	r16,r3,r16
    3688:	1444703a 	and	r2,r2,r17
    368c:	1404b03a 	or	r2,r2,r16
    3690:	1004c03a 	cmpne	r2,r2,zero
    3694:	1584b03a 	or	r2,r2,r22
    3698:	11003fcc 	andi	r4,r2,255
    369c:	01402004 	movi	r5,128
    36a0:	a807883a 	mov	r3,r21
    36a4:	2140131e 	bne	r4,r5,36f4 <__pack_d+0x210>
    36a8:	1140400c 	andi	r5,r2,256
    36ac:	28000426 	beq	r5,zero,36c0 <__pack_d+0x1dc>
    36b0:	1109883a 	add	r4,r2,r4
    36b4:	2085803a 	cmpltu	r2,r4,r2
    36b8:	1547883a 	add	r3,r2,r21
    36bc:	2005883a 	mov	r2,r4
    36c0:	1808963a 	slli	r4,r3,24
    36c4:	1004d23a 	srli	r2,r2,8
    36c8:	1820913a 	slli	r16,r3,4
    36cc:	01440034 	movhi	r5,4096
    36d0:	297fffc4 	addi	r5,r5,-1
    36d4:	2084b03a 	or	r2,r4,r2
    36d8:	8020d33a 	srli	r16,r16,12
    36dc:	01000044 	movi	r4,1
    36e0:	28ffaf36 	bltu	r5,r3,35a0 <_gp+0xffff5f3c>
    36e4:	0009883a 	mov	r4,zero
    36e8:	003fad06 	br	35a0 <_gp+0xffff5f3c>
    36ec:	0005883a 	mov	r2,zero
    36f0:	0007883a 	mov	r3,zero
    36f4:	11001fc4 	addi	r4,r2,127
    36f8:	2085803a 	cmpltu	r2,r4,r2
    36fc:	10c7883a 	add	r3,r2,r3
    3700:	2005883a 	mov	r2,r4
    3704:	003fee06 	br	36c0 <_gp+0xffff605c>

00003708 <__unpack_d>:
    3708:	21800117 	ldw	r6,4(r4)
    370c:	20c00017 	ldw	r3,0(r4)
    3710:	3004d7fa 	srli	r2,r6,31
    3714:	3008d53a 	srli	r4,r6,20
    3718:	28800115 	stw	r2,4(r5)
    371c:	2101ffcc 	andi	r4,r4,2047
    3720:	00800434 	movhi	r2,16
    3724:	10bfffc4 	addi	r2,r2,-1
    3728:	3084703a 	and	r2,r6,r2
    372c:	20001a1e 	bne	r4,zero,3798 <__unpack_d+0x90>
    3730:	1888b03a 	or	r4,r3,r2
    3734:	20002626 	beq	r4,zero,37d0 <__unpack_d+0xc8>
    3738:	1808d63a 	srli	r4,r3,24
    373c:	1004923a 	slli	r2,r2,8
    3740:	01bf0084 	movi	r6,-1022
    3744:	29800215 	stw	r6,8(r5)
    3748:	2084b03a 	or	r2,r4,r2
    374c:	010000c4 	movi	r4,3
    3750:	29000015 	stw	r4,0(r5)
    3754:	02040034 	movhi	r8,4096
    3758:	423fffc4 	addi	r8,r8,-1
    375c:	1806923a 	slli	r3,r3,8
    3760:	40801836 	bltu	r8,r2,37c4 <__unpack_d+0xbc>
    3764:	013f0044 	movi	r4,-1023
    3768:	18cd883a 	add	r6,r3,r3
    376c:	30c7803a 	cmpltu	r3,r6,r3
    3770:	1085883a 	add	r2,r2,r2
    3774:	1885883a 	add	r2,r3,r2
    3778:	200f883a 	mov	r7,r4
    377c:	3007883a 	mov	r3,r6
    3780:	213fffc4 	addi	r4,r4,-1
    3784:	40bff82e 	bgeu	r8,r2,3768 <_gp+0xffff6104>
    3788:	29c00215 	stw	r7,8(r5)
    378c:	28c00315 	stw	r3,12(r5)
    3790:	28800415 	stw	r2,16(r5)
    3794:	f800283a 	ret
    3798:	01c1ffc4 	movi	r7,2047
    379c:	21c00f26 	beq	r4,r7,37dc <__unpack_d+0xd4>
    37a0:	180cd63a 	srli	r6,r3,24
    37a4:	1004923a 	slli	r2,r2,8
    37a8:	213f0044 	addi	r4,r4,-1023
    37ac:	1806923a 	slli	r3,r3,8
    37b0:	3084b03a 	or	r2,r6,r2
    37b4:	29000215 	stw	r4,8(r5)
    37b8:	010000c4 	movi	r4,3
    37bc:	10840034 	orhi	r2,r2,4096
    37c0:	29000015 	stw	r4,0(r5)
    37c4:	28c00315 	stw	r3,12(r5)
    37c8:	28800415 	stw	r2,16(r5)
    37cc:	f800283a 	ret
    37d0:	00800084 	movi	r2,2
    37d4:	28800015 	stw	r2,0(r5)
    37d8:	f800283a 	ret
    37dc:	1888b03a 	or	r4,r3,r2
    37e0:	20000526 	beq	r4,zero,37f8 <__unpack_d+0xf0>
    37e4:	3180022c 	andhi	r6,r6,8
    37e8:	30000626 	beq	r6,zero,3804 <__unpack_d+0xfc>
    37ec:	01000044 	movi	r4,1
    37f0:	29000015 	stw	r4,0(r5)
    37f4:	003ff306 	br	37c4 <_gp+0xffff6160>
    37f8:	00800104 	movi	r2,4
    37fc:	28800015 	stw	r2,0(r5)
    3800:	f800283a 	ret
    3804:	28000015 	stw	zero,0(r5)
    3808:	003fee06 	br	37c4 <_gp+0xffff6160>

0000380c <__fpcmp_parts_d>:
    380c:	20c00017 	ldw	r3,0(r4)
    3810:	00800044 	movi	r2,1
    3814:	10c0142e 	bgeu	r2,r3,3868 <__fpcmp_parts_d+0x5c>
    3818:	29800017 	ldw	r6,0(r5)
    381c:	1180122e 	bgeu	r2,r6,3868 <__fpcmp_parts_d+0x5c>
    3820:	01c00104 	movi	r7,4
    3824:	19c02826 	beq	r3,r7,38c8 <__fpcmp_parts_d+0xbc>
    3828:	31c00926 	beq	r6,r7,3850 <__fpcmp_parts_d+0x44>
    382c:	01c00084 	movi	r7,2
    3830:	19c00626 	beq	r3,r7,384c <__fpcmp_parts_d+0x40>
    3834:	31c00a26 	beq	r6,r7,3860 <__fpcmp_parts_d+0x54>
    3838:	20c00117 	ldw	r3,4(r4)
    383c:	29800117 	ldw	r6,4(r5)
    3840:	19800b26 	beq	r3,r6,3870 <__fpcmp_parts_d+0x64>
    3844:	1800041e 	bne	r3,zero,3858 <__fpcmp_parts_d+0x4c>
    3848:	f800283a 	ret
    384c:	30c01a26 	beq	r6,r3,38b8 <__fpcmp_parts_d+0xac>
    3850:	28800117 	ldw	r2,4(r5)
    3854:	1000041e 	bne	r2,zero,3868 <__fpcmp_parts_d+0x5c>
    3858:	00bfffc4 	movi	r2,-1
    385c:	f800283a 	ret
    3860:	20800117 	ldw	r2,4(r4)
    3864:	103ffc1e 	bne	r2,zero,3858 <_gp+0xffff61f4>
    3868:	00800044 	movi	r2,1
    386c:	f800283a 	ret
    3870:	21c00217 	ldw	r7,8(r4)
    3874:	29800217 	ldw	r6,8(r5)
    3878:	31c0020e 	bge	r6,r7,3884 <__fpcmp_parts_d+0x78>
    387c:	183ff61e 	bne	r3,zero,3858 <_gp+0xffff61f4>
    3880:	f800283a 	ret
    3884:	39800a16 	blt	r7,r6,38b0 <__fpcmp_parts_d+0xa4>
    3888:	20800417 	ldw	r2,16(r4)
    388c:	29800417 	ldw	r6,16(r5)
    3890:	21c00317 	ldw	r7,12(r4)
    3894:	29000317 	ldw	r4,12(r5)
    3898:	30800936 	bltu	r6,r2,38c0 <__fpcmp_parts_d+0xb4>
    389c:	1180011e 	bne	r2,r6,38a4 <__fpcmp_parts_d+0x98>
    38a0:	21c00736 	bltu	r4,r7,38c0 <__fpcmp_parts_d+0xb4>
    38a4:	11800236 	bltu	r2,r6,38b0 <__fpcmp_parts_d+0xa4>
    38a8:	3080031e 	bne	r6,r2,38b8 <__fpcmp_parts_d+0xac>
    38ac:	3900022e 	bgeu	r7,r4,38b8 <__fpcmp_parts_d+0xac>
    38b0:	183fe926 	beq	r3,zero,3858 <_gp+0xffff61f4>
    38b4:	003fec06 	br	3868 <_gp+0xffff6204>
    38b8:	0005883a 	mov	r2,zero
    38bc:	f800283a 	ret
    38c0:	183fe926 	beq	r3,zero,3868 <_gp+0xffff6204>
    38c4:	003fe406 	br	3858 <_gp+0xffff61f4>
    38c8:	30ffe51e 	bne	r6,r3,3860 <_gp+0xffff61fc>
    38cc:	28c00117 	ldw	r3,4(r5)
    38d0:	20800117 	ldw	r2,4(r4)
    38d4:	1885c83a 	sub	r2,r3,r2
    38d8:	f800283a 	ret

000038dc <__lshrdi3>:
    38dc:	2005883a 	mov	r2,r4
    38e0:	2807883a 	mov	r3,r5
    38e4:	30000826 	beq	r6,zero,3908 <__lshrdi3+0x2c>
    38e8:	01000804 	movi	r4,32
    38ec:	2189c83a 	sub	r4,r4,r6
    38f0:	0100060e 	bge	zero,r4,390c <__lshrdi3+0x30>
    38f4:	1184d83a 	srl	r2,r2,r6
    38f8:	2908983a 	sll	r4,r5,r4
    38fc:	298cd83a 	srl	r6,r5,r6
    3900:	2084b03a 	or	r2,r4,r2
    3904:	3007883a 	mov	r3,r6
    3908:	f800283a 	ret
    390c:	0105c83a 	sub	r2,zero,r4
    3910:	000d883a 	mov	r6,zero
    3914:	2884d83a 	srl	r2,r5,r2
    3918:	3007883a 	mov	r3,r6
    391c:	003ffa06 	br	3908 <_gp+0xffff62a4>

00003920 <__ashldi3>:
    3920:	2005883a 	mov	r2,r4
    3924:	2807883a 	mov	r3,r5
    3928:	30000826 	beq	r6,zero,394c <__ashldi3+0x2c>
    392c:	01000804 	movi	r4,32
    3930:	2189c83a 	sub	r4,r4,r6
    3934:	0100060e 	bge	zero,r4,3950 <__ashldi3+0x30>
    3938:	1108d83a 	srl	r4,r2,r4
    393c:	2986983a 	sll	r3,r5,r6
    3940:	118c983a 	sll	r6,r2,r6
    3944:	20c6b03a 	or	r3,r4,r3
    3948:	3005883a 	mov	r2,r6
    394c:	f800283a 	ret
    3950:	0107c83a 	sub	r3,zero,r4
    3954:	000d883a 	mov	r6,zero
    3958:	10c6983a 	sll	r3,r2,r3
    395c:	3005883a 	mov	r2,r6
    3960:	003ffa06 	br	394c <_gp+0xffff62e8>

00003964 <__errno>:
    3964:	00800034 	movhi	r2,0
    3968:	10959f04 	addi	r2,r2,22140
    396c:	10800017 	ldw	r2,0(r2)
    3970:	f800283a 	ret

00003974 <memset>:
    3974:	00c000c4 	movi	r3,3
    3978:	2005883a 	mov	r2,r4
    397c:	29403fcc 	andi	r5,r5,255
    3980:	19802d2e 	bgeu	r3,r6,3a38 <memset+0xc4>
    3984:	20c6703a 	and	r3,r4,r3
    3988:	18002e1e 	bne	r3,zero,3a44 <memset+0xd0>
    398c:	2806923a 	slli	r3,r5,8
    3990:	010003c4 	movi	r4,15
    3994:	3011883a 	mov	r8,r6
    3998:	1946b03a 	or	r3,r3,r5
    399c:	180e943a 	slli	r7,r3,16
    39a0:	38ceb03a 	or	r7,r7,r3
    39a4:	1007883a 	mov	r3,r2
    39a8:	21800f2e 	bgeu	r4,r6,39e8 <memset+0x74>
    39ac:	19c00015 	stw	r7,0(r3)
    39b0:	19c00115 	stw	r7,4(r3)
    39b4:	19c00215 	stw	r7,8(r3)
    39b8:	19c00315 	stw	r7,12(r3)
    39bc:	423ffc04 	addi	r8,r8,-16
    39c0:	18c00404 	addi	r3,r3,16
    39c4:	223ff936 	bltu	r4,r8,39ac <_gp+0xffff6348>
    39c8:	30fffc04 	addi	r3,r6,-16
    39cc:	1806d13a 	srli	r3,r3,4
    39d0:	318003cc 	andi	r6,r6,15
    39d4:	010000c4 	movi	r4,3
    39d8:	18c00044 	addi	r3,r3,1
    39dc:	1806913a 	slli	r3,r3,4
    39e0:	10c7883a 	add	r3,r2,r3
    39e4:	21800e2e 	bgeu	r4,r6,3a20 <memset+0xac>
    39e8:	1813883a 	mov	r9,r3
    39ec:	3011883a 	mov	r8,r6
    39f0:	010000c4 	movi	r4,3
    39f4:	49c00015 	stw	r7,0(r9)
    39f8:	423fff04 	addi	r8,r8,-4
    39fc:	4a400104 	addi	r9,r9,4
    3a00:	223ffc36 	bltu	r4,r8,39f4 <_gp+0xffff6390>
    3a04:	313fff04 	addi	r4,r6,-4
    3a08:	2008d0ba 	srli	r4,r4,2
    3a0c:	318000cc 	andi	r6,r6,3
    3a10:	21000044 	addi	r4,r4,1
    3a14:	2109883a 	add	r4,r4,r4
    3a18:	2109883a 	add	r4,r4,r4
    3a1c:	1907883a 	add	r3,r3,r4
    3a20:	30000a26 	beq	r6,zero,3a4c <memset+0xd8>
    3a24:	198d883a 	add	r6,r3,r6
    3a28:	19400005 	stb	r5,0(r3)
    3a2c:	18c00044 	addi	r3,r3,1
    3a30:	19bffd1e 	bne	r3,r6,3a28 <_gp+0xffff63c4>
    3a34:	f800283a 	ret
    3a38:	2007883a 	mov	r3,r4
    3a3c:	303ff91e 	bne	r6,zero,3a24 <_gp+0xffff63c0>
    3a40:	00000206 	br	3a4c <memset+0xd8>
    3a44:	2007883a 	mov	r3,r4
    3a48:	003ff606 	br	3a24 <_gp+0xffff63c0>
    3a4c:	f800283a 	ret

00003a50 <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
    3a50:	00800034 	movhi	r2,0
    3a54:	10976704 	addi	r2,r2,23964
    3a58:	10800017 	ldw	r2,0(r2)
    3a5c:	10001d26 	beq	r2,zero,3ad4 <alt_alarm_start+0x84>
  {
    if (alarm)
    3a60:	20001e26 	beq	r4,zero,3adc <alt_alarm_start+0x8c>
    {
      alarm->callback = callback;
    3a64:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
    3a68:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3a6c:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3a70:	00bfff84 	movi	r2,-2
    3a74:	1884703a 	and	r2,r3,r2
    3a78:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    3a7c:	00800034 	movhi	r2,0
    3a80:	10976604 	addi	r2,r2,23960
    3a84:	10800017 	ldw	r2,0(r2)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
    3a88:	11800044 	addi	r6,r2,1
    3a8c:	314b883a 	add	r5,r6,r5
    3a90:	21400215 	stw	r5,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    3a94:	28800c36 	bltu	r5,r2,3ac8 <alt_alarm_start+0x78>
      {
        alarm->rollover = 1;
      }
      else
      {
        alarm->rollover = 0;
    3a98:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3a9c:	00800034 	movhi	r2,0
    3aa0:	1095a104 	addi	r2,r2,22148
  entry->next     = list->next;
    3aa4:	11400017 	ldw	r5,0(r2)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3aa8:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
    3aac:	21400015 	stw	r5,0(r4)

  list->next->previous = entry;
    3ab0:	11400017 	ldw	r5,0(r2)
  list->next           = entry;
    3ab4:	11000015 	stw	r4,0(r2)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
    3ab8:	29000115 	stw	r4,4(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3abc:	1801703a 	wrctl	status,r3
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
      alt_irq_enable_all (irq_context);

      return 0;
    3ac0:	0005883a 	mov	r2,zero
    3ac4:	f800283a 	ret
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
      {
        alarm->rollover = 1;
    3ac8:	00800044 	movi	r2,1
    3acc:	20800405 	stb	r2,16(r4)
    3ad0:	003ff206 	br	3a9c <_gp+0xffff6438>
      return -EINVAL;
    }
  }
  else
  {
    return -ENOTSUP;
    3ad4:	00bfde84 	movi	r2,-134
    3ad8:	f800283a 	ret

      return 0;
    }
    else
    {
      return -EINVAL;
    3adc:	00bffa84 	movi	r2,-22
  }
  else
  {
    return -ENOTSUP;
  }
}
    3ae0:	f800283a 	ret

00003ae4 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    3ae4:	0003b801 	jmpi	3b80 <alt_iic_isr_register>

00003ae8 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3ae8:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3aec:	00bfff84 	movi	r2,-2
    3af0:	1884703a 	and	r2,r3,r2
    3af4:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
    3af8:	00800034 	movhi	r2,0
    3afc:	10976204 	addi	r2,r2,23944
    3b00:	01800044 	movi	r6,1
    3b04:	11000017 	ldw	r4,0(r2)
    3b08:	314a983a 	sll	r5,r6,r5
    3b0c:	290ab03a 	or	r5,r5,r4
    3b10:	11400015 	stw	r5,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    3b14:	10800017 	ldw	r2,0(r2)
    3b18:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3b1c:	1801703a 	wrctl	status,r3
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
    3b20:	0005883a 	mov	r2,zero
    3b24:	f800283a 	ret

00003b28 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3b28:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3b2c:	00bfff84 	movi	r2,-2
    3b30:	1884703a 	and	r2,r3,r2
    3b34:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
    3b38:	00800034 	movhi	r2,0
    3b3c:	10976204 	addi	r2,r2,23944
    3b40:	01bfff84 	movi	r6,-2
    3b44:	11000017 	ldw	r4,0(r2)
    3b48:	314a183a 	rol	r5,r6,r5
    3b4c:	290a703a 	and	r5,r5,r4
    3b50:	11400015 	stw	r5,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    3b54:	10800017 	ldw	r2,0(r2)
    3b58:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3b5c:	1801703a 	wrctl	status,r3
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
    3b60:	0005883a 	mov	r2,zero
    3b64:	f800283a 	ret

00003b68 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    3b68:	000530fa 	rdctl	r2,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
    3b6c:	00c00044 	movi	r3,1
    3b70:	194a983a 	sll	r5,r3,r5
    3b74:	1144703a 	and	r2,r2,r5
}
    3b78:	1004c03a 	cmpne	r2,r2,zero
    3b7c:	f800283a 	ret

00003b80 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    3b80:	defffe04 	addi	sp,sp,-8
    3b84:	dfc00115 	stw	ra,4(sp)
    3b88:	dc000015 	stw	r16,0(sp)
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
    3b8c:	00c007c4 	movi	r3,31
    3b90:	19401316 	blt	r3,r5,3be0 <alt_iic_isr_register+0x60>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3b94:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3b98:	00ffff84 	movi	r3,-2
    3b9c:	80c6703a 	and	r3,r16,r3
    3ba0:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    3ba4:	280490fa 	slli	r2,r5,3
    3ba8:	00c00034 	movhi	r3,0
    3bac:	18d93d04 	addi	r3,r3,25844
    3bb0:	1885883a 	add	r2,r3,r2
    3bb4:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
    3bb8:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    3bbc:	30000626 	beq	r6,zero,3bd8 <alt_iic_isr_register+0x58>
    3bc0:	0003ae80 	call	3ae8 <alt_ic_irq_enable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3bc4:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
    3bc8:	dfc00117 	ldw	ra,4(sp)
    3bcc:	dc000017 	ldw	r16,0(sp)
    3bd0:	dec00204 	addi	sp,sp,8
    3bd4:	f800283a 	ret
    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    alt_irq[id].context = isr_context;

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    3bd8:	0003b280 	call	3b28 <alt_ic_irq_disable>
    3bdc:	003ff906 	br	3bc4 <_gp+0xffff6560>
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
    3be0:	00bffa84 	movi	r2,-22
    3be4:	003ff806 	br	3bc8 <_gp+0xffff6564>

00003be8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    3be8:	deffff04 	addi	sp,sp,-4
    3bec:	dfc00015 	stw	ra,0(sp)

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    3bf0:	01400034 	movhi	r5,0
    3bf4:	2953fb04 	addi	r5,r5,20460
    3bf8:	01800034 	movhi	r6,0
    3bfc:	3195a904 	addi	r6,r6,22180
    3c00:	29801026 	beq	r5,r6,3c44 <alt_load+0x5c>
  {
    while( to != end )
    3c04:	00800034 	movhi	r2,0
    3c08:	1095a904 	addi	r2,r2,22180
    3c0c:	28800d26 	beq	r5,r2,3c44 <alt_load+0x5c>
 * alt_load() is called when the code is executing from flash. In this case
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
    3c10:	29c00104 	addi	r7,r5,4
    3c14:	11cfc83a 	sub	r7,r2,r7
    3c18:	380ed0ba 	srli	r7,r7,2
    3c1c:	0005883a 	mov	r2,zero
    3c20:	39c00044 	addi	r7,r7,1
    3c24:	39cf883a 	add	r7,r7,r7
    3c28:	39cf883a 	add	r7,r7,r7
    3c2c:	3087883a 	add	r3,r6,r2
    {
      *to++ = *from++;
    3c30:	19000017 	ldw	r4,0(r3)
    3c34:	2887883a 	add	r3,r5,r2
    3c38:	10800104 	addi	r2,r2,4
    3c3c:	19000015 	stw	r4,0(r3)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    3c40:	11fffa1e 	bne	r2,r7,3c2c <_gp+0xffff65c8>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    3c44:	01400034 	movhi	r5,0
    3c48:	29400804 	addi	r5,r5,32
    3c4c:	01800034 	movhi	r6,0
    3c50:	31800804 	addi	r6,r6,32
    3c54:	29801026 	beq	r5,r6,3c98 <alt_load+0xb0>
  {
    while( to != end )
    3c58:	00800034 	movhi	r2,0
    3c5c:	10805404 	addi	r2,r2,336
    3c60:	28800d26 	beq	r5,r2,3c98 <alt_load+0xb0>
    3c64:	29c00104 	addi	r7,r5,4
    3c68:	11cfc83a 	sub	r7,r2,r7
    3c6c:	380ed0ba 	srli	r7,r7,2
    3c70:	0005883a 	mov	r2,zero
    3c74:	39c00044 	addi	r7,r7,1
    3c78:	39cf883a 	add	r7,r7,r7
    3c7c:	39cf883a 	add	r7,r7,r7
    3c80:	3087883a 	add	r3,r6,r2
    {
      *to++ = *from++;
    3c84:	19000017 	ldw	r4,0(r3)
    3c88:	2887883a 	add	r3,r5,r2
    3c8c:	10800104 	addi	r2,r2,4
    3c90:	19000015 	stw	r4,0(r3)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    3c94:	11fffa1e 	bne	r2,r7,3c80 <_gp+0xffff661c>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    3c98:	01400034 	movhi	r5,0
    3c9c:	2953a804 	addi	r5,r5,20128
    3ca0:	01800034 	movhi	r6,0
    3ca4:	3193a804 	addi	r6,r6,20128
    3ca8:	29801026 	beq	r5,r6,3cec <alt_load+0x104>
  {
    while( to != end )
    3cac:	00800034 	movhi	r2,0
    3cb0:	1093fb04 	addi	r2,r2,20460
    3cb4:	28800d26 	beq	r5,r2,3cec <alt_load+0x104>
    3cb8:	29c00104 	addi	r7,r5,4
    3cbc:	11cfc83a 	sub	r7,r2,r7
    3cc0:	380ed0ba 	srli	r7,r7,2
    3cc4:	0005883a 	mov	r2,zero
    3cc8:	39c00044 	addi	r7,r7,1
    3ccc:	39cf883a 	add	r7,r7,r7
    3cd0:	39cf883a 	add	r7,r7,r7
    3cd4:	3087883a 	add	r3,r6,r2
    {
      *to++ = *from++;
    3cd8:	19000017 	ldw	r4,0(r3)
    3cdc:	2887883a 	add	r3,r5,r2
    3ce0:	10800104 	addi	r2,r2,4
    3ce4:	19000015 	stw	r4,0(r3)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    3ce8:	11fffa1e 	bne	r2,r7,3cd4 <_gp+0xffff6670>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    3cec:	00044900 	call	4490 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    3cf0:	dfc00017 	ldw	ra,0(sp)
    3cf4:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    3cf8:	00045e41 	jmpi	45e4 <alt_icache_flush_all>

00003cfc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    3cfc:	defffe04 	addi	sp,sp,-8
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    3d00:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    3d04:	dfc00115 	stw	ra,4(sp)
    3d08:	dc000015 	stw	r16,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    3d0c:	0003e840 	call	3e84 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    3d10:	0003ea40 	call	3ea4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    3d14:	01000034 	movhi	r4,0
    3d18:	2113f404 	addi	r4,r4,20432
    3d1c:	200b883a 	mov	r5,r4
    3d20:	200d883a 	mov	r6,r4
    3d24:	00046600 	call	4660 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    3d28:	000451c0 	call	451c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    3d2c:	01000034 	movhi	r4,0
    3d30:	21116004 	addi	r4,r4,17792
    3d34:	0004a680 	call	4a68 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    3d38:	d121cc17 	ldw	r4,-30928(gp)
    3d3c:	d161cb17 	ldw	r5,-30932(gp)
    3d40:	d1a1ca17 	ldw	r6,-30936(gp)
    3d44:	00003100 	call	310 <main>
  close(STDOUT_FILENO);
    3d48:	01000044 	movi	r4,1
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    3d4c:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
    3d50:	00043b00 	call	43b0 <close>
  exit (result);
    3d54:	8009883a 	mov	r4,r16
    3d58:	0004a7c0 	call	4a7c <exit>

00003d5c <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3d5c:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3d60:	00ffff84 	movi	r3,-2
    3d64:	10c6703a 	and	r3,r2,r3
    3d68:	1801703a 	wrctl	status,r3
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    3d6c:	20c00017 	ldw	r3,0(r4)
    3d70:	21400117 	ldw	r5,4(r4)
    3d74:	19400115 	stw	r5,4(r3)
  entry->previous->next = entry->next;
    3d78:	21400117 	ldw	r5,4(r4)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    3d7c:	21000115 	stw	r4,4(r4)
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  entry->previous->next = entry->next;
    3d80:	28c00015 	stw	r3,0(r5)
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  entry->next     = entry;
    3d84:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3d88:	1001703a 	wrctl	status,r2
    3d8c:	f800283a 	ret

00003d90 <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3d90:	d0a1cd17 	ldw	r2,-30924(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3d94:	defffa04 	addi	sp,sp,-24
    3d98:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    3d9c:	d4200817 	ldw	r16,-32736(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3da0:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3da4:	dc800215 	stw	r18,8(sp)
    3da8:	dfc00515 	stw	ra,20(sp)
    3dac:	dd000415 	stw	r20,16(sp)
    3db0:	dcc00315 	stw	r19,12(sp)
    3db4:	dc400115 	stw	r17,4(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    3db8:	d4a00804 	addi	r18,gp,-32736

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3dbc:	d0a1cd15 	stw	r2,-30924(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3dc0:	84801c26 	beq	r16,r18,3e34 <alt_tick+0xa4>
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
    3dc4:	04c00044 	movi	r19,1
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3dc8:	053fff84 	movi	r20,-2
    3dcc:	00000206 	br	3dd8 <alt_tick+0x48>
    3dd0:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3dd4:	8c801726 	beq	r17,r18,3e34 <alt_tick+0xa4>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    3dd8:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
    3ddc:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    3de0:	10000326 	beq	r2,zero,3df0 <alt_tick+0x60>
    3de4:	d0a1cd17 	ldw	r2,-30924(gp)
    3de8:	1000011e 	bne	r2,zero,3df0 <alt_tick+0x60>
    {
      alarm->rollover = 0;
    3dec:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    3df0:	d0e1cd17 	ldw	r3,-30924(gp)
    3df4:	80800217 	ldw	r2,8(r16)
    3df8:	18bff536 	bltu	r3,r2,3dd0 <_gp+0xffff676c>
    3dfc:	80800403 	ldbu	r2,16(r16)
    3e00:	103ff31e 	bne	r2,zero,3dd0 <_gp+0xffff676c>
    {
      next_callback = alarm->callback (alarm->context);
    3e04:	80800317 	ldw	r2,12(r16)
    3e08:	81000517 	ldw	r4,20(r16)
    3e0c:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    3e10:	10001026 	beq	r2,zero,3e54 <alt_tick+0xc4>
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
    3e14:	81000217 	ldw	r4,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    3e18:	d0e1cd17 	ldw	r3,-30924(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
    3e1c:	1105883a 	add	r2,r2,r4
    3e20:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    3e24:	10ffea2e 	bgeu	r2,r3,3dd0 <_gp+0xffff676c>
        {
          alarm->rollover = 1;
    3e28:	84c00405 	stb	r19,16(r16)
    3e2c:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3e30:	8cbfe91e 	bne	r17,r18,3dd8 <_gp+0xffff6774>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    3e34:	dfc00517 	ldw	ra,20(sp)
    3e38:	dd000417 	ldw	r20,16(sp)
    3e3c:	dcc00317 	ldw	r19,12(sp)
    3e40:	dc800217 	ldw	r18,8(sp)
    3e44:	dc400117 	ldw	r17,4(sp)
    3e48:	dc000017 	ldw	r16,0(sp)
    3e4c:	dec00604 	addi	sp,sp,24
    3e50:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3e54:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3e58:	1506703a 	and	r3,r2,r20
    3e5c:	1801703a 	wrctl	status,r3
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    3e60:	80c00017 	ldw	r3,0(r16)
    3e64:	81000117 	ldw	r4,4(r16)
    3e68:	19000115 	stw	r4,4(r3)
  entry->previous->next = entry->next;
    3e6c:	81000117 	ldw	r4,4(r16)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    3e70:	84000115 	stw	r16,4(r16)
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  entry->previous->next = entry->next;
    3e74:	20c00015 	stw	r3,0(r4)
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  entry->next     = entry;
    3e78:	84000015 	stw	r16,0(r16)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3e7c:	1001703a 	wrctl	status,r2
    3e80:	003fd306 	br	3dd0 <_gp+0xffff676c>

00003e84 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    3e84:	deffff04 	addi	sp,sp,-4
    3e88:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    3e8c:	00048780 	call	4878 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    3e90:	00800044 	movi	r2,1
    3e94:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    3e98:	dfc00017 	ldw	ra,0(sp)
    3e9c:	dec00104 	addi	sp,sp,4
    3ea0:	f800283a 	ret

00003ea4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    3ea4:	defffe04 	addi	sp,sp,-8
    ALTERA_AVALON_TIMER_INIT ( SERVICE_TIMER, service_timer);
    3ea8:	01c9c404 	movi	r7,10000
    3eac:	01247014 	movui	r4,37312
    3eb0:	000b883a 	mov	r5,zero
    3eb4:	018000c4 	movi	r6,3
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    3eb8:	dfc00115 	stw	ra,4(sp)
    3ebc:	dc000015 	stw	r16,0(sp)
    ALTERA_AVALON_TIMER_INIT ( SERVICE_TIMER, service_timer);
    3ec0:	0003f340 	call	3f34 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( SYS_TIMER, sys_timer);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYS_ID, sys_id);
    ALTERA_AVALON_UART_INIT ( PC_UART, pc_uart);
    3ec4:	04000034 	movhi	r16,0
    3ec8:	84150804 	addi	r16,r16,21536
    3ecc:	8009883a 	mov	r4,r16
    3ed0:	000b883a 	mov	r5,zero
    3ed4:	01800044 	movi	r6,1
    3ed8:	00040fc0 	call	40fc <altera_avalon_uart_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    3edc:	813ff604 	addi	r4,r16,-40
    3ee0:	01400034 	movhi	r5,0
    3ee4:	2955a404 	addi	r5,r5,22160
}
    3ee8:	dfc00117 	ldw	ra,4(sp)
    3eec:	dc000017 	ldw	r16,0(sp)
    3ef0:	dec00204 	addi	sp,sp,8
    3ef4:	00044b01 	jmpi	44b0 <alt_dev_llist_insert>

00003ef8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    3ef8:	defffe04 	addi	sp,sp,-8
    3efc:	dfc00115 	stw	ra,4(sp)
    3f00:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    3f04:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    3f08:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3f0c:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3f10:	00bfff84 	movi	r2,-2
    3f14:	8084703a 	and	r2,r16,r2
    3f18:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
    3f1c:	0003d900 	call	3d90 <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3f20:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
    3f24:	dfc00117 	ldw	ra,4(sp)
    3f28:	dc000017 	ldw	r16,0(sp)
    3f2c:	dec00204 	addi	sp,sp,8
    3f30:	f800283a 	ret

00003f34 <alt_avalon_timer_sc_init>:
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    3f34:	00c00034 	movhi	r3,0
    3f38:	18d76704 	addi	r3,r3,23964
    3f3c:	1a000017 	ldw	r8,0(r3)
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    3f40:	defffe04 	addi	sp,sp,-8
    3f44:	dfc00115 	stw	ra,4(sp)
    3f48:	2005883a 	mov	r2,r4
    3f4c:	2809883a 	mov	r4,r5
    3f50:	300b883a 	mov	r5,r6
    3f54:	4000011e 	bne	r8,zero,3f5c <alt_avalon_timer_sc_init+0x28>
  {
    _alt_tick_rate = nticks;
    3f58:	19c00015 	stw	r7,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    3f5c:	00c001c4 	movi	r3,7
    3f60:	10c00135 	stwio	r3,4(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    3f64:	d8000015 	stw	zero,0(sp)
    3f68:	01800034 	movhi	r6,0
    3f6c:	318fbe04 	addi	r6,r6,16120
    3f70:	100f883a 	mov	r7,r2
    3f74:	0003ae40 	call	3ae4 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    3f78:	dfc00117 	ldw	ra,4(sp)
    3f7c:	dec00204 	addi	sp,sp,8
    3f80:	f800283a 	ret

00003f84 <altera_avalon_uart_read_fd>:
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    3f84:	20800017 	ldw	r2,0(r4)
    3f88:	21c00217 	ldw	r7,8(r4)
    3f8c:	11000a04 	addi	r4,r2,40
    3f90:	00041641 	jmpi	4164 <altera_avalon_uart_read>

00003f94 <altera_avalon_uart_write_fd>:
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    3f94:	20800017 	ldw	r2,0(r4)
    3f98:	21c00217 	ldw	r7,8(r4)
    3f9c:	11000a04 	addi	r4,r2,40
    3fa0:	000428c1 	jmpi	428c <altera_avalon_uart_write>

00003fa4 <altera_avalon_uart_close_fd>:
int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    3fa4:	20800017 	ldw	r2,0(r4)
    3fa8:	21400217 	ldw	r5,8(r4)
    3fac:	11000a04 	addi	r4,r2,40
    3fb0:	000413c1 	jmpi	413c <altera_avalon_uart_close>

00003fb4 <altera_avalon_uart_irq>:
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    3fb4:	20800017 	ldw	r2,0(r4)
    3fb8:	10800204 	addi	r2,r2,8
    3fbc:	10c00037 	ldwio	r3,0(r2)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    3fc0:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    3fc4:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    3fc8:	1880200c 	andi	r2,r3,128
    3fcc:	1000291e 	bne	r2,zero,4074 <altera_avalon_uart_irq+0xc0>
  {
    altera_avalon_uart_rxirq(sp, status);
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    3fd0:	1881100c 	andi	r2,r3,1088
    3fd4:	1000011e 	bne	r2,zero,3fdc <altera_avalon_uart_irq+0x28>
    3fd8:	f800283a 	ret
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    3fdc:	21400417 	ldw	r5,16(r4)
    3fe0:	21c00517 	ldw	r7,20(r4)
    3fe4:	29c03f26 	beq	r5,r7,40e4 <altera_avalon_uart_irq+0x130>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    3fe8:	20800617 	ldw	r2,24(r4)
    3fec:	1080008c 	andi	r2,r2,2
    3ff0:	10000c26 	beq	r2,zero,4024 <altera_avalon_uart_irq+0x70>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    3ff4:	18c2000c 	andi	r3,r3,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    3ff8:	18000a1e 	bne	r3,zero,4024 <altera_avalon_uart_irq+0x70>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    3ffc:	21800017 	ldw	r6,0(r4)
    4000:	30800237 	ldwio	r2,8(r6)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    4004:	1082000c 	andi	r2,r2,2048
    4008:	1000391e 	bne	r2,zero,40f0 <altera_avalon_uart_irq+0x13c>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    400c:	20c00117 	ldw	r3,4(r4)
    4010:	00bfefc4 	movi	r2,-65
    4014:	380b883a 	mov	r5,r7
    4018:	1884703a 	and	r2,r3,r2
    401c:	20800115 	stw	r2,4(r4)
    4020:	00001006 	br	4064 <altera_avalon_uart_irq+0xb0>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    4024:	20800417 	ldw	r2,16(r4)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    4028:	20c00417 	ldw	r3,16(r4)
    402c:	20800017 	ldw	r2,0(r4)
    4030:	20c7883a 	add	r3,r4,r3
    4034:	18c01703 	ldbu	r3,92(r3)
    4038:	10c00135 	stwio	r3,4(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    403c:	20c00417 	ldw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    4040:	20800117 	ldw	r2,4(r4)
    4044:	21400517 	ldw	r5,20(r4)

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    4048:	18c00044 	addi	r3,r3,1
    404c:	21800017 	ldw	r6,0(r4)
    4050:	20c00415 	stw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    4054:	10801014 	ori	r2,r2,64

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    4058:	18c00fcc 	andi	r3,r3,63
    405c:	20c00415 	stw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    4060:	20800115 	stw	r2,4(r4)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    4064:	20c00417 	ldw	r3,16(r4)
    4068:	19401926 	beq	r3,r5,40d0 <altera_avalon_uart_irq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    406c:	30800335 	stwio	r2,12(r6)
    4070:	f800283a 	ret
{
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    4074:	188000cc 	andi	r2,r3,3
    4078:	103fd51e 	bne	r2,zero,3fd0 <_gp+0xffff696c>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    407c:	20800317 	ldw	r2,12(r4)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4080:	20800317 	ldw	r2,12(r4)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    4084:	21800017 	ldw	r6,0(r4)
    4088:	21c00317 	ldw	r7,12(r4)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    408c:	10800044 	addi	r2,r2,1
    4090:	10800fcc 	andi	r2,r2,63

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    4094:	32000037 	ldwio	r8,0(r6)

  sp->rx_end = next;
    4098:	20800315 	stw	r2,12(r4)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    409c:	21400317 	ldw	r5,12(r4)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    40a0:	20800217 	ldw	r2,8(r4)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    40a4:	21cf883a 	add	r7,r4,r7

  sp->rx_end = next;

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    40a8:	29400044 	addi	r5,r5,1

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    40ac:	3a000705 	stb	r8,28(r7)

  sp->rx_end = next;

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    40b0:	29400fcc 	andi	r5,r5,63
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    40b4:	28bfc61e 	bne	r5,r2,3fd0 <_gp+0xffff696c>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    40b8:	21400117 	ldw	r5,4(r4)
    40bc:	00bfdfc4 	movi	r2,-129
    40c0:	2884703a 	and	r2,r5,r2
    40c4:	20800115 	stw	r2,4(r4)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    40c8:	30800335 	stwio	r2,12(r6)
    40cc:	003fc006 	br	3fd0 <_gp+0xffff696c>
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    40d0:	00feefc4 	movi	r3,-1089
    40d4:	10c4703a 	and	r2,r2,r3
    40d8:	20800115 	stw	r2,4(r4)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    40dc:	30800335 	stwio	r2,12(r6)
    40e0:	003fe306 	br	4070 <_gp+0xffff6a0c>
    40e4:	20800117 	ldw	r2,4(r4)
    40e8:	21800017 	ldw	r6,0(r4)
    40ec:	003fdd06 	br	4064 <_gp+0xffff6a00>
    40f0:	380b883a 	mov	r5,r7
    40f4:	20800117 	ldw	r2,4(r4)
    40f8:	003fda06 	br	4064 <_gp+0xffff6a00>

000040fc <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    40fc:	defffe04 	addi	sp,sp,-8
  void* base = sp->base;
    4100:	20c00017 	ldw	r3,0(r4)
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    4104:	200f883a 	mov	r7,r4
    4108:	dfc00115 	stw	ra,4(sp)
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    410c:	00832004 	movi	r2,3200
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    4110:	2809883a 	mov	r4,r5
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    4114:	38800115 	stw	r2,4(r7)
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    4118:	300b883a 	mov	r5,r6
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    411c:	18800335 	stwio	r2,12(r3)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    4120:	d8000015 	stw	zero,0(sp)
    4124:	01800034 	movhi	r6,0
    4128:	318fed04 	addi	r6,r6,16308
    412c:	0003ae40 	call	3ae4 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    4130:	dfc00117 	ldw	ra,4(sp)
    4134:	dec00204 	addi	sp,sp,8
    4138:	f800283a 	ret

0000413c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    413c:	20c00517 	ldw	r3,20(r4)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    if (flags & O_NONBLOCK) {
    4140:	2950000c 	andi	r5,r5,16384
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    4144:	00000106 	br	414c <altera_avalon_uart_close+0x10>
    if (flags & O_NONBLOCK) {
    4148:	2800041e 	bne	r5,zero,415c <altera_avalon_uart_close+0x20>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    414c:	20800417 	ldw	r2,16(r4)
    4150:	10fffd1e 	bne	r2,r3,4148 <_gp+0xffff6ae4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    4154:	0005883a 	mov	r2,zero
    4158:	f800283a 	ret
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    415c:	00bffd44 	movi	r2,-11
    }
  }

  return 0;
}
    4160:	f800283a 	ret

00004164 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    4164:	defffe04 	addi	sp,sp,-8
    4168:	dfc00115 	stw	ra,4(sp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    416c:	39d0000c 	andi	r7,r7,16384
  int flags)
{
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  int             count = 0;
    4170:	0005883a 	mov	r2,zero
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4174:	02bfff84 	movi	r10,-2
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    4178:	11800d0e 	bge	r2,r6,41b0 <altera_avalon_uart_read+0x4c>
    417c:	20c00217 	ldw	r3,8(r4)
    4180:	22000317 	ldw	r8,12(r4)
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
    4184:	20d3883a 	add	r9,r4,r3
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    4188:	1a000926 	beq	r3,r8,41b0 <altera_avalon_uart_read+0x4c>
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
    418c:	48c00703 	ldbu	r3,28(r9)
    4190:	29400044 	addi	r5,r5,1
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    {
      count++;
    4194:	10800044 	addi	r2,r2,1
      *ptr++ = sp->rx_buf[sp->rx_start];
    4198:	28ffffc5 	stb	r3,-1(r5)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
    419c:	20c00217 	ldw	r3,8(r4)
    41a0:	18c00044 	addi	r3,r3,1
    41a4:	18c00fcc 	andi	r3,r3,63
    41a8:	20c00215 	stw	r3,8(r4)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    41ac:	11bff316 	blt	r2,r6,417c <_gp+0xffff6b18>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    41b0:	10000d26 	beq	r2,zero,41e8 <altera_avalon_uart_read+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    41b4:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    41b8:	017fff84 	movi	r5,-2
    41bc:	194a703a 	and	r5,r3,r5
    41c0:	2801703a 	wrctl	status,r5
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    41c4:	21400117 	ldw	r5,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    41c8:	21800017 	ldw	r6,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    41cc:	29402014 	ori	r5,r5,128
    41d0:	21400115 	stw	r5,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    41d4:	31400335 	stwio	r5,12(r6)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    41d8:	1801703a 	wrctl	status,r3
    return -EWOULDBLOCK;
  }
  else {
    return count;
  }
}
    41dc:	dfc00117 	ldw	ra,4(sp)
    41e0:	dec00204 	addi	sp,sp,8
    41e4:	f800283a 	ret
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    41e8:	20c00317 	ldw	r3,12(r4)
    41ec:	22000217 	ldw	r8,8(r4)
    41f0:	40c00226 	beq	r8,r3,41fc <altera_avalon_uart_read+0x98>
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    41f4:	303fe01e 	bne	r6,zero,4178 <_gp+0xffff6b14>
    41f8:	003fee06 	br	41b4 <_gp+0xffff6b50>
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    {
      if (!block)
    41fc:	38000b1e 	bne	r7,zero,422c <altera_avalon_uart_read+0xc8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4200:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4204:	1a90703a 	and	r8,r3,r10
    4208:	4001703a 	wrctl	status,r8
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    420c:	22000117 	ldw	r8,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4210:	22400017 	ldw	r9,0(r4)
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4214:	42002014 	ori	r8,r8,128
    4218:	22000115 	stw	r8,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    421c:	4a000335 	stwio	r8,12(r9)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4220:	1801703a 	wrctl	status,r3
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    4224:	303fd41e 	bne	r6,zero,4178 <_gp+0xffff6b14>
    4228:	003fe206 	br	41b4 <_gp+0xffff6b50>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    422c:	00800034 	movhi	r2,0
    4230:	1095a804 	addi	r2,r2,22176
    4234:	10800017 	ldw	r2,0(r2)
    4238:	10001126 	beq	r2,zero,4280 <altera_avalon_uart_read+0x11c>
    423c:	d9000015 	stw	r4,0(sp)
    4240:	103ee83a 	callr	r2
    4244:	d9000017 	ldw	r4,0(sp)
    {
      if (!block)
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    4248:	00c002c4 	movi	r3,11
    424c:	10c00015 	stw	r3,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4250:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4254:	00ffff84 	movi	r3,-2
    4258:	10c6703a 	and	r3,r2,r3
    425c:	1801703a 	wrctl	status,r3
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4260:	20c00117 	ldw	r3,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4264:	21400017 	ldw	r5,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4268:	18c02014 	ori	r3,r3,128
    426c:	20c00115 	stw	r3,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4270:	28c00335 	stwio	r3,12(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4274:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    return -EWOULDBLOCK;
    4278:	00bffd44 	movi	r2,-11
    427c:	003fd706 	br	41dc <_gp+0xffff6b78>
    4280:	00800034 	movhi	r2,0
    4284:	10976804 	addi	r2,r2,23968
    4288:	003fef06 	br	4248 <_gp+0xffff6be4>

0000428c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    428c:	defffc04 	addi	sp,sp,-16
    4290:	dfc00315 	stw	ra,12(sp)
    4294:	dc000215 	stw	r16,8(sp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    4298:	39d0000c 	andi	r7,r7,16384
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    429c:	30002526 	beq	r6,zero,4334 <altera_avalon_uart_write+0xa8>
    42a0:	22400517 	ldw	r9,20(r4)
    42a4:	3021883a 	mov	r16,r6
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    42a8:	033fff84 	movi	r12,-2
    42ac:	00000806 	br	42d0 <altera_avalon_uart_write+0x44>

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    42b0:	2a000003 	ldbu	r8,0(r5)
    42b4:	2253883a 	add	r9,r4,r9
        }
        while ((next == sp->tx_start));
      }
    }

    count--;
    42b8:	843fffc4 	addi	r16,r16,-1

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    42bc:	4a001705 	stb	r8,92(r9)
    sp->tx_end = next;
    42c0:	20c00515 	stw	r3,20(r4)

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    42c4:	29400044 	addi	r5,r5,1

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    42c8:	1813883a 	mov	r9,r3
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    42cc:	80001926 	beq	r16,zero,4334 <altera_avalon_uart_write+0xa8>

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    42d0:	22000417 	ldw	r8,16(r4)

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    42d4:	48c00044 	addi	r3,r9,1
    42d8:	18c00fcc 	andi	r3,r3,63

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    42dc:	40fff41e 	bne	r8,r3,42b0 <_gp+0xffff6c4c>
    {
      if (no_block)
    42e0:	3800241e 	bne	r7,zero,4374 <altera_avalon_uart_write+0xe8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    42e4:	0013303a 	rdctl	r9,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    42e8:	4b14703a 	and	r10,r9,r12
    42ec:	5001703a 	wrctl	status,r10
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    42f0:	22800117 	ldw	r10,4(r4)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    42f4:	22c00017 	ldw	r11,0(r4)
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    42f8:	52811014 	ori	r10,r10,1088
    42fc:	22800115 	stw	r10,4(r4)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4300:	5a800335 	stwio	r10,12(r11)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4304:	4801703a 	wrctl	status,r9
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    4308:	22400417 	ldw	r9,16(r4)
    430c:	427ffe26 	beq	r8,r9,4308 <_gp+0xffff6ca4>
    4310:	22400517 	ldw	r9,20(r4)

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    4314:	2a000003 	ldbu	r8,0(r5)
        }
        while ((next == sp->tx_start));
      }
    }

    count--;
    4318:	843fffc4 	addi	r16,r16,-1

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    431c:	2253883a 	add	r9,r4,r9
    4320:	4a001705 	stb	r8,92(r9)
    sp->tx_end = next;
    4324:	20c00515 	stw	r3,20(r4)

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    4328:	29400044 	addi	r5,r5,1

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    432c:	1813883a 	mov	r9,r3
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    4330:	803fe71e 	bne	r16,zero,42d0 <_gp+0xffff6c6c>
    4334:	0021883a 	mov	r16,zero
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4338:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    433c:	00ffff84 	movi	r3,-2
    4340:	10c6703a 	and	r3,r2,r3
    4344:	1801703a 	wrctl	status,r3
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    4348:	20c00117 	ldw	r3,4(r4)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    434c:	21400017 	ldw	r5,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    4350:	18c11014 	ori	r3,r3,1088
    4354:	20c00115 	stw	r3,4(r4)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4358:	28c00335 	stwio	r3,12(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    435c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
}
    4360:	3405c83a 	sub	r2,r6,r16
    4364:	dfc00317 	ldw	ra,12(sp)
    4368:	dc000217 	ldw	r16,8(sp)
    436c:	dec00404 	addi	sp,sp,16
    4370:	f800283a 	ret
    4374:	00800034 	movhi	r2,0
    4378:	1095a804 	addi	r2,r2,22176
    437c:	10800017 	ldw	r2,0(r2)
    4380:	10000826 	beq	r2,zero,43a4 <altera_avalon_uart_write+0x118>
    4384:	d9000015 	stw	r4,0(sp)
    4388:	d9800115 	stw	r6,4(sp)
    438c:	103ee83a 	callr	r2
    4390:	d9000017 	ldw	r4,0(sp)
    4394:	d9800117 	ldw	r6,4(sp)
    {
      if (no_block)
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    4398:	00c002c4 	movi	r3,11
    439c:	10c00015 	stw	r3,0(r2)
        break;
    43a0:	003fe506 	br	4338 <_gp+0xffff6cd4>
    43a4:	00800034 	movhi	r2,0
    43a8:	10976804 	addi	r2,r2,23968
    43ac:	003ffa06 	br	4398 <_gp+0xffff6d34>

000043b0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    43b0:	defffd04 	addi	sp,sp,-12
    43b4:	dc000015 	stw	r16,0(sp)
    43b8:	dfc00215 	stw	ra,8(sp)
    43bc:	dc400115 	stw	r17,4(sp)
    43c0:	2021883a 	mov	r16,r4
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    43c4:	20001a16 	blt	r4,zero,4430 <close+0x80>
    43c8:	20c00324 	muli	r3,r4,12
    43cc:	00800034 	movhi	r2,0
    43d0:	10952f04 	addi	r2,r2,21692
    43d4:	1887883a 	add	r3,r3,r2
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    43d8:	18800017 	ldw	r2,0(r3)
    43dc:	10800417 	ldw	r2,16(r2)
    43e0:	10000c26 	beq	r2,zero,4414 <close+0x64>
    43e4:	1809883a 	mov	r4,r3
    43e8:	103ee83a 	callr	r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    43ec:	8009883a 	mov	r4,r16
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    43f0:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    43f4:	00048540 	call	4854 <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
    43f8:	0005883a 	mov	r2,zero
    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
    43fc:	88001816 	blt	r17,zero,4460 <close+0xb0>
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
    4400:	dfc00217 	ldw	ra,8(sp)
    4404:	dc400117 	ldw	r17,4(sp)
    4408:	dc000017 	ldw	r16,0(sp)
    440c:	dec00304 	addi	sp,sp,12
    4410:	f800283a 	ret

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    4414:	00048540 	call	4854 <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
    4418:	0005883a 	mov	r2,zero
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
    441c:	dfc00217 	ldw	ra,8(sp)
    4420:	dc400117 	ldw	r17,4(sp)
    4424:	dc000017 	ldw	r16,0(sp)
    4428:	dec00304 	addi	sp,sp,12
    442c:	f800283a 	ret
    4430:	00800034 	movhi	r2,0
    4434:	1095a804 	addi	r2,r2,22176
    4438:	10800017 	ldw	r2,0(r2)
    443c:	10000226 	beq	r2,zero,4448 <close+0x98>
    4440:	103ee83a 	callr	r2
    4444:	00000206 	br	4450 <close+0xa0>
    4448:	00800034 	movhi	r2,0
    444c:	10976804 	addi	r2,r2,23968
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
    4450:	00c01444 	movi	r3,81
    4454:	10c00015 	stw	r3,0(r2)
    return -1;
    4458:	00bfffc4 	movi	r2,-1
    445c:	003fe806 	br	4400 <_gp+0xffff6d9c>
    4460:	00800034 	movhi	r2,0
    4464:	1095a804 	addi	r2,r2,22176
    4468:	10800017 	ldw	r2,0(r2)
    446c:	10000526 	beq	r2,zero,4484 <close+0xd4>
    4470:	103ee83a 	callr	r2
    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
    4474:	0463c83a 	sub	r17,zero,r17
    4478:	14400015 	stw	r17,0(r2)
      return -1;
    447c:	00bfffc4 	movi	r2,-1
    4480:	003fdf06 	br	4400 <_gp+0xffff6d9c>
    4484:	00800034 	movhi	r2,0
    4488:	10976804 	addi	r2,r2,23968
    448c:	003ff906 	br	4474 <_gp+0xffff6e10>

00004490 <alt_dcache_flush_all>:
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    4490:	0005883a 	mov	r2,zero
    4494:	00c40004 	movi	r3,4096
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
    4498:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    449c:	10800804 	addi	r2,r2,32
    44a0:	10fffd1e 	bne	r2,r3,4498 <_gp+0xffff6e34>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    44a4:	f800283a 	ret

000044a8 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
    44a8:	3005883a 	mov	r2,r6
    44ac:	f800283a 	ret

000044b0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    44b0:	deffff04 	addi	sp,sp,-4
    44b4:	dfc00015 	stw	ra,0(sp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    44b8:	20000c26 	beq	r4,zero,44ec <alt_dev_llist_insert+0x3c>
    44bc:	20800217 	ldw	r2,8(r4)
    44c0:	10000a26 	beq	r2,zero,44ec <alt_dev_llist_insert+0x3c>

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
    44c4:	28c00017 	ldw	r3,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    44c8:	21400115 	stw	r5,4(r4)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
    44cc:	0005883a 	mov	r2,zero
  entry->next     = list->next;
    44d0:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
    44d4:	28c00017 	ldw	r3,0(r5)
  list->next           = entry;
    44d8:	29000015 	stw	r4,0(r5)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
    44dc:	19000115 	stw	r4,4(r3)
}
    44e0:	dfc00017 	ldw	ra,0(sp)
    44e4:	dec00104 	addi	sp,sp,4
    44e8:	f800283a 	ret

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    44ec:	00800034 	movhi	r2,0
    44f0:	1095a804 	addi	r2,r2,22176
    44f4:	10800017 	ldw	r2,0(r2)
    44f8:	10000526 	beq	r2,zero,4510 <alt_dev_llist_insert+0x60>
    44fc:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
    4500:	00c00584 	movi	r3,22
    4504:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    4508:	00bffa84 	movi	r2,-22
    450c:	003ff406 	br	44e0 <_gp+0xffff6e7c>
    4510:	00800034 	movhi	r2,0
    4514:	10976804 	addi	r2,r2,23968
    4518:	003ff906 	br	4500 <_gp+0xffff6e9c>

0000451c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    451c:	defffc04 	addi	sp,sp,-16
    4520:	dc800215 	stw	r18,8(sp)
    4524:	dc000015 	stw	r16,0(sp)
    4528:	dfc00315 	stw	ra,12(sp)
    452c:	dc400115 	stw	r17,4(sp)
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    4530:	04000034 	movhi	r16,0
    4534:	8413a704 	addi	r16,r16,20124
    4538:	04800034 	movhi	r18,0
    453c:	9493a804 	addi	r18,r18,20128
    4540:	84800936 	bltu	r16,r18,4568 <_do_ctors+0x4c>

/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
    4544:	84a5c83a 	sub	r18,r16,r18
    4548:	9024d0ba 	srli	r18,r18,2
    454c:	0023883a 	mov	r17,zero
    4550:	94800044 	addi	r18,r18,1
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
        (*ctor) (); 
    4554:	80800017 	ldw	r2,0(r16)
    4558:	8c400044 	addi	r17,r17,1

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    455c:	843fff04 	addi	r16,r16,-4
        (*ctor) (); 
    4560:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    4564:	8cbffb1e 	bne	r17,r18,4554 <_gp+0xffff6ef0>
        (*ctor) (); 
}
    4568:	dfc00317 	ldw	ra,12(sp)
    456c:	dc800217 	ldw	r18,8(sp)
    4570:	dc400117 	ldw	r17,4(sp)
    4574:	dc000017 	ldw	r16,0(sp)
    4578:	dec00404 	addi	sp,sp,16
    457c:	f800283a 	ret

00004580 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    4580:	defffc04 	addi	sp,sp,-16
    4584:	dc800215 	stw	r18,8(sp)
    4588:	dc000015 	stw	r16,0(sp)
    458c:	dfc00315 	stw	ra,12(sp)
    4590:	dc400115 	stw	r17,4(sp)
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    4594:	04000034 	movhi	r16,0
    4598:	8413a704 	addi	r16,r16,20124
    459c:	04800034 	movhi	r18,0
    45a0:	9493a804 	addi	r18,r18,20128
    45a4:	84800936 	bltu	r16,r18,45cc <_do_dtors+0x4c>

/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
    45a8:	84a5c83a 	sub	r18,r16,r18
    45ac:	9024d0ba 	srli	r18,r18,2
    45b0:	0023883a 	mov	r17,zero
    45b4:	94800044 	addi	r18,r18,1
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
        (*dtor) (); 
    45b8:	80800017 	ldw	r2,0(r16)
    45bc:	8c400044 	addi	r17,r17,1

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    45c0:	843fff04 	addi	r16,r16,-4
        (*dtor) (); 
    45c4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    45c8:	8cbffb1e 	bne	r17,r18,45b8 <_gp+0xffff6f54>
        (*dtor) (); 
}
    45cc:	dfc00317 	ldw	ra,12(sp)
    45d0:	dc800217 	ldw	r18,8(sp)
    45d4:	dc400117 	ldw	r17,4(sp)
    45d8:	dc000017 	ldw	r16,0(sp)
    45dc:	dec00404 	addi	sp,sp,16
    45e0:	f800283a 	ret

000045e4 <alt_icache_flush_all>:
 */

void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    45e4:	0009883a 	mov	r4,zero
    45e8:	01440004 	movi	r5,4096
    45ec:	0004a181 	jmpi	4a18 <alt_icache_flush>

000045f0 <alt_open_fd.constprop.0>:
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
    45f0:	defffe04 	addi	sp,sp,-8
    45f4:	dc000015 	stw	r16,0(sp)
    45f8:	2021883a 	mov	r16,r4
{
  int old;

  old = open (name, flags, mode);
    45fc:	2809883a 	mov	r4,r5
    4600:	300b883a 	mov	r5,r6
    4604:	01807fc4 	movi	r6,511
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
    4608:	dfc00115 	stw	ra,4(sp)
{
  int old;

  old = open (name, flags, mode);
    460c:	00046d80 	call	46d8 <open>

  if (old >= 0)
    4610:	10000f16 	blt	r2,zero,4650 <alt_open_fd.constprop.0+0x60>
  {
    fd->dev      = alt_fd_list[old].dev;
    4614:	10c00324 	muli	r3,r2,12
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
    4618:	1009883a 	mov	r4,r2

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    461c:	00800034 	movhi	r2,0
    4620:	10952f04 	addi	r2,r2,21692
    4624:	10c5883a 	add	r2,r2,r3
    4628:	11400017 	ldw	r5,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    462c:	10c00117 	ldw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    4630:	10800217 	ldw	r2,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    4634:	81400015 	stw	r5,0(r16)
    fd->priv     = alt_fd_list[old].priv;
    4638:	80c00115 	stw	r3,4(r16)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    463c:	80800215 	stw	r2,8(r16)

    alt_release_fd (old);
  }
} 
    4640:	dfc00117 	ldw	ra,4(sp)
    4644:	dc000017 	ldw	r16,0(sp)
    4648:	dec00204 	addi	sp,sp,8
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
    464c:	00048541 	jmpi	4854 <alt_release_fd>
  }
} 
    4650:	dfc00117 	ldw	ra,4(sp)
    4654:	dc000017 	ldw	r16,0(sp)
    4658:	dec00204 	addi	sp,sp,8
    465c:	f800283a 	ret

00004660 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    4660:	defffb04 	addi	sp,sp,-20
    4664:	2005883a 	mov	r2,r4
    4668:	dc400115 	stw	r17,4(sp)
    466c:	dc000015 	stw	r16,0(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    4670:	04400044 	movi	r17,1
    4674:	04000034 	movhi	r16,0
    4678:	84153204 	addi	r16,r16,21704
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    467c:	dcc00315 	stw	r19,12(sp)
    4680:	dc800215 	stw	r18,8(sp)
    4684:	2827883a 	mov	r19,r5
    4688:	3025883a 	mov	r18,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    468c:	100b883a 	mov	r5,r2
    4690:	8009883a 	mov	r4,r16
    4694:	880d883a 	mov	r6,r17
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    4698:	dfc00415 	stw	ra,16(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    469c:	00045f00 	call	45f0 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    46a0:	813ffd04 	addi	r4,r16,-12
    46a4:	980b883a 	mov	r5,r19
    46a8:	000d883a 	mov	r6,zero
    46ac:	00045f00 	call	45f0 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    46b0:	81000304 	addi	r4,r16,12
    46b4:	900b883a 	mov	r5,r18
    46b8:	880d883a 	mov	r6,r17
}  
    46bc:	dfc00417 	ldw	ra,16(sp)
    46c0:	dcc00317 	ldw	r19,12(sp)
    46c4:	dc800217 	ldw	r18,8(sp)
    46c8:	dc400117 	ldw	r17,4(sp)
    46cc:	dc000017 	ldw	r16,0(sp)
    46d0:	dec00504 	addi	sp,sp,20
{
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    46d4:	00045f01 	jmpi	45f0 <alt_open_fd.constprop.0>

000046d8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    46d8:	defff904 	addi	sp,sp,-28
    46dc:	dc800215 	stw	r18,8(sp)
    46e0:	2825883a 	mov	r18,r5
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    46e4:	01400034 	movhi	r5,0
    46e8:	2955a404 	addi	r5,r5,22160
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    46ec:	dd400515 	stw	r21,20(sp)
    46f0:	dd000415 	stw	r20,16(sp)
    46f4:	dcc00315 	stw	r19,12(sp)
    46f8:	dc400115 	stw	r17,4(sp)
    46fc:	dfc00615 	stw	ra,24(sp)
    4700:	dc000015 	stw	r16,0(sp)
    4704:	2027883a 	mov	r19,r4
    4708:	3029883a 	mov	r20,r6
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    470c:	00048800 	call	4880 <alt_find_dev>
    4710:	1023883a 	mov	r17,r2
{ 
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  int status = -ENODEV;
  int isafs = 0;
    4714:	002b883a 	mov	r21,zero
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    4718:	10004026 	beq	r2,zero,481c <open+0x144>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
    471c:	8809883a 	mov	r4,r17
    4720:	00049c00 	call	49c0 <alt_get_fd>
    4724:	1021883a 	mov	r16,r2
    4728:	10003116 	blt	r2,zero,47f0 <open+0x118>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
    472c:	11000324 	muli	r4,r2,12
    4730:	01800034 	movhi	r6,0
    4734:	31952f04 	addi	r6,r6,21692
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    4738:	00d00034 	movhi	r3,16384
    473c:	18ffffc4 	addi	r3,r3,-1
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
    4740:	3109883a 	add	r4,r6,r4
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    4744:	90c6703a 	and	r3,r18,r3
    4748:	20c00215 	stw	r3,8(r4)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    474c:	a8001126 	beq	r21,zero,4794 <open+0xbc>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    4750:	88800317 	ldw	r2,12(r17)
    4754:	10000526 	beq	r2,zero,476c <open+0x94>
    4758:	980b883a 	mov	r5,r19
    475c:	900d883a 	mov	r6,r18
    4760:	a00f883a 	mov	r7,r20
    4764:	103ee83a 	callr	r2
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    4768:	10003616 	blt	r2,zero,4844 <open+0x16c>
  }
  
  /* return the reference upon success */

  return index;
}
    476c:	8005883a 	mov	r2,r16
    4770:	dfc00617 	ldw	ra,24(sp)
    4774:	dd400517 	ldw	r21,20(sp)
    4778:	dd000417 	ldw	r20,16(sp)
    477c:	dcc00317 	ldw	r19,12(sp)
    4780:	dc800217 	ldw	r18,8(sp)
    4784:	dc400117 	ldw	r17,4(sp)
    4788:	dc000017 	ldw	r16,0(sp)
    478c:	dec00704 	addi	sp,sp,28
    4790:	f800283a 	ret
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    4794:	00800034 	movhi	r2,0
    4798:	1095a304 	addi	r2,r2,22156

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    479c:	18d00034 	orhi	r3,r3,16384
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    47a0:	11400017 	ldw	r5,0(r2)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    47a4:	20c00215 	stw	r3,8(r4)
    47a8:	20800017 	ldw	r2,0(r4)
    47ac:	3011883a 	mov	r8,r6
    47b0:	32400204 	addi	r9,r6,8
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    47b4:	0007883a 	mov	r3,zero
    47b8:	00000306 	br	47c8 <open+0xf0>
    47bc:	18c00044 	addi	r3,r3,1
    47c0:	4a400304 	addi	r9,r9,12
    47c4:	28ffe236 	bltu	r5,r3,4750 <_gp+0xffff70ec>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    47c8:	42800017 	ldw	r10,0(r8)
    47cc:	42000304 	addi	r8,r8,12
    47d0:	12bffa1e 	bne	r2,r10,47bc <_gp+0xffff7158>
    47d4:	49c00017 	ldw	r7,0(r9)
    47d8:	383ff80e 	bge	r7,zero,47bc <_gp+0xffff7158>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    47dc:	19c00324 	muli	r7,r3,12
    47e0:	31cf883a 	add	r7,r6,r7
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    47e4:	21fff526 	beq	r4,r7,47bc <_gp+0xffff7158>
    47e8:	04400344 	movi	r17,13
    47ec:	00000106 	br	47f4 <open+0x11c>
    47f0:	00a3c83a 	sub	r17,zero,r2

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
    47f4:	8009883a 	mov	r4,r16
    47f8:	00048540 	call	4854 <alt_release_fd>
    47fc:	00800034 	movhi	r2,0
    4800:	1095a804 	addi	r2,r2,22176
    4804:	10800017 	ldw	r2,0(r2)
    4808:	10000b26 	beq	r2,zero,4838 <open+0x160>
    480c:	103ee83a 	callr	r2
    ALT_ERRNO = -status;
    4810:	14400015 	stw	r17,0(r2)
    return -1;
    4814:	043fffc4 	movi	r16,-1
    4818:	003fd406 	br	476c <_gp+0xffff7108>
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    481c:	9809883a 	mov	r4,r19
    4820:	00049140 	call	4914 <alt_find_file>
    4824:	1023883a 	mov	r17,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    4828:	1000081e 	bne	r2,zero,484c <open+0x174>
    482c:	044004c4 	movi	r17,19
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    4830:	043fffc4 	movi	r16,-1
    4834:	003fef06 	br	47f4 <_gp+0xffff7190>
    4838:	00800034 	movhi	r2,0
    483c:	10976804 	addi	r2,r2,23968
    4840:	003ff306 	br	4810 <_gp+0xffff71ac>
    4844:	00a3c83a 	sub	r17,zero,r2
    4848:	003fea06 	br	47f4 <_gp+0xffff7190>
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    isafs = 1;
    484c:	05400044 	movi	r21,1
    4850:	003fb206 	br	471c <_gp+0xffff70b8>

00004854 <alt_release_fd>:
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
    4854:	00800084 	movi	r2,2
    4858:	1100060e 	bge	r2,r4,4874 <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
    485c:	21000324 	muli	r4,r4,12
    4860:	00800034 	movhi	r2,0
    4864:	10952f04 	addi	r2,r2,21692
    4868:	1109883a 	add	r4,r2,r4
    486c:	20000215 	stw	zero,8(r4)
    alt_fd_list[fd].dev      = 0;
    4870:	20000015 	stw	zero,0(r4)
    4874:	f800283a 	ret

00004878 <altera_nios2_qsys_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    4878:	000170fa 	wrctl	ienable,zero
    487c:	f800283a 	ret

00004880 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    4880:	defffb04 	addi	sp,sp,-20
    4884:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) llist->next;
    4888:	2c000017 	ldw	r16,0(r5)
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    488c:	dcc00315 	stw	r19,12(sp)
    4890:	dc800215 	stw	r18,8(sp)
    4894:	dc400115 	stw	r17,4(sp)
    4898:	dfc00415 	stw	ra,16(sp)
    489c:	2823883a 	mov	r17,r5
    48a0:	2027883a 	mov	r19,r4
  alt_dev* next = (alt_dev*) llist->next;
  alt_32 len;

  len  = strlen(name) + 1;
    48a4:	0004b300 	call	4b30 <strlen>
    48a8:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    48ac:	8c00031e 	bne	r17,r16,48bc <alt_find_dev+0x3c>
    48b0:	00000f06 	br	48f0 <alt_find_dev+0x70>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    48b4:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    48b8:	8c000d26 	beq	r17,r16,48f0 <alt_find_dev+0x70>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    48bc:	81000217 	ldw	r4,8(r16)
    48c0:	980b883a 	mov	r5,r19
    48c4:	900d883a 	mov	r6,r18
    48c8:	0004ab40 	call	4ab4 <memcmp>
    48cc:	103ff91e 	bne	r2,zero,48b4 <_gp+0xffff7250>
  }
  
  /* No match found */
  
  return NULL;
}
    48d0:	8005883a 	mov	r2,r16
    48d4:	dfc00417 	ldw	ra,16(sp)
    48d8:	dcc00317 	ldw	r19,12(sp)
    48dc:	dc800217 	ldw	r18,8(sp)
    48e0:	dc400117 	ldw	r17,4(sp)
    48e4:	dc000017 	ldw	r16,0(sp)
    48e8:	dec00504 	addi	sp,sp,20
    48ec:	f800283a 	ret
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    48f0:	0021883a 	mov	r16,zero
}
    48f4:	8005883a 	mov	r2,r16
    48f8:	dfc00417 	ldw	ra,16(sp)
    48fc:	dcc00317 	ldw	r19,12(sp)
    4900:	dc800217 	ldw	r18,8(sp)
    4904:	dc400117 	ldw	r17,4(sp)
    4908:	dc000017 	ldw	r16,0(sp)
    490c:	dec00504 	addi	sp,sp,20
    4910:	f800283a 	ret

00004914 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4914:	defffa04 	addi	sp,sp,-24
    4918:	dd000415 	stw	r20,16(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    491c:	05000034 	movhi	r20,0
    4920:	a515a604 	addi	r20,r20,22168
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4924:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    4928:	a4000017 	ldw	r16,0(r20)
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    492c:	dc800215 	stw	r18,8(sp)
    4930:	dfc00515 	stw	ra,20(sp)
    4934:	dcc00315 	stw	r19,12(sp)
    4938:	dc400115 	stw	r17,4(sp)
    493c:	2025883a 	mov	r18,r4
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4940:	85001526 	beq	r16,r20,4998 <alt_find_file+0x84>
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
    4944:	04c00bc4 	movi	r19,47
    4948:	00000906 	br	4970 <alt_find_file+0x5c>
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    494c:	9087883a 	add	r3,r18,r2
    4950:	18c00007 	ldb	r3,0(r3)
        !memcmp (next->name, name, len))
    4954:	100d883a 	mov	r6,r2
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4958:	1cc00126 	beq	r3,r19,4960 <alt_find_file+0x4c>
    495c:	1800021e 	bne	r3,zero,4968 <alt_find_file+0x54>
        !memcmp (next->name, name, len))
    4960:	0004ab40 	call	4ab4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4964:	10000d26 	beq	r2,zero,499c <alt_find_file+0x88>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    4968:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    496c:	85000a26 	beq	r16,r20,4998 <alt_find_file+0x84>
  {
    len = strlen(next->name);
    4970:	84400217 	ldw	r17,8(r16)
    4974:	8809883a 	mov	r4,r17
    4978:	0004b300 	call	4b30 <strlen>
    
    if (next->name[len-1] == '/')
    497c:	8887883a 	add	r3,r17,r2
    4980:	18ffffc7 	ldb	r3,-1(r3)
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
        !memcmp (next->name, name, len))
    4984:	8809883a 	mov	r4,r17
    4988:	900b883a 	mov	r5,r18
 
  while (next != (alt_dev*) &alt_fs_list)
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
    498c:	1cffef1e 	bne	r3,r19,494c <_gp+0xffff72e8>
    {
      len -= 1;
    4990:	10bfffc4 	addi	r2,r2,-1
    4994:	003fed06 	br	494c <_gp+0xffff72e8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    4998:	0021883a 	mov	r16,zero
}
    499c:	8005883a 	mov	r2,r16
    49a0:	dfc00517 	ldw	ra,20(sp)
    49a4:	dd000417 	ldw	r20,16(sp)
    49a8:	dcc00317 	ldw	r19,12(sp)
    49ac:	dc800217 	ldw	r18,8(sp)
    49b0:	dc400117 	ldw	r17,4(sp)
    49b4:	dc000017 	ldw	r16,0(sp)
    49b8:	dec00604 	addi	sp,sp,24
    49bc:	f800283a 	ret

000049c0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    49c0:	01c00034 	movhi	r7,0
    49c4:	39d52f04 	addi	r7,r7,21692
    49c8:	3807883a 	mov	r3,r7
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    49cc:	0005883a 	mov	r2,zero
    49d0:	01800804 	movi	r6,32
    49d4:	00000206 	br	49e0 <alt_get_fd+0x20>
    49d8:	10800044 	addi	r2,r2,1
    49dc:	11800c26 	beq	r2,r6,4a10 <alt_get_fd+0x50>
  {
    if (!alt_fd_list[i].dev)
    49e0:	19400017 	ldw	r5,0(r3)
    49e4:	18c00304 	addi	r3,r3,12
    49e8:	283ffb1e 	bne	r5,zero,49d8 <_gp+0xffff7374>
    {
      alt_fd_list[i].dev = dev;
    49ec:	11800324 	muli	r6,r2,12
      if (i > alt_max_fd)
    49f0:	00c00034 	movhi	r3,0
    49f4:	18d5a304 	addi	r3,r3,22156
    49f8:	19400017 	ldw	r5,0(r3)

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    {
      alt_fd_list[i].dev = dev;
    49fc:	398f883a 	add	r7,r7,r6
    4a00:	39000015 	stw	r4,0(r7)
      if (i > alt_max_fd)
    4a04:	2880030e 	bge	r5,r2,4a14 <alt_get_fd+0x54>
      {
        alt_max_fd = i;
    4a08:	18800015 	stw	r2,0(r3)
    4a0c:	f800283a 	ret
 */

int alt_get_fd (alt_dev* dev)
{
  alt_32 i;
  int rc = -EMFILE;
    4a10:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
    4a14:	f800283a 	ret

00004a18 <alt_icache_flush>:
  if (len > NIOS2_ICACHE_SIZE)
  {
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;
    4a18:	00840004 	movi	r2,4096
    4a1c:	1140012e 	bgeu	r2,r5,4a24 <alt_icache_flush+0xc>
    4a20:	100b883a 	mov	r5,r2
    4a24:	214b883a 	add	r5,r4,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    4a28:	2005883a 	mov	r2,r4
    4a2c:	2140092e 	bgeu	r4,r5,4a54 <alt_icache_flush+0x3c>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    4a30:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    4a34:	10800804 	addi	r2,r2,32
    4a38:	117ffd36 	bltu	r2,r5,4a30 <_gp+0xffff73cc>
/*
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
    4a3c:	0104303a 	nor	r2,zero,r4
    4a40:	2885883a 	add	r2,r5,r2
    4a44:	1004d17a 	srli	r2,r2,5
    4a48:	10800044 	addi	r2,r2,1
    4a4c:	1004917a 	slli	r2,r2,5
    4a50:	2085883a 	add	r2,r4,r2
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    4a54:	210007cc 	andi	r4,r4,31
    4a58:	20000126 	beq	r4,zero,4a60 <alt_icache_flush+0x48>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    4a5c:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    4a60:	0000203a 	flushp
    4a64:	f800283a 	ret

00004a68 <atexit>:
    4a68:	200b883a 	mov	r5,r4
    4a6c:	000d883a 	mov	r6,zero
    4a70:	0009883a 	mov	r4,zero
    4a74:	000f883a 	mov	r7,zero
    4a78:	0004bbc1 	jmpi	4bbc <__register_exitproc>

00004a7c <exit>:
    4a7c:	defffe04 	addi	sp,sp,-8
    4a80:	000b883a 	mov	r5,zero
    4a84:	dc000015 	stw	r16,0(sp)
    4a88:	dfc00115 	stw	ra,4(sp)
    4a8c:	2021883a 	mov	r16,r4
    4a90:	0004cec0 	call	4cec <__call_exitprocs>
    4a94:	00800034 	movhi	r2,0
    4a98:	10959e04 	addi	r2,r2,22136
    4a9c:	11000017 	ldw	r4,0(r2)
    4aa0:	20800f17 	ldw	r2,60(r4)
    4aa4:	10000126 	beq	r2,zero,4aac <exit+0x30>
    4aa8:	103ee83a 	callr	r2
    4aac:	8009883a 	mov	r4,r16
    4ab0:	0004e8c0 	call	4e8c <_exit>

00004ab4 <memcmp>:
    4ab4:	01c000c4 	movi	r7,3
    4ab8:	3980192e 	bgeu	r7,r6,4b20 <memcmp+0x6c>
    4abc:	2904b03a 	or	r2,r5,r4
    4ac0:	11c4703a 	and	r2,r2,r7
    4ac4:	10000f26 	beq	r2,zero,4b04 <memcmp+0x50>
    4ac8:	20c00003 	ldbu	r3,0(r4)
    4acc:	28800003 	ldbu	r2,0(r5)
    4ad0:	1880151e 	bne	r3,r2,4b28 <memcmp+0x74>
    4ad4:	31bfff84 	addi	r6,r6,-2
    4ad8:	01ffffc4 	movi	r7,-1
    4adc:	00000406 	br	4af0 <memcmp+0x3c>
    4ae0:	20c00003 	ldbu	r3,0(r4)
    4ae4:	28800003 	ldbu	r2,0(r5)
    4ae8:	31bfffc4 	addi	r6,r6,-1
    4aec:	18800e1e 	bne	r3,r2,4b28 <memcmp+0x74>
    4af0:	21000044 	addi	r4,r4,1
    4af4:	29400044 	addi	r5,r5,1
    4af8:	31fff91e 	bne	r6,r7,4ae0 <_gp+0xffff747c>
    4afc:	0005883a 	mov	r2,zero
    4b00:	f800283a 	ret
    4b04:	20c00017 	ldw	r3,0(r4)
    4b08:	28800017 	ldw	r2,0(r5)
    4b0c:	1880041e 	bne	r3,r2,4b20 <memcmp+0x6c>
    4b10:	31bfff04 	addi	r6,r6,-4
    4b14:	21000104 	addi	r4,r4,4
    4b18:	29400104 	addi	r5,r5,4
    4b1c:	39bff936 	bltu	r7,r6,4b04 <_gp+0xffff74a0>
    4b20:	303fe91e 	bne	r6,zero,4ac8 <_gp+0xffff7464>
    4b24:	003ff506 	br	4afc <_gp+0xffff7498>
    4b28:	1885c83a 	sub	r2,r3,r2
    4b2c:	f800283a 	ret

00004b30 <strlen>:
    4b30:	208000cc 	andi	r2,r4,3
    4b34:	10001f1e 	bne	r2,zero,4bb4 <strlen+0x84>
    4b38:	20800017 	ldw	r2,0(r4)
    4b3c:	01ffbff4 	movhi	r7,65279
    4b40:	39ffbfc4 	addi	r7,r7,-257
    4b44:	01a02074 	movhi	r6,32897
    4b48:	31a02004 	addi	r6,r6,-32640
    4b4c:	11c7883a 	add	r3,r2,r7
    4b50:	0084303a 	nor	r2,zero,r2
    4b54:	1886703a 	and	r3,r3,r2
    4b58:	1986703a 	and	r3,r3,r6
    4b5c:	2005883a 	mov	r2,r4
    4b60:	1800101e 	bne	r3,zero,4ba4 <strlen+0x74>
    4b64:	10800104 	addi	r2,r2,4
    4b68:	10c00017 	ldw	r3,0(r2)
    4b6c:	19cb883a 	add	r5,r3,r7
    4b70:	00c6303a 	nor	r3,zero,r3
    4b74:	28c6703a 	and	r3,r5,r3
    4b78:	1986703a 	and	r3,r3,r6
    4b7c:	1800091e 	bne	r3,zero,4ba4 <strlen+0x74>
    4b80:	10800104 	addi	r2,r2,4
    4b84:	10c00017 	ldw	r3,0(r2)
    4b88:	19cb883a 	add	r5,r3,r7
    4b8c:	00c6303a 	nor	r3,zero,r3
    4b90:	28c6703a 	and	r3,r5,r3
    4b94:	1986703a 	and	r3,r3,r6
    4b98:	183ff226 	beq	r3,zero,4b64 <_gp+0xffff7500>
    4b9c:	00000106 	br	4ba4 <strlen+0x74>
    4ba0:	10800044 	addi	r2,r2,1
    4ba4:	10c00007 	ldb	r3,0(r2)
    4ba8:	183ffd1e 	bne	r3,zero,4ba0 <_gp+0xffff753c>
    4bac:	1105c83a 	sub	r2,r2,r4
    4bb0:	f800283a 	ret
    4bb4:	2005883a 	mov	r2,r4
    4bb8:	003ffa06 	br	4ba4 <_gp+0xffff7540>

00004bbc <__register_exitproc>:
    4bbc:	defffa04 	addi	sp,sp,-24
    4bc0:	00800034 	movhi	r2,0
    4bc4:	10959e04 	addi	r2,r2,22136
    4bc8:	dc000315 	stw	r16,12(sp)
    4bcc:	14000017 	ldw	r16,0(r2)
    4bd0:	dc400415 	stw	r17,16(sp)
    4bd4:	dfc00515 	stw	ra,20(sp)
    4bd8:	80805217 	ldw	r2,328(r16)
    4bdc:	2023883a 	mov	r17,r4
    4be0:	10003e26 	beq	r2,zero,4cdc <__register_exitproc+0x120>
    4be4:	10c00117 	ldw	r3,4(r2)
    4be8:	020007c4 	movi	r8,31
    4bec:	40c0180e 	bge	r8,r3,4c50 <__register_exitproc+0x94>
    4bf0:	00800034 	movhi	r2,0
    4bf4:	10800004 	addi	r2,r2,0
    4bf8:	1000061e 	bne	r2,zero,4c14 <__register_exitproc+0x58>
    4bfc:	00bfffc4 	movi	r2,-1
    4c00:	dfc00517 	ldw	ra,20(sp)
    4c04:	dc400417 	ldw	r17,16(sp)
    4c08:	dc000317 	ldw	r16,12(sp)
    4c0c:	dec00604 	addi	sp,sp,24
    4c10:	f800283a 	ret
    4c14:	01006404 	movi	r4,400
    4c18:	d9400015 	stw	r5,0(sp)
    4c1c:	d9800115 	stw	r6,4(sp)
    4c20:	d9c00215 	stw	r7,8(sp)
    4c24:	00000000 	call	0 <__alt_mem_ram_cpu>
    4c28:	d9400017 	ldw	r5,0(sp)
    4c2c:	d9800117 	ldw	r6,4(sp)
    4c30:	d9c00217 	ldw	r7,8(sp)
    4c34:	103ff126 	beq	r2,zero,4bfc <_gp+0xffff7598>
    4c38:	80c05217 	ldw	r3,328(r16)
    4c3c:	10000115 	stw	zero,4(r2)
    4c40:	10c00015 	stw	r3,0(r2)
    4c44:	80805215 	stw	r2,328(r16)
    4c48:	10006215 	stw	zero,392(r2)
    4c4c:	10006315 	stw	zero,396(r2)
    4c50:	10c00117 	ldw	r3,4(r2)
    4c54:	88000d1e 	bne	r17,zero,4c8c <__register_exitproc+0xd0>
    4c58:	19000084 	addi	r4,r3,2
    4c5c:	2109883a 	add	r4,r4,r4
    4c60:	18c00044 	addi	r3,r3,1
    4c64:	2109883a 	add	r4,r4,r4
    4c68:	1109883a 	add	r4,r2,r4
    4c6c:	10c00115 	stw	r3,4(r2)
    4c70:	0005883a 	mov	r2,zero
    4c74:	21400015 	stw	r5,0(r4)
    4c78:	dfc00517 	ldw	ra,20(sp)
    4c7c:	dc400417 	ldw	r17,16(sp)
    4c80:	dc000317 	ldw	r16,12(sp)
    4c84:	dec00604 	addi	sp,sp,24
    4c88:	f800283a 	ret
    4c8c:	02400044 	movi	r9,1
    4c90:	12806217 	ldw	r10,392(r2)
    4c94:	48d2983a 	sll	r9,r9,r3
    4c98:	19000804 	addi	r4,r3,32
    4c9c:	18d1883a 	add	r8,r3,r3
    4ca0:	2109883a 	add	r4,r4,r4
    4ca4:	4211883a 	add	r8,r8,r8
    4ca8:	2109883a 	add	r4,r4,r4
    4cac:	1109883a 	add	r4,r2,r4
    4cb0:	1211883a 	add	r8,r2,r8
    4cb4:	5254b03a 	or	r10,r10,r9
    4cb8:	21c02215 	stw	r7,136(r4)
    4cbc:	41802215 	stw	r6,136(r8)
    4cc0:	12806215 	stw	r10,392(r2)
    4cc4:	01000084 	movi	r4,2
    4cc8:	893fe31e 	bne	r17,r4,4c58 <_gp+0xffff75f4>
    4ccc:	11006317 	ldw	r4,396(r2)
    4cd0:	2252b03a 	or	r9,r4,r9
    4cd4:	12406315 	stw	r9,396(r2)
    4cd8:	003fdf06 	br	4c58 <_gp+0xffff75f4>
    4cdc:	00800034 	movhi	r2,0
    4ce0:	10997d04 	addi	r2,r2,26100
    4ce4:	80805215 	stw	r2,328(r16)
    4ce8:	003fbe06 	br	4be4 <_gp+0xffff7580>

00004cec <__call_exitprocs>:
    4cec:	00800034 	movhi	r2,0
    4cf0:	10959e04 	addi	r2,r2,22136
    4cf4:	10800017 	ldw	r2,0(r2)
    4cf8:	defff304 	addi	sp,sp,-52
    4cfc:	df000b15 	stw	fp,44(sp)
    4d00:	d8800015 	stw	r2,0(sp)
    4d04:	10805204 	addi	r2,r2,328
    4d08:	dd400815 	stw	r21,32(sp)
    4d0c:	dfc00c15 	stw	ra,48(sp)
    4d10:	ddc00a15 	stw	r23,40(sp)
    4d14:	dd800915 	stw	r22,36(sp)
    4d18:	dd000715 	stw	r20,28(sp)
    4d1c:	dcc00615 	stw	r19,24(sp)
    4d20:	dc800515 	stw	r18,20(sp)
    4d24:	dc400415 	stw	r17,16(sp)
    4d28:	dc000315 	stw	r16,12(sp)
    4d2c:	d9000115 	stw	r4,4(sp)
    4d30:	2839883a 	mov	fp,r5
    4d34:	d8800215 	stw	r2,8(sp)
    4d38:	057fffc4 	movi	r21,-1
    4d3c:	d8800017 	ldw	r2,0(sp)
    4d40:	ddc00217 	ldw	r23,8(sp)
    4d44:	14805217 	ldw	r18,328(r2)
    4d48:	90001726 	beq	r18,zero,4da8 <__call_exitprocs+0xbc>
    4d4c:	94400117 	ldw	r17,4(r18)
    4d50:	8c3fffc4 	addi	r16,r17,-1
    4d54:	80001116 	blt	r16,zero,4d9c <__call_exitprocs+0xb0>
    4d58:	8c400044 	addi	r17,r17,1
    4d5c:	8427883a 	add	r19,r16,r16
    4d60:	8c63883a 	add	r17,r17,r17
    4d64:	95802204 	addi	r22,r18,136
    4d68:	9ce7883a 	add	r19,r19,r19
    4d6c:	8c63883a 	add	r17,r17,r17
    4d70:	b4e7883a 	add	r19,r22,r19
    4d74:	9463883a 	add	r17,r18,r17
    4d78:	e0001726 	beq	fp,zero,4dd8 <__call_exitprocs+0xec>
    4d7c:	8c87c83a 	sub	r3,r17,r18
    4d80:	b0c7883a 	add	r3,r22,r3
    4d84:	18c01e17 	ldw	r3,120(r3)
    4d88:	1f001326 	beq	r3,fp,4dd8 <__call_exitprocs+0xec>
    4d8c:	843fffc4 	addi	r16,r16,-1
    4d90:	9cffff04 	addi	r19,r19,-4
    4d94:	8c7fff04 	addi	r17,r17,-4
    4d98:	857ff71e 	bne	r16,r21,4d78 <_gp+0xffff7714>
    4d9c:	00800034 	movhi	r2,0
    4da0:	10800004 	addi	r2,r2,0
    4da4:	10002a1e 	bne	r2,zero,4e50 <__call_exitprocs+0x164>
    4da8:	dfc00c17 	ldw	ra,48(sp)
    4dac:	df000b17 	ldw	fp,44(sp)
    4db0:	ddc00a17 	ldw	r23,40(sp)
    4db4:	dd800917 	ldw	r22,36(sp)
    4db8:	dd400817 	ldw	r21,32(sp)
    4dbc:	dd000717 	ldw	r20,28(sp)
    4dc0:	dcc00617 	ldw	r19,24(sp)
    4dc4:	dc800517 	ldw	r18,20(sp)
    4dc8:	dc400417 	ldw	r17,16(sp)
    4dcc:	dc000317 	ldw	r16,12(sp)
    4dd0:	dec00d04 	addi	sp,sp,52
    4dd4:	f800283a 	ret
    4dd8:	91000117 	ldw	r4,4(r18)
    4ddc:	88c00017 	ldw	r3,0(r17)
    4de0:	213fffc4 	addi	r4,r4,-1
    4de4:	24001526 	beq	r4,r16,4e3c <__call_exitprocs+0x150>
    4de8:	88000015 	stw	zero,0(r17)
    4dec:	183fe726 	beq	r3,zero,4d8c <_gp+0xffff7728>
    4df0:	00800044 	movi	r2,1
    4df4:	1408983a 	sll	r4,r2,r16
    4df8:	91406217 	ldw	r5,392(r18)
    4dfc:	95000117 	ldw	r20,4(r18)
    4e00:	214a703a 	and	r5,r4,r5
    4e04:	28000b26 	beq	r5,zero,4e34 <__call_exitprocs+0x148>
    4e08:	91406317 	ldw	r5,396(r18)
    4e0c:	2148703a 	and	r4,r4,r5
    4e10:	20000c1e 	bne	r4,zero,4e44 <__call_exitprocs+0x158>
    4e14:	99400017 	ldw	r5,0(r19)
    4e18:	d9000117 	ldw	r4,4(sp)
    4e1c:	183ee83a 	callr	r3
    4e20:	90c00117 	ldw	r3,4(r18)
    4e24:	1d3fc51e 	bne	r3,r20,4d3c <_gp+0xffff76d8>
    4e28:	b8c00017 	ldw	r3,0(r23)
    4e2c:	1cbfd726 	beq	r3,r18,4d8c <_gp+0xffff7728>
    4e30:	003fc206 	br	4d3c <_gp+0xffff76d8>
    4e34:	183ee83a 	callr	r3
    4e38:	003ff906 	br	4e20 <_gp+0xffff77bc>
    4e3c:	94000115 	stw	r16,4(r18)
    4e40:	003fea06 	br	4dec <_gp+0xffff7788>
    4e44:	99000017 	ldw	r4,0(r19)
    4e48:	183ee83a 	callr	r3
    4e4c:	003ff406 	br	4e20 <_gp+0xffff77bc>
    4e50:	90c00117 	ldw	r3,4(r18)
    4e54:	1800071e 	bne	r3,zero,4e74 <__call_exitprocs+0x188>
    4e58:	90c00017 	ldw	r3,0(r18)
    4e5c:	18000926 	beq	r3,zero,4e84 <__call_exitprocs+0x198>
    4e60:	9009883a 	mov	r4,r18
    4e64:	b8c00015 	stw	r3,0(r23)
    4e68:	00000000 	call	0 <__alt_mem_ram_cpu>
    4e6c:	bc800017 	ldw	r18,0(r23)
    4e70:	003fb506 	br	4d48 <_gp+0xffff76e4>
    4e74:	90c00017 	ldw	r3,0(r18)
    4e78:	902f883a 	mov	r23,r18
    4e7c:	1825883a 	mov	r18,r3
    4e80:	003fb106 	br	4d48 <_gp+0xffff76e4>
    4e84:	0007883a 	mov	r3,zero
    4e88:	003ffb06 	br	4e78 <_gp+0xffff7814>

00004e8c <_exit>:
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    4e8c:	20000226 	beq	r4,zero,4e98 <_exit+0xc>
    ALT_SIM_FAIL();
    4e90:	002af070 	cmpltui	zero,zero,43969
    4e94:	003fff06 	br	4e94 <_gp+0xffff7830>
  } else {
    ALT_SIM_PASS();
    4e98:	002af0b0 	cmpltui	zero,zero,43970
    4e9c:	003ffd06 	br	4e94 <_gp+0xffff7830>
