// Seed: 4019707322
module module_0 (
    output tri1 id_0,
    input supply0 id_1
);
  struct {
    logic id_3;
    logic id_4;
    logic id_5;
  } id_6 = id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd84
) (
    output wire id_0,
    input wor id_1,
    input wor _id_2,
    input supply0 id_3
);
  logic [-1 : {  -1  {  id_2  }  }] id_5;
  ;
  always_latch begin : LABEL_0
    id_5 <= -1;
  end
  initial id_5 <= -1;
  parameter id_6 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign id_7 = id_2;
endmodule
