set sourcefiles {axi_slave_s.v slave_tb.v}
set topmodule slave_axi_s_interface_tb
quit -sim
if [file exists "work"] {vdel -all}
vlib work
if [catch "eval vlog $sourcefiles"] {
	puts "correct the compilation errors"
	return
}
vsim -voptargs=+acc $topmodule
add wave *
add wave -position insertpoint /slave_axi_s_interface_tb/assert_tlast

run 100000