Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 16:42:47 2025
| Host         : DefconeONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/Thies/xillinx/BScThesis/results/DESX_decrypt_timing.rpt -quiet
| Design       : desx_decrypt_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  4           
TIMING-16  Warning   Large setup violation         128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.733    -1233.755                    128                13045        0.018        0.000                      0                13045        8.750        0.000                       0                  4698  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.733    -1233.755                    128                12917        0.018        0.000                      0                12917        8.750        0.000                       0                  4698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.959        0.000                      0                  128        0.317        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          128  Failing Endpoints,  Worst Slack      -10.733ns,  Total Violation    -1233.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.733ns  (required time - arrival time)
  Source:                 desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.346ns  (logic 4.548ns (14.987%)  route 25.798ns (85.013%))
  Logic Levels:           33  (LUT3=5 LUT4=5 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.665     2.959    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X33Y12         FDRE                                         r  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[33]/Q
                         net (fo=7, routed)           0.846     4.261    desx_decrypt_bd_i/desx_decrypt_0/s_axis_tdata[33]
    SLICE_X34Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.385 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[57]_INST_0_i_51/O
                         net (fo=4, routed)           0.866     5.251    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[0].round_instance/inp[41]
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[29]_INST_0_i_9/O
                         net (fo=5, routed)           0.780     6.155    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[0].round_instance/substituted[25]
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.279 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[60]_INST_0_i_49/O
                         net (fo=4, routed)           1.065     7.344    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[1].round_instance/inp[16]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.468 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[46]_INST_0_i_9/O
                         net (fo=3, routed)           0.460     7.928    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[1].round_instance/substituted[11]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124     8.052 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[37]_INST_0_i_54/O
                         net (fo=4, routed)           0.871     8.924    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[2].round_instance/inp[8]
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.048 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[25]_INST_0_i_10/O
                         net (fo=3, routed)           0.671     9.719    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[2].round_instance/substituted[5]
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.124     9.843 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[52]_INST_0_i_58/O
                         net (fo=4, routed)           1.033    10.876    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[3].round_instance/inp[42]
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.000 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[34]_INST_0_i_10/O
                         net (fo=3, routed)           0.492    11.492    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[3].round_instance/substituted[31]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    11.616 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[33]_INST_0_i_21/O
                         net (fo=4, routed)           1.124    12.740    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[4].round_instance/inp[31]
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[31]_INST_0_i_4/O
                         net (fo=9, routed)           0.654    13.518    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[4].round_instance/substituted[20]
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.124    13.642 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[50]_INST_0_i_24/O
                         net (fo=4, routed)           0.847    14.489    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[5].round_instance/inp[4]
    SLICE_X47Y15         LUT6 (Prop_lut6_I3_O)        0.124    14.613 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[50]_INST_0_i_10/O
                         net (fo=5, routed)           0.664    15.276    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[5].round_instance/substituted[2]
    SLICE_X34Y15         LUT3 (Prop_lut3_I2_O)        0.124    15.400 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[33]_INST_0_i_31/O
                         net (fo=4, routed)           1.015    16.416    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[6].round_instance/inp[33]
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.540 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[31]_INST_0_i_6/O
                         net (fo=7, routed)           0.552    17.092    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[6].round_instance/substituted[20]
    SLICE_X39Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.216 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[50]_INST_0_i_32/O
                         net (fo=4, routed)           1.002    18.218    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[7].round_instance/inp[4]
    SLICE_X43Y16         LUT6 (Prop_lut6_I3_O)        0.124    18.342 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[2]_INST_0_i_6/O
                         net (fo=7, routed)           0.323    18.666    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[7].round_instance/substituted[1]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.124    18.790 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[63]_INST_0_i_35/O
                         net (fo=4, routed)           1.031    19.820    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[8].round_instance/inp[25]
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124    19.944 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[1]_INST_0_i_7/O
                         net (fo=5, routed)           0.507    20.451    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[8].round_instance/substituted[18]
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    20.575 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[56]_INST_0_i_35/O
                         net (fo=4, routed)           0.969    21.544    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[9].round_instance/inp[37]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.668 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[56]_INST_0_i_13/O
                         net (fo=5, routed)           0.544    22.212    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[9].round_instance/substituted[24]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124    22.336 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[51]_INST_0_i_45/O
                         net (fo=4, routed)           0.996    23.332    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[10].round_instance/inp[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.510    23.966    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[10].round_instance/substituted[1]
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.124    24.090 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[26]_INST_0_i_44/O
                         net (fo=4, routed)           0.828    24.918    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[11].round_instance/inp[23]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    25.042 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[6]_INST_0_i_8/O
                         net (fo=3, routed)           0.834    25.876    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[11].round_instance/substituted[15]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124    26.000 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[51]_INST_0_i_4/O
                         net (fo=4, routed)           0.977    26.977    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[12].round_instance/inp[1]
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    27.101 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[49]_INST_0_i_1/O
                         net (fo=3, routed)           0.501    27.602    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[12].round_instance/substituted[3]
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.124    27.726 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[52]_INST_0_i_6/O
                         net (fo=4, routed)           0.868    28.595    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[13].round_instance/inp[45]
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    28.719 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[38]_INST_0_i_1/O
                         net (fo=4, routed)           0.378    29.097    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[13].round_instance/substituted[28]
    SLICE_X50Y25         LUT3 (Prop_lut3_I2_O)        0.124    29.221 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[37]_INST_0_i_15/O
                         net (fo=4, routed)           1.244    30.465    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[14].round_instance/inp[7]
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.589 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[37]_INST_0_i_3/O
                         net (fo=3, routed)           0.569    31.158    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[14].round_instance/substituted[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    31.282 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[60]_INST_0_i_19/O
                         net (fo=4, routed)           1.188    32.470    desx_decrypt_bd_i/desx_decrypt_0/inst/desx_decrypt_instance/u0[15].round_instance/inp[17]
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124    32.594 r  desx_decrypt_bd_i/desx_decrypt_0/m_axis_tdata[40]_INST_0_i_3/O
                         net (fo=2, routed)           0.587    33.181    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/inst/desx_decrypt_instance/u0[15].round_instance/substituted[10]_alias
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124    33.305 r  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[40]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    33.305    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[40]
    SLICE_X57Y24         FDRE                                         r  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.537    22.716    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X57Y24         FDRE                                         r  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[40]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X57Y24         FDRE (Setup_fdre_C_D)        0.029    22.572    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[40]
  -------------------------------------------------------------------
                         required time                         22.572    
                         arrival time                         -33.305    
  -------------------------------------------------------------------
                         slack                                -10.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 desx_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.676%)  route 0.159ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.543     0.879    desx_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y73         FDRE                                         r  desx_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  desx_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/Q
                         net (fo=1, routed)           0.159     1.165    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[25]
    SLICE_X50Y72         FDRE                                         r  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.807     1.173    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y72         FDRE                                         r  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.009     1.147    desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y55  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y55  desx_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.773ns (23.586%)  route 2.504ns (76.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.754     3.048    <hidden>
    SLICE_X22Y48         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  <hidden>
                         net (fo=2, routed)           0.988     4.514    <hidden>
    SLICE_X19Y48         LUT3 (Prop_lut3_I2_O)        0.295     4.809 f  <hidden>
                         net (fo=33, routed)          1.516     6.325    <hidden>
    SLICE_X11Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.582    22.761    <hidden>
    SLICE_X11Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.991    
                         clock uncertainty           -0.302    22.689    
    SLICE_X11Y47         FDCE (Recov_fdce_C_CLR)     -0.405    22.284    <hidden>
  -------------------------------------------------------------------
                         required time                         22.284    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                 15.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.227ns (47.408%)  route 0.252ns (52.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.542     0.878    <hidden>
    SLICE_X48Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.006 f  <hidden>
                         net (fo=3, routed)           0.129     1.135    <hidden>
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.234 f  <hidden>
                         net (fo=32, routed)          0.123     1.356    <hidden>
    SLICE_X53Y74         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    desx_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  desx_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.804     1.170    <hidden>
    SLICE_X53Y74         FDPE                                         r  <hidden>
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y74         FDPE (Remov_fdpe_C_PRE)     -0.095     1.040    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.317    





