Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vsevenseg_tb_behav xil_defaultlib.vsevenseg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vsevenseg
Compiling module xil_defaultlib.OBUF
Compiling module xil_defaultlib.MUXF7
Compiling module xil_defaultlib.LUT6
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.seg2digit
Compiling module xil_defaultlib.vsevenseg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vsevenseg_tb_behav
