
ECE499-TDR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c290  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  0800c470  0800c470  0001c470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c954  0800c954  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c954  0800c954  0001c954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c95c  0800c95c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c95c  0800c95c  0001c95c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c960  0800c960  0001c960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200001e0  0800cb44  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  0800cb44  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020275  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e2b  00000000  00000000  00040485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a70  00000000  00000000  000442b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018b8  00000000  00000000  00045d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f79  00000000  00000000  000475d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000212bb  00000000  00000000  0006b551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2831  00000000  00000000  0008c80c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016f03d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008650  00000000  00000000  0016f090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c458 	.word	0x0800c458

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800c458 	.word	0x0800c458

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2220      	movs	r2, #32
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f006 fd7f 	bl	8007b64 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001066:	4b33      	ldr	r3, [pc, #204]	; (8001134 <MX_ADC1_Init+0xec>)
 8001068:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800106c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800106e:	4b31      	ldr	r3, [pc, #196]	; (8001134 <MX_ADC1_Init+0xec>)
 8001070:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001074:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 8001076:	4b2f      	ldr	r3, [pc, #188]	; (8001134 <MX_ADC1_Init+0xec>)
 8001078:	2218      	movs	r2, #24
 800107a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107c:	4b2d      	ldr	r3, [pc, #180]	; (8001134 <MX_ADC1_Init+0xec>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001082:	4b2c      	ldr	r3, [pc, #176]	; (8001134 <MX_ADC1_Init+0xec>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001088:	4b2a      	ldr	r3, [pc, #168]	; (8001134 <MX_ADC1_Init+0xec>)
 800108a:	2200      	movs	r2, #0
 800108c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800108e:	4b29      	ldr	r3, [pc, #164]	; (8001134 <MX_ADC1_Init+0xec>)
 8001090:	2204      	movs	r2, #4
 8001092:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001094:	4b27      	ldr	r3, [pc, #156]	; (8001134 <MX_ADC1_Init+0xec>)
 8001096:	2200      	movs	r2, #0
 8001098:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800109a:	4b26      	ldr	r3, [pc, #152]	; (8001134 <MX_ADC1_Init+0xec>)
 800109c:	2201      	movs	r2, #1
 800109e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80010a0:	4b24      	ldr	r3, [pc, #144]	; (8001134 <MX_ADC1_Init+0xec>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a6:	4b23      	ldr	r3, [pc, #140]	; (8001134 <MX_ADC1_Init+0xec>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 80010ae:	4b21      	ldr	r3, [pc, #132]	; (8001134 <MX_ADC1_Init+0xec>)
 80010b0:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 80010b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010b6:	4b1f      	ldr	r3, [pc, #124]	; (8001134 <MX_ADC1_Init+0xec>)
 80010b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010bc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010be:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <MX_ADC1_Init+0xec>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010c6:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <MX_ADC1_Init+0xec>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010cc:	4b19      	ldr	r3, [pc, #100]	; (8001134 <MX_ADC1_Init+0xec>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d4:	4817      	ldr	r0, [pc, #92]	; (8001134 <MX_ADC1_Init+0xec>)
 80010d6:	f001 fa63 	bl	80025a0 <HAL_ADC_Init>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80010e0:	f000 fbb0 	bl	8001844 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ec:	4619      	mov	r1, r3
 80010ee:	4811      	ldr	r0, [pc, #68]	; (8001134 <MX_ADC1_Init+0xec>)
 80010f0:	f002 fcf8 	bl	8003ae4 <HAL_ADCEx_MultiModeConfigChannel>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80010fa:	f000 fba3 	bl	8001844 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <MX_ADC1_Init+0xf0>)
 8001100:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001102:	2306      	movs	r3, #6
 8001104:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800110a:	237f      	movs	r3, #127	; 0x7f
 800110c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110e:	2304      	movs	r3, #4
 8001110:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	4619      	mov	r1, r3
 800111a:	4806      	ldr	r0, [pc, #24]	; (8001134 <MX_ADC1_Init+0xec>)
 800111c:	f001 feb6 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001126:	f000 fb8d 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800112a:	bf00      	nop
 800112c:	3730      	adds	r7, #48	; 0x30
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200001fc 	.word	0x200001fc
 8001138:	04300002 	.word	0x04300002

0800113c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b09a      	sub	sp, #104	; 0x68
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001144:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001154:	f107 0310 	add.w	r3, r7, #16
 8001158:	2244      	movs	r2, #68	; 0x44
 800115a:	2100      	movs	r1, #0
 800115c:	4618      	mov	r0, r3
 800115e:	f006 fd01 	bl	8007b64 <memset>
  if(adcHandle->Instance==ADC1)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800116a:	d167      	bne.n	800123c <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800116c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001170:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001172:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001176:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001178:	f107 0310 	add.w	r3, r7, #16
 800117c:	4618      	mov	r0, r3
 800117e:	f004 fbc3 	bl	8005908 <HAL_RCCEx_PeriphCLKConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001188:	f000 fb5c 	bl	8001844 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800118c:	4b2d      	ldr	r3, [pc, #180]	; (8001244 <HAL_ADC_MspInit+0x108>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001190:	4a2c      	ldr	r2, [pc, #176]	; (8001244 <HAL_ADC_MspInit+0x108>)
 8001192:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001196:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001198:	4b2a      	ldr	r3, [pc, #168]	; (8001244 <HAL_ADC_MspInit+0x108>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b27      	ldr	r3, [pc, #156]	; (8001244 <HAL_ADC_MspInit+0x108>)
 80011a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a8:	4a26      	ldr	r2, [pc, #152]	; (8001244 <HAL_ADC_MspInit+0x108>)
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b0:	4b24      	ldr	r3, [pc, #144]	; (8001244 <HAL_ADC_MspInit+0x108>)
 80011b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011bc:	2301      	movs	r3, #1
 80011be:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c0:	2303      	movs	r3, #3
 80011c2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011cc:	4619      	mov	r1, r3
 80011ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d2:	f003 fb01 	bl	80047d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80011d6:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 80011d8:	4a1c      	ldr	r2, [pc, #112]	; (800124c <HAL_ADC_MspInit+0x110>)
 80011da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011dc:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 80011de:	2205      	movs	r2, #5
 80011e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011e2:	4b19      	ldr	r3, [pc, #100]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011e8:	4b17      	ldr	r3, [pc, #92]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 80011f0:	2280      	movs	r2, #128	; 0x80
 80011f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011f4:	4b14      	ldr	r3, [pc, #80]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 80011f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 80011fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001202:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 8001206:	2220      	movs	r2, #32
 8001208:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001210:	480d      	ldr	r0, [pc, #52]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 8001212:	f003 f86f 	bl	80042f4 <HAL_DMA_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800121c:	f000 fb12 	bl	8001844 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a09      	ldr	r2, [pc, #36]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 8001224:	655a      	str	r2, [r3, #84]	; 0x54
 8001226:	4a08      	ldr	r2, [pc, #32]	; (8001248 <HAL_ADC_MspInit+0x10c>)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	2100      	movs	r1, #0
 8001230:	2012      	movs	r0, #18
 8001232:	f002 fdd6 	bl	8003de2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001236:	2012      	movs	r0, #18
 8001238:	f002 fded 	bl	8003e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800123c:	bf00      	nop
 800123e:	3768      	adds	r7, #104	; 0x68
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40021000 	.word	0x40021000
 8001248:	20000268 	.word	0x20000268
 800124c:	40020008 	.word	0x40020008

08001250 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08c      	sub	sp, #48	; 0x30
 8001254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001256:	463b      	mov	r3, r7
 8001258:	2230      	movs	r2, #48	; 0x30
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f006 fc81 	bl	8007b64 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001262:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <MX_DAC1_Init+0x80>)
 8001264:	4a1b      	ldr	r2, [pc, #108]	; (80012d4 <MX_DAC1_Init+0x84>)
 8001266:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001268:	4819      	ldr	r0, [pc, #100]	; (80012d0 <MX_DAC1_Init+0x80>)
 800126a:	f002 fdee 	bl	8003e4a <HAL_DAC_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001274:	f000 fae6 	bl	8001844 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001278:	2302      	movs	r3, #2
 800127a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800127c:	2300      	movs	r3, #0
 800127e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8001288:	230a      	movs	r3, #10
 800128a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001294:	2301      	movs	r3, #1
 8001296:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800129c:	463b      	mov	r3, r7
 800129e:	2200      	movs	r2, #0
 80012a0:	4619      	mov	r1, r3
 80012a2:	480b      	ldr	r0, [pc, #44]	; (80012d0 <MX_DAC1_Init+0x80>)
 80012a4:	f002 fe46 	bl	8003f34 <HAL_DAC_ConfigChannel>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80012ae:	f000 fac9 	bl	8001844 <Error_Handler>
  }

  /** Configure Triangle wave generation on DAC OUT1
  */
  if (HAL_DACEx_TriangleWaveGenerate(&hdac1, DAC_CHANNEL_1, DAC_TRIANGLEAMPLITUDE_2047) != HAL_OK)
 80012b2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80012b6:	2100      	movs	r1, #0
 80012b8:	4805      	ldr	r0, [pc, #20]	; (80012d0 <MX_DAC1_Init+0x80>)
 80012ba:	f002 ffe3 	bl	8004284 <HAL_DACEx_TriangleWaveGenerate>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80012c4:	f000 fabe 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	3730      	adds	r7, #48	; 0x30
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200002c8 	.word	0x200002c8
 80012d4:	50000800 	.word	0x50000800

080012d8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a15      	ldr	r2, [pc, #84]	; (800134c <HAL_DAC_MspInit+0x74>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d124      	bne.n	8001344 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <HAL_DAC_MspInit+0x78>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fe:	4a14      	ldr	r2, [pc, #80]	; (8001350 <HAL_DAC_MspInit+0x78>)
 8001300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001304:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001306:	4b12      	ldr	r3, [pc, #72]	; (8001350 <HAL_DAC_MspInit+0x78>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001312:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <HAL_DAC_MspInit+0x78>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001316:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <HAL_DAC_MspInit+0x78>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131e:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <HAL_DAC_MspInit+0x78>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800132a:	2310      	movs	r3, #16
 800132c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800132e:	2303      	movs	r3, #3
 8001330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	4619      	mov	r1, r3
 800133c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001340:	f003 fa4a 	bl	80047d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001344:	bf00      	nop
 8001346:	3728      	adds	r7, #40	; 0x28
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	50000800 	.word	0x50000800
 8001350:	40021000 	.word	0x40021000

08001354 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <MX_DMA_Init+0x50>)
 800135c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800135e:	4a11      	ldr	r2, [pc, #68]	; (80013a4 <MX_DMA_Init+0x50>)
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6493      	str	r3, [r2, #72]	; 0x48
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <MX_DMA_Init+0x50>)
 8001368:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001372:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <MX_DMA_Init+0x50>)
 8001374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <MX_DMA_Init+0x50>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6493      	str	r3, [r2, #72]	; 0x48
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <MX_DMA_Init+0x50>)
 8001380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800138a:	2200      	movs	r2, #0
 800138c:	2100      	movs	r1, #0
 800138e:	200b      	movs	r0, #11
 8001390:	f002 fd27 	bl	8003de2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001394:	200b      	movs	r0, #11
 8001396:	f002 fd3e 	bl	8003e16 <HAL_NVIC_EnableIRQ>

}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000

080013a8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	; 0x28
 80013ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
 80013bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013be:	4b50      	ldr	r3, [pc, #320]	; (8001500 <MX_GPIO_Init+0x158>)
 80013c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c2:	4a4f      	ldr	r2, [pc, #316]	; (8001500 <MX_GPIO_Init+0x158>)
 80013c4:	f043 0320 	orr.w	r3, r3, #32
 80013c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ca:	4b4d      	ldr	r3, [pc, #308]	; (8001500 <MX_GPIO_Init+0x158>)
 80013cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ce:	f003 0320 	and.w	r3, r3, #32
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013d6:	4b4a      	ldr	r3, [pc, #296]	; (8001500 <MX_GPIO_Init+0x158>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013da:	4a49      	ldr	r2, [pc, #292]	; (8001500 <MX_GPIO_Init+0x158>)
 80013dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013e2:	4b47      	ldr	r3, [pc, #284]	; (8001500 <MX_GPIO_Init+0x158>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ee:	4b44      	ldr	r3, [pc, #272]	; (8001500 <MX_GPIO_Init+0x158>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	4a43      	ldr	r2, [pc, #268]	; (8001500 <MX_GPIO_Init+0x158>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fa:	4b41      	ldr	r3, [pc, #260]	; (8001500 <MX_GPIO_Init+0x158>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	4b3e      	ldr	r3, [pc, #248]	; (8001500 <MX_GPIO_Init+0x158>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	4a3d      	ldr	r2, [pc, #244]	; (8001500 <MX_GPIO_Init+0x158>)
 800140c:	f043 0302 	orr.w	r3, r3, #2
 8001410:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001412:	4b3b      	ldr	r3, [pc, #236]	; (8001500 <MX_GPIO_Init+0x158>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO5_Pin|GPIO6_Pin, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	2160      	movs	r1, #96	; 0x60
 8001422:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001426:	f003 fb59 	bl	8004adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001430:	4834      	ldr	r0, [pc, #208]	; (8001504 <MX_GPIO_Init+0x15c>)
 8001432:	f003 fb53 	bl	8004adc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001436:	2303      	movs	r3, #3
 8001438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800143a:	2303      	movs	r3, #3
 800143c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	4619      	mov	r1, r3
 8001448:	482f      	ldr	r0, [pc, #188]	; (8001508 <MX_GPIO_Init+0x160>)
 800144a:	f003 f9c5 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800144e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001454:	2303      	movs	r3, #3
 8001456:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	4619      	mov	r1, r3
 8001462:	482a      	ldr	r0, [pc, #168]	; (800150c <MX_GPIO_Init+0x164>)
 8001464:	f003 f9b8 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA7 PA8 PA9
                           PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001468:	f641 7382 	movw	r3, #8066	; 0x1f82
 800146c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800146e:	2303      	movs	r3, #3
 8001470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	4619      	mov	r1, r3
 800147c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001480:	f003 f9aa 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO5_Pin;
 8001484:	2320      	movs	r3, #32
 8001486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001488:	2301      	movs	r3, #1
 800148a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001490:	2300      	movs	r3, #0
 8001492:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIO5_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800149e:	f003 f99b 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO6_Pin;
 80014a2:	2340      	movs	r3, #64	; 0x40
 80014a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a6:	2301      	movs	r3, #1
 80014a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ae:	2303      	movs	r3, #3
 80014b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIO6_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014bc:	f003 f98c 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB3 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80014c0:	2369      	movs	r3, #105	; 0x69
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014c4:	2303      	movs	r3, #3
 80014c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	4619      	mov	r1, r3
 80014d2:	480c      	ldr	r0, [pc, #48]	; (8001504 <MX_GPIO_Init+0x15c>)
 80014d4:	f003 f980 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014de:	2301      	movs	r3, #1
 80014e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	2300      	movs	r3, #0
 80014e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	4619      	mov	r1, r3
 80014f0:	4804      	ldr	r0, [pc, #16]	; (8001504 <MX_GPIO_Init+0x15c>)
 80014f2:	f003 f971 	bl	80047d8 <HAL_GPIO_Init>

}
 80014f6:	bf00      	nop
 80014f8:	3728      	adds	r7, #40	; 0x28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40021000 	.word	0x40021000
 8001504:	48000400 	.word	0x48000400
 8001508:	48001400 	.word	0x48001400
 800150c:	48001800 	.word	0x48001800

08001510 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001514:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <MX_I2C1_Init+0x74>)
 8001516:	4a1c      	ldr	r2, [pc, #112]	; (8001588 <MX_I2C1_Init+0x78>)
 8001518:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 800151a:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <MX_I2C1_Init+0x74>)
 800151c:	4a1b      	ldr	r2, [pc, #108]	; (800158c <MX_I2C1_Init+0x7c>)
 800151e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001520:	4b18      	ldr	r3, [pc, #96]	; (8001584 <MX_I2C1_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001526:	4b17      	ldr	r3, [pc, #92]	; (8001584 <MX_I2C1_Init+0x74>)
 8001528:	2201      	movs	r2, #1
 800152a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <MX_I2C1_Init+0x74>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001532:	4b14      	ldr	r3, [pc, #80]	; (8001584 <MX_I2C1_Init+0x74>)
 8001534:	2200      	movs	r2, #0
 8001536:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <MX_I2C1_Init+0x74>)
 800153a:	2200      	movs	r2, #0
 800153c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_I2C1_Init+0x74>)
 8001540:	2200      	movs	r2, #0
 8001542:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_I2C1_Init+0x74>)
 8001546:	2200      	movs	r2, #0
 8001548:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800154a:	480e      	ldr	r0, [pc, #56]	; (8001584 <MX_I2C1_Init+0x74>)
 800154c:	f003 fade 	bl	8004b0c <HAL_I2C_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001556:	f000 f975 	bl	8001844 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800155a:	2100      	movs	r1, #0
 800155c:	4809      	ldr	r0, [pc, #36]	; (8001584 <MX_I2C1_Init+0x74>)
 800155e:	f003 fb64 	bl	8004c2a <HAL_I2CEx_ConfigAnalogFilter>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001568:	f000 f96c 	bl	8001844 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800156c:	2100      	movs	r1, #0
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <MX_I2C1_Init+0x74>)
 8001570:	f003 fba6 	bl	8004cc0 <HAL_I2CEx_ConfigDigitalFilter>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800157a:	f000 f963 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	200002dc 	.word	0x200002dc
 8001588:	40005400 	.word	0x40005400
 800158c:	00b03fdb 	.word	0x00b03fdb

08001590 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b09c      	sub	sp, #112	; 0x70
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015a8:	f107 0318 	add.w	r3, r7, #24
 80015ac:	2244      	movs	r2, #68	; 0x44
 80015ae:	2100      	movs	r1, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f006 fad7 	bl	8007b64 <memset>
  if(i2cHandle->Instance==I2C1)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a2d      	ldr	r2, [pc, #180]	; (8001670 <HAL_I2C_MspInit+0xe0>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d153      	bne.n	8001668 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80015c0:	2340      	movs	r3, #64	; 0x40
 80015c2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c8:	f107 0318 	add.w	r3, r7, #24
 80015cc:	4618      	mov	r0, r3
 80015ce:	f004 f99b 	bl	8005908 <HAL_RCCEx_PeriphCLKConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80015d8:	f000 f934 	bl	8001844 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015dc:	4b25      	ldr	r3, [pc, #148]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 80015de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e0:	4a24      	ldr	r2, [pc, #144]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015e8:	4b22      	ldr	r3, [pc, #136]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 80015ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f4:	4b1f      	ldr	r3, [pc, #124]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 80015f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f8:	4a1e      	ldr	r2, [pc, #120]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 80015fa:	f043 0302 	orr.w	r3, r3, #2
 80015fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001600:	4b1c      	ldr	r3, [pc, #112]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 8001602:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800160c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001610:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001612:	2312      	movs	r3, #18
 8001614:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161a:	2300      	movs	r3, #0
 800161c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800161e:	2304      	movs	r3, #4
 8001620:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001622:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162c:	f003 f8d4 	bl	80047d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001630:	2380      	movs	r3, #128	; 0x80
 8001632:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001634:	2312      	movs	r3, #18
 8001636:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001640:	2304      	movs	r3, #4
 8001642:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001648:	4619      	mov	r1, r3
 800164a:	480b      	ldr	r0, [pc, #44]	; (8001678 <HAL_I2C_MspInit+0xe8>)
 800164c:	f003 f8c4 	bl	80047d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001650:	4b08      	ldr	r3, [pc, #32]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 8001652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001654:	4a07      	ldr	r2, [pc, #28]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 8001656:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800165a:	6593      	str	r3, [r2, #88]	; 0x58
 800165c:	4b05      	ldr	r3, [pc, #20]	; (8001674 <HAL_I2C_MspInit+0xe4>)
 800165e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001668:	bf00      	nop
 800166a:	3770      	adds	r7, #112	; 0x70
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40005400 	.word	0x40005400
 8001674:	40021000 	.word	0x40021000
 8001678:	48000400 	.word	0x48000400

0800167c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 1000);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	b29a      	uxth	r2, r3
 800168c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	4804      	ldr	r0, [pc, #16]	; (80016a4 <_write+0x28>)
 8001694:	f005 fc22 	bl	8006edc <HAL_UART_Transmit>
	return len;
 8001698:	687b      	ldr	r3, [r7, #4]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000464 	.word	0x20000464

080016a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ae:	f000 fc7a 	bl	8001fa6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b2:	f000 f86b 	bl	800178c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b6:	f7ff fe77 	bl	80013a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80016ba:	f7ff fe4b 	bl	8001354 <MX_DMA_Init>
  MX_I2C1_Init();
 80016be:	f7ff ff27 	bl	8001510 <MX_I2C1_Init>
  MX_ADC1_Init();
 80016c2:	f7ff fcc1 	bl	8001048 <MX_ADC1_Init>
  MX_DAC1_Init();
 80016c6:	f7ff fdc3 	bl	8001250 <MX_DAC1_Init>
  MX_USART2_UART_Init();
 80016ca:	f000 fb9f 	bl	8001e0c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80016ce:	f000 fa37 	bl	8001b40 <MX_TIM6_Init>
  MX_TIM7_Init();
 80016d2:	f000 fa75 	bl	8001bc0 <MX_TIM7_Init>
  MX_TIM15_Init();
 80016d6:	f000 faa9 	bl	8001c2c <MX_TIM15_Init>
  MX_TIM3_Init();
 80016da:	f000 f9d7 	bl	8001a8c <MX_TIM3_Init>
//	SSD1306_Init();
//	OLED_Startup();
//	HAL_Delay(2000);
//	SSD1306_Clear();

	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 80016de:	4b21      	ldr	r3, [pc, #132]	; (8001764 <main+0xbc>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b1f      	ldr	r3, [pc, #124]	; (8001764 <main+0xbc>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f022 0204 	bic.w	r2, r2, #4
 80016ec:	601a      	str	r2, [r3, #0]
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED); //Ex means this fxn is specific to this MCU family and therefore found in the extension file drivers
 80016ee:	217f      	movs	r1, #127	; 0x7f
 80016f0:	481d      	ldr	r0, [pc, #116]	; (8001768 <main+0xc0>)
 80016f2:	f002 f963 	bl	80039bc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &valueADC, 1);
 80016f6:	2201      	movs	r2, #1
 80016f8:	491c      	ldr	r1, [pc, #112]	; (800176c <main+0xc4>)
 80016fa:	481b      	ldr	r0, [pc, #108]	; (8001768 <main+0xc0>)
 80016fc:	f001 f8da 	bl	80028b4 <HAL_ADC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 8001700:	4b18      	ldr	r3, [pc, #96]	; (8001764 <main+0xbc>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4b17      	ldr	r3, [pc, #92]	; (8001764 <main+0xbc>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f022 0204 	bic.w	r2, r2, #4
 800170e:	601a      	str	r2, [r3, #0]
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001710:	2100      	movs	r1, #0
 8001712:	4817      	ldr	r0, [pc, #92]	; (8001770 <main+0xc8>)
 8001714:	f002 fbbb 	bl	8003e8e <HAL_DAC_Start>
	HAL_TIM_Base_Start(&htim7);	//start timer7 (which triggers ADC)
 8001718:	4816      	ldr	r0, [pc, #88]	; (8001774 <main+0xcc>)
 800171a:	f004 fb3d 	bl	8005d98 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim6); //start timer6 which runs program for 8sec
 800171e:	4816      	ldr	r0, [pc, #88]	; (8001778 <main+0xd0>)
 8001720:	f004 fb3a 	bl	8005d98 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim15); //start timer15 which triggers ADC conversions at rate of 4MHz
 8001724:	4815      	ldr	r0, [pc, #84]	; (800177c <main+0xd4>)
 8001726:	f004 fb37 	bl	8005d98 <HAL_TIM_Base_Start>


	HAL_TIM_Base_Start(&htim3);
 800172a:	4815      	ldr	r0, [pc, #84]	; (8001780 <main+0xd8>)
 800172c:	f004 fb34 	bl	8005d98 <HAL_TIM_Base_Start>
	HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1 );
 8001730:	2100      	movs	r1, #0
 8001732:	4813      	ldr	r0, [pc, #76]	; (8001780 <main+0xd8>)
 8001734:	f004 fbea 	bl	8005f0c <HAL_TIM_OC_Start>
//  DAC->CR &= ~DAC_CR_TSEL1;
//
//  // Enable DAC
//  DAC->CR |= DAC_CR_EN1;

  uint8_t juicer = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	71fb      	strb	r3, [r7, #7]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if(TIM6->CNT != 0)
 800173c:	4b11      	ldr	r3, [pc, #68]	; (8001784 <main+0xdc>)
 800173e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0fb      	beq.n	800173c <main+0x94>
//				DAC->DHR12R1 = 0; //set DAC output voltage to "off" state, or 0V
//				DAC->SWTRIGR |= DAC_SWTRIGR_SWTRIG1;
//				juicer = 0;
//			}

			if(adcFlag)
 8001744:	4b10      	ldr	r3, [pc, #64]	; (8001788 <main+0xe0>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <main+0xaa>
			{
				//printf("%d\r\n", valueADC);
				adcFlag = RESET;
 800174c:	4b0e      	ldr	r3, [pc, #56]	; (8001788 <main+0xe0>)
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
			}
			//HAL_ADC_Start(&hadc1);
//			HAL_Delay(1);

			__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 8001752:	4b04      	ldr	r3, [pc, #16]	; (8001764 <main+0xbc>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4b02      	ldr	r3, [pc, #8]	; (8001764 <main+0xbc>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f022 0204 	bic.w	r2, r2, #4
 8001760:	601a      	str	r2, [r3, #0]
		if(TIM6->CNT != 0)
 8001762:	e7eb      	b.n	800173c <main+0x94>
 8001764:	20000268 	.word	0x20000268
 8001768:	200001fc 	.word	0x200001fc
 800176c:	20000328 	.word	0x20000328
 8001770:	200002c8 	.word	0x200002c8
 8001774:	200003cc 	.word	0x200003cc
 8001778:	20000380 	.word	0x20000380
 800177c:	20000418 	.word	0x20000418
 8001780:	20000334 	.word	0x20000334
 8001784:	40001000 	.word	0x40001000
 8001788:	2000032c 	.word	0x2000032c

0800178c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b094      	sub	sp, #80	; 0x50
 8001790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001792:	f107 0318 	add.w	r3, r7, #24
 8001796:	2238      	movs	r2, #56	; 0x38
 8001798:	2100      	movs	r1, #0
 800179a:	4618      	mov	r0, r3
 800179c:	f006 f9e2 	bl	8007b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80017b2:	f003 fad1 	bl	8004d58 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017b6:	2302      	movs	r3, #2
 80017b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017be:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017c0:	2340      	movs	r3, #64	; 0x40
 80017c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c4:	2302      	movs	r3, #2
 80017c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017c8:	2302      	movs	r3, #2
 80017ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80017cc:	2301      	movs	r3, #1
 80017ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 15;
 80017d0:	230f      	movs	r3, #15
 80017d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017d4:	2302      	movs	r3, #2
 80017d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017d8:	2302      	movs	r3, #2
 80017da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017dc:	2302      	movs	r3, #2
 80017de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e0:	f107 0318 	add.w	r3, r7, #24
 80017e4:	4618      	mov	r0, r3
 80017e6:	f003 fb5b 	bl	8004ea0 <HAL_RCC_OscConfig>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80017f0:	f000 f828 	bl	8001844 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f4:	230f      	movs	r3, #15
 80017f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f8:	2303      	movs	r3, #3
 80017fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001800:	2300      	movs	r3, #0
 8001802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	2103      	movs	r1, #3
 800180c:	4618      	mov	r0, r3
 800180e:	f003 fe5f 	bl	80054d0 <HAL_RCC_ClockConfig>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001818:	f000 f814 	bl	8001844 <Error_Handler>
  }
}
 800181c:	bf00      	nop
 800181e:	3750      	adds	r7, #80	; 0x50
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	adcFlag = SET;
 800182c:	4b04      	ldr	r3, [pc, #16]	; (8001840 <HAL_ADC_ConvCpltCallback+0x1c>)
 800182e:	2201      	movs	r2, #1
 8001830:	601a      	str	r2, [r3, #0]
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	2000032c 	.word	0x2000032c

08001844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001848:	b672      	cpsid	i
}
 800184a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while(1)
 800184c:	e7fe      	b.n	800184c <Error_Handler+0x8>
	...

08001850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <HAL_MspInit+0x44>)
 8001858:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800185a:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <HAL_MspInit+0x44>)
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	6613      	str	r3, [r2, #96]	; 0x60
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <HAL_MspInit+0x44>)
 8001864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <HAL_MspInit+0x44>)
 8001870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001872:	4a08      	ldr	r2, [pc, #32]	; (8001894 <HAL_MspInit+0x44>)
 8001874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001878:	6593      	str	r3, [r2, #88]	; 0x58
 800187a:	4b06      	ldr	r3, [pc, #24]	; (8001894 <HAL_MspInit+0x44>)
 800187c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800187e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000

08001898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800189c:	e7fe      	b.n	800189c <NMI_Handler+0x4>

0800189e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a2:	e7fe      	b.n	80018a2 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	e7fe      	b.n	80018a8 <MemManage_Handler+0x4>

080018aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ae:	e7fe      	b.n	80018ae <BusFault_Handler+0x4>

080018b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b4:	e7fe      	b.n	80018b4 <UsageFault_Handler+0x4>

080018b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e4:	f000 fbb2 	bl	800204c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}

080018ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018f0:	4802      	ldr	r0, [pc, #8]	; (80018fc <DMA1_Channel1_IRQHandler+0x10>)
 80018f2:	f002 fe22 	bl	800453a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000268 	.word	0x20000268

08001900 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001904:	4802      	ldr	r0, [pc, #8]	; (8001910 <ADC1_2_IRQHandler+0x10>)
 8001906:	f001 f889 	bl	8002a1c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	200001fc 	.word	0x200001fc

08001914 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return 1;
 8001918:	2301      	movs	r3, #1
}
 800191a:	4618      	mov	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <_kill>:

int _kill(int pid, int sig)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800192e:	f006 f8ef 	bl	8007b10 <__errno>
 8001932:	4603      	mov	r3, r0
 8001934:	2216      	movs	r2, #22
 8001936:	601a      	str	r2, [r3, #0]
  return -1;
 8001938:	f04f 33ff 	mov.w	r3, #4294967295
}
 800193c:	4618      	mov	r0, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <_exit>:

void _exit (int status)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800194c:	f04f 31ff 	mov.w	r1, #4294967295
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ffe7 	bl	8001924 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001956:	e7fe      	b.n	8001956 <_exit+0x12>

08001958 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	e00a      	b.n	8001980 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800196a:	f3af 8000 	nop.w
 800196e:	4601      	mov	r1, r0
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	1c5a      	adds	r2, r3, #1
 8001974:	60ba      	str	r2, [r7, #8]
 8001976:	b2ca      	uxtb	r2, r1
 8001978:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	3301      	adds	r3, #1
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	697a      	ldr	r2, [r7, #20]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	429a      	cmp	r2, r3
 8001986:	dbf0      	blt.n	800196a <_read+0x12>
  }

  return len;
 8001988:	687b      	ldr	r3, [r7, #4]
}
 800198a:	4618      	mov	r0, r3
 800198c:	3718      	adds	r7, #24
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001992:	b480      	push	{r7}
 8001994:	b083      	sub	sp, #12
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019ba:	605a      	str	r2, [r3, #4]
  return 0;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <_isatty>:

int _isatty(int file)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019d2:	2301      	movs	r3, #1
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3714      	adds	r7, #20
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a04:	4a14      	ldr	r2, [pc, #80]	; (8001a58 <_sbrk+0x5c>)
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <_sbrk+0x60>)
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a10:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d102      	bne.n	8001a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a18:	4b11      	ldr	r3, [pc, #68]	; (8001a60 <_sbrk+0x64>)
 8001a1a:	4a12      	ldr	r2, [pc, #72]	; (8001a64 <_sbrk+0x68>)
 8001a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d207      	bcs.n	8001a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a2c:	f006 f870 	bl	8007b10 <__errno>
 8001a30:	4603      	mov	r3, r0
 8001a32:	220c      	movs	r2, #12
 8001a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	e009      	b.n	8001a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a42:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <_sbrk+0x64>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <_sbrk+0x64>)
 8001a4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20008000 	.word	0x20008000
 8001a5c:	00000400 	.word	0x00000400
 8001a60:	20000330 	.word	0x20000330
 8001a64:	20000508 	.word	0x20000508

08001a68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a6c:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <SystemInit+0x20>)
 8001a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a72:	4a05      	ldr	r2, [pc, #20]	; (8001a88 <SystemInit+0x20>)
 8001a74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	e000ed00 	.word	0xe000ed00

08001a8c <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	; 0x28
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a92:	f107 031c 	add.w	r3, r7, #28
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9e:	463b      	mov	r3, r7
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
 8001aac:	615a      	str	r2, [r3, #20]
 8001aae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ab0:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001ab2:	4a22      	ldr	r2, [pc, #136]	; (8001b3c <MX_TIM3_Init+0xb0>)
 8001ab4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001ab8:	2201      	movs	r2, #1
 8001aba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abc:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 29;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001ac4:	221d      	movs	r2, #29
 8001ac6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac8:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001ad4:	4818      	ldr	r0, [pc, #96]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001ad6:	f004 f9c1 	bl	8005e5c <HAL_TIM_OC_Init>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001ae0:	f7ff feb0 	bl	8001844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ae4:	2320      	movs	r3, #32
 8001ae6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001aec:	f107 031c 	add.w	r3, r7, #28
 8001af0:	4619      	mov	r1, r3
 8001af2:	4811      	ldr	r0, [pc, #68]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001af4:	f005 f920 	bl	8006d38 <HAL_TIMEx_MasterConfigSynchronization>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001afe:	f7ff fea1 	bl	8001844 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001b02:	2330      	movs	r3, #48	; 0x30
 8001b04:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b12:	463b      	mov	r3, r7
 8001b14:	2200      	movs	r2, #0
 8001b16:	4619      	mov	r1, r3
 8001b18:	4807      	ldr	r0, [pc, #28]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001b1a:	f004 fb51 	bl	80061c0 <HAL_TIM_OC_ConfigChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b24:	f7ff fe8e 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b28:	4803      	ldr	r0, [pc, #12]	; (8001b38 <MX_TIM3_Init+0xac>)
 8001b2a:	f000 f937 	bl	8001d9c <HAL_TIM_MspPostInit>

}
 8001b2e:	bf00      	nop
 8001b30:	3728      	adds	r7, #40	; 0x28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000334 	.word	0x20000334
 8001b3c:	40000400 	.word	0x40000400

08001b40 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b50:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001b52:	4a1a      	ldr	r2, [pc, #104]	; (8001bbc <MX_TIM6_Init+0x7c>)
 8001b54:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 40000;
 8001b56:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001b58:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001b5c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5e:	4b16      	ldr	r3, [pc, #88]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20999;
 8001b64:	4b14      	ldr	r3, [pc, #80]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001b66:	f245 2207 	movw	r2, #20999	; 0x5207
 8001b6a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6c:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b72:	4811      	ldr	r0, [pc, #68]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001b74:	f004 f8b8 	bl	8005ce8 <HAL_TIM_Base_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001b7e:	f7ff fe61 	bl	8001844 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8001b82:	2108      	movs	r1, #8
 8001b84:	480c      	ldr	r0, [pc, #48]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001b86:	f004 fac1 	bl	800610c <HAL_TIM_OnePulse_Init>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM6_Init+0x54>
  {
    Error_Handler();
 8001b90:	f7ff fe58 	bl	8001844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b94:	2300      	movs	r3, #0
 8001b96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4805      	ldr	r0, [pc, #20]	; (8001bb8 <MX_TIM6_Init+0x78>)
 8001ba2:	f005 f8c9 	bl	8006d38 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM6_Init+0x70>
  {
    Error_Handler();
 8001bac:	f7ff fe4a 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001bb0:	bf00      	nop
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000380 	.word	0x20000380
 8001bbc:	40001000 	.word	0x40001000

08001bc0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001bd0:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <MX_TIM7_Init+0x64>)
 8001bd2:	4a15      	ldr	r2, [pc, #84]	; (8001c28 <MX_TIM7_Init+0x68>)
 8001bd4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1;
 8001bd6:	4b13      	ldr	r3, [pc, #76]	; (8001c24 <MX_TIM7_Init+0x64>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <MX_TIM7_Init+0x64>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 59;
 8001be2:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <MX_TIM7_Init+0x64>)
 8001be4:	223b      	movs	r2, #59	; 0x3b
 8001be6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001be8:	4b0e      	ldr	r3, [pc, #56]	; (8001c24 <MX_TIM7_Init+0x64>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001bee:	480d      	ldr	r0, [pc, #52]	; (8001c24 <MX_TIM7_Init+0x64>)
 8001bf0:	f004 f87a 	bl	8005ce8 <HAL_TIM_Base_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001bfa:	f7ff fe23 	bl	8001844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bfe:	2320      	movs	r3, #32
 8001c00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4806      	ldr	r0, [pc, #24]	; (8001c24 <MX_TIM7_Init+0x64>)
 8001c0c:	f005 f894 	bl	8006d38 <HAL_TIMEx_MasterConfigSynchronization>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001c16:	f7ff fe15 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	200003cc 	.word	0x200003cc
 8001c28:	40001400 	.word	0x40001400

08001c2c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b088      	sub	sp, #32
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001c4a:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c4c:	4a1e      	ldr	r2, [pc, #120]	; (8001cc8 <MX_TIM15_Init+0x9c>)
 8001c4e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1;
 8001c50:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c56:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 29;
 8001c5c:	4b19      	ldr	r3, [pc, #100]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c5e:	221d      	movs	r2, #29
 8001c60:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c62:	4b18      	ldr	r3, [pc, #96]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001c68:	4b16      	ldr	r3, [pc, #88]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6e:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001c74:	4813      	ldr	r0, [pc, #76]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c76:	f004 f837 	bl	8005ce8 <HAL_TIM_Base_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 8001c80:	f7ff fde0 	bl	8001844 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c88:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001c8a:	f107 0310 	add.w	r3, r7, #16
 8001c8e:	4619      	mov	r1, r3
 8001c90:	480c      	ldr	r0, [pc, #48]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001c92:	f004 fb0f 	bl	80062b4 <HAL_TIM_ConfigClockSource>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 8001c9c:	f7ff fdd2 	bl	8001844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ca0:	2320      	movs	r3, #32
 8001ca2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001ca8:	1d3b      	adds	r3, r7, #4
 8001caa:	4619      	mov	r1, r3
 8001cac:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <MX_TIM15_Init+0x98>)
 8001cae:	f005 f843 	bl	8006d38 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 8001cb8:	f7ff fdc4 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001cbc:	bf00      	nop
 8001cbe:	3720      	adds	r7, #32
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000418 	.word	0x20000418
 8001cc8:	40014000 	.word	0x40014000

08001ccc <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM3)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <HAL_TIM_OC_MspInit+0x38>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d10b      	bne.n	8001cf6 <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <HAL_TIM_OC_MspInit+0x3c>)
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce2:	4a09      	ldr	r2, [pc, #36]	; (8001d08 <HAL_TIM_OC_MspInit+0x3c>)
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	6593      	str	r3, [r2, #88]	; 0x58
 8001cea:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <HAL_TIM_OC_MspInit+0x3c>)
 8001cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40000400 	.word	0x40000400
 8001d08:	40021000 	.word	0x40021000

08001d0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b087      	sub	sp, #28
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a1c      	ldr	r2, [pc, #112]	; (8001d8c <HAL_TIM_Base_MspInit+0x80>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d10c      	bne.n	8001d38 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d1e:	4b1c      	ldr	r3, [pc, #112]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d22:	4a1b      	ldr	r2, [pc, #108]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d24:	f043 0310 	orr.w	r3, r3, #16
 8001d28:	6593      	str	r3, [r2, #88]	; 0x58
 8001d2a:	4b19      	ldr	r3, [pc, #100]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8001d36:	e022      	b.n	8001d7e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM7)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a15      	ldr	r2, [pc, #84]	; (8001d94 <HAL_TIM_Base_MspInit+0x88>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d10c      	bne.n	8001d5c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001d42:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d46:	4a12      	ldr	r2, [pc, #72]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d48:	f043 0320 	orr.w	r3, r3, #32
 8001d4c:	6593      	str	r3, [r2, #88]	; 0x58
 8001d4e:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d52:	f003 0320 	and.w	r3, r3, #32
 8001d56:	613b      	str	r3, [r7, #16]
 8001d58:	693b      	ldr	r3, [r7, #16]
}
 8001d5a:	e010      	b.n	8001d7e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM15)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a0d      	ldr	r2, [pc, #52]	; (8001d98 <HAL_TIM_Base_MspInit+0x8c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d10b      	bne.n	8001d7e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001d66:	4b0a      	ldr	r3, [pc, #40]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6a:	4a09      	ldr	r2, [pc, #36]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d70:	6613      	str	r3, [r2, #96]	; 0x60
 8001d72:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <HAL_TIM_Base_MspInit+0x84>)
 8001d74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
}
 8001d7e:	bf00      	nop
 8001d80:	371c      	adds	r7, #28
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40001000 	.word	0x40001000
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40001400 	.word	0x40001400
 8001d98:	40014000 	.word	0x40014000

08001d9c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 030c 	add.w	r3, r7, #12
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a11      	ldr	r2, [pc, #68]	; (8001e00 <HAL_TIM_MspPostInit+0x64>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d11b      	bne.n	8001df6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dbe:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <HAL_TIM_MspPostInit+0x68>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc2:	4a10      	ldr	r2, [pc, #64]	; (8001e04 <HAL_TIM_MspPostInit+0x68>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dca:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <HAL_TIM_MspPostInit+0x68>)
 8001dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001dd6:	2310      	movs	r3, #16
 8001dd8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001de6:	2302      	movs	r3, #2
 8001de8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dea:	f107 030c 	add.w	r3, r7, #12
 8001dee:	4619      	mov	r1, r3
 8001df0:	4805      	ldr	r0, [pc, #20]	; (8001e08 <HAL_TIM_MspPostInit+0x6c>)
 8001df2:	f002 fcf1 	bl	80047d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001df6:	bf00      	nop
 8001df8:	3720      	adds	r7, #32
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40000400 	.word	0x40000400
 8001e04:	40021000 	.word	0x40021000
 8001e08:	48000400 	.word	0x48000400

08001e0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e10:	4b22      	ldr	r3, [pc, #136]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e12:	4a23      	ldr	r2, [pc, #140]	; (8001ea0 <MX_USART2_UART_Init+0x94>)
 8001e14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e16:	4b21      	ldr	r3, [pc, #132]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1e:	4b1f      	ldr	r3, [pc, #124]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e24:	4b1d      	ldr	r3, [pc, #116]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e2a:	4b1c      	ldr	r3, [pc, #112]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e30:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e32:	220c      	movs	r2, #12
 8001e34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e36:	4b19      	ldr	r3, [pc, #100]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e3c:	4b17      	ldr	r3, [pc, #92]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e42:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e48:	4b14      	ldr	r3, [pc, #80]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e4e:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e54:	4811      	ldr	r0, [pc, #68]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e56:	f004 fff1 	bl	8006e3c <HAL_UART_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001e60:	f7ff fcf0 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e64:	2100      	movs	r1, #0
 8001e66:	480d      	ldr	r0, [pc, #52]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e68:	f005 fd88 	bl	800797c <HAL_UARTEx_SetTxFifoThreshold>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e72:	f7ff fce7 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e76:	2100      	movs	r1, #0
 8001e78:	4808      	ldr	r0, [pc, #32]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e7a:	f005 fdbd 	bl	80079f8 <HAL_UARTEx_SetRxFifoThreshold>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001e84:	f7ff fcde 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001e88:	4804      	ldr	r0, [pc, #16]	; (8001e9c <MX_USART2_UART_Init+0x90>)
 8001e8a:	f005 fd3e 	bl	800790a <HAL_UARTEx_DisableFifoMode>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001e94:	f7ff fcd6 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000464 	.word	0x20000464
 8001ea0:	40004400 	.word	0x40004400

08001ea4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b09a      	sub	sp, #104	; 0x68
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ebc:	f107 0310 	add.w	r3, r7, #16
 8001ec0:	2244      	movs	r2, #68	; 0x44
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f005 fe4d 	bl	8007b64 <memset>
  if(uartHandle->Instance==USART2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a1f      	ldr	r2, [pc, #124]	; (8001f4c <HAL_UART_MspInit+0xa8>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d136      	bne.n	8001f42 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f003 fd11 	bl	8005908 <HAL_RCCEx_PeriphCLKConfig>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001eec:	f7ff fcaa 	bl	8001844 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ef0:	4b17      	ldr	r3, [pc, #92]	; (8001f50 <HAL_UART_MspInit+0xac>)
 8001ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef4:	4a16      	ldr	r2, [pc, #88]	; (8001f50 <HAL_UART_MspInit+0xac>)
 8001ef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001efa:	6593      	str	r3, [r2, #88]	; 0x58
 8001efc:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <HAL_UART_MspInit+0xac>)
 8001efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f08:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <HAL_UART_MspInit+0xac>)
 8001f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0c:	4a10      	ldr	r2, [pc, #64]	; (8001f50 <HAL_UART_MspInit+0xac>)
 8001f0e:	f043 0301 	orr.w	r3, r3, #1
 8001f12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f14:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_UART_MspInit+0xac>)
 8001f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	60bb      	str	r3, [r7, #8]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f20:	230c      	movs	r3, #12
 8001f22:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f30:	2307      	movs	r3, #7
 8001f32:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f34:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f3e:	f002 fc4b 	bl	80047d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f42:	bf00      	nop
 8001f44:	3768      	adds	r7, #104	; 0x68
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40004400 	.word	0x40004400
 8001f50:	40021000 	.word	0x40021000

08001f54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f54:	480d      	ldr	r0, [pc, #52]	; (8001f8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f56:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f58:	480d      	ldr	r0, [pc, #52]	; (8001f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f5a:	490e      	ldr	r1, [pc, #56]	; (8001f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f5c:	4a0e      	ldr	r2, [pc, #56]	; (8001f98 <LoopForever+0xe>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f60:	e002      	b.n	8001f68 <LoopCopyDataInit>

08001f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f66:	3304      	adds	r3, #4

08001f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f6c:	d3f9      	bcc.n	8001f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f6e:	4a0b      	ldr	r2, [pc, #44]	; (8001f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f70:	4c0b      	ldr	r4, [pc, #44]	; (8001fa0 <LoopForever+0x16>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f74:	e001      	b.n	8001f7a <LoopFillZerobss>

08001f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f78:	3204      	adds	r2, #4

08001f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f7c:	d3fb      	bcc.n	8001f76 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f7e:	f7ff fd73 	bl	8001a68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f82:	f005 fdcb 	bl	8007b1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f86:	f7ff fb8f 	bl	80016a8 <main>

08001f8a <LoopForever>:

LoopForever:
    b LoopForever
 8001f8a:	e7fe      	b.n	8001f8a <LoopForever>
  ldr   r0, =_estack
 8001f8c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f94:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f98:	0800c964 	.word	0x0800c964
  ldr r2, =_sbss
 8001f9c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fa0:	20000508 	.word	0x20000508

08001fa4 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fa4:	e7fe      	b.n	8001fa4 <COMP1_2_3_IRQHandler>

08001fa6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fac:	2300      	movs	r3, #0
 8001fae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f001 ff0b 	bl	8003dcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	f000 f80e 	bl	8001fd8 <HAL_InitTick>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d002      	beq.n	8001fc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	71fb      	strb	r3, [r7, #7]
 8001fc6:	e001      	b.n	8001fcc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fc8:	f7ff fc42 	bl	8001850 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fcc:	79fb      	ldrb	r3, [r7, #7]

}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001fe4:	4b16      	ldr	r3, [pc, #88]	; (8002040 <HAL_InitTick+0x68>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d022      	beq.n	8002032 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001fec:	4b15      	ldr	r3, [pc, #84]	; (8002044 <HAL_InitTick+0x6c>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b13      	ldr	r3, [pc, #76]	; (8002040 <HAL_InitTick+0x68>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ff8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002000:	4618      	mov	r0, r3
 8002002:	f001 ff16 	bl	8003e32 <HAL_SYSTICK_Config>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10f      	bne.n	800202c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b0f      	cmp	r3, #15
 8002010:	d809      	bhi.n	8002026 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002012:	2200      	movs	r2, #0
 8002014:	6879      	ldr	r1, [r7, #4]
 8002016:	f04f 30ff 	mov.w	r0, #4294967295
 800201a:	f001 fee2 	bl	8003de2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800201e:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <HAL_InitTick+0x70>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	e007      	b.n	8002036 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	73fb      	strb	r3, [r7, #15]
 800202a:	e004      	b.n	8002036 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	73fb      	strb	r3, [r7, #15]
 8002030:	e001      	b.n	8002036 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002036:	7bfb      	ldrb	r3, [r7, #15]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000008 	.word	0x20000008
 8002044:	20000000 	.word	0x20000000
 8002048:	20000004 	.word	0x20000004

0800204c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002050:	4b05      	ldr	r3, [pc, #20]	; (8002068 <HAL_IncTick+0x1c>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b05      	ldr	r3, [pc, #20]	; (800206c <HAL_IncTick+0x20>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4413      	add	r3, r2
 800205a:	4a03      	ldr	r2, [pc, #12]	; (8002068 <HAL_IncTick+0x1c>)
 800205c:	6013      	str	r3, [r2, #0]
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	200004f4 	.word	0x200004f4
 800206c:	20000008 	.word	0x20000008

08002070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return uwTick;
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <HAL_GetTick+0x14>)
 8002076:	681b      	ldr	r3, [r3, #0]
}
 8002078:	4618      	mov	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	200004f4 	.word	0x200004f4

08002088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002090:	f7ff ffee 	bl	8002070 <HAL_GetTick>
 8002094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a0:	d004      	beq.n	80020ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020a2:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <HAL_Delay+0x40>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	4413      	add	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020ac:	bf00      	nop
 80020ae:	f7ff ffdf 	bl	8002070 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d8f7      	bhi.n	80020ae <HAL_Delay+0x26>
  {
  }
}
 80020be:	bf00      	nop
 80020c0:	bf00      	nop
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000008 	.word	0x20000008

080020cc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	431a      	orrs	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	609a      	str	r2, [r3, #8]
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	609a      	str	r2, [r3, #8]
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002128:	4618      	mov	r0, r3
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002134:	b480      	push	{r7}
 8002136:	b087      	sub	sp, #28
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
 8002140:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	3360      	adds	r3, #96	; 0x60
 8002146:	461a      	mov	r2, r3
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4413      	add	r3, r2
 800214e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <LL_ADC_SetOffset+0x44>)
 8002156:	4013      	ands	r3, r2
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	4313      	orrs	r3, r2
 8002164:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800216c:	bf00      	nop
 800216e:	371c      	adds	r7, #28
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	03fff000 	.word	0x03fff000

0800217c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3360      	adds	r3, #96	; 0x60
 800218a:	461a      	mov	r2, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800219c:	4618      	mov	r0, r3
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b087      	sub	sp, #28
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	3360      	adds	r3, #96	; 0x60
 80021b8:	461a      	mov	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	431a      	orrs	r2, r3
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80021d2:	bf00      	nop
 80021d4:	371c      	adds	r7, #28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80021de:	b480      	push	{r7}
 80021e0:	b087      	sub	sp, #28
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3360      	adds	r3, #96	; 0x60
 80021ee:	461a      	mov	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	431a      	orrs	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002208:	bf00      	nop
 800220a:	371c      	adds	r7, #28
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002214:	b480      	push	{r7}
 8002216:	b087      	sub	sp, #28
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	3360      	adds	r3, #96	; 0x60
 8002224:	461a      	mov	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	431a      	orrs	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800223e:	bf00      	nop
 8002240:	371c      	adds	r7, #28
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800224a:	b480      	push	{r7}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	615a      	str	r2, [r3, #20]
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002284:	2301      	movs	r3, #1
 8002286:	e000      	b.n	800228a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002296:	b480      	push	{r7}
 8002298:	b087      	sub	sp, #28
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	3330      	adds	r3, #48	; 0x30
 80022a6:	461a      	mov	r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	0a1b      	lsrs	r3, r3, #8
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	f003 030c 	and.w	r3, r3, #12
 80022b2:	4413      	add	r3, r2
 80022b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	f003 031f 	and.w	r3, r3, #31
 80022c0:	211f      	movs	r1, #31
 80022c2:	fa01 f303 	lsl.w	r3, r1, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	401a      	ands	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	0e9b      	lsrs	r3, r3, #26
 80022ce:	f003 011f 	and.w	r1, r3, #31
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	fa01 f303 	lsl.w	r3, r1, r3
 80022dc:	431a      	orrs	r2, r3
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022e2:	bf00      	nop
 80022e4:	371c      	adds	r7, #28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fa:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002314:	b480      	push	{r7}
 8002316:	b087      	sub	sp, #28
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	3314      	adds	r3, #20
 8002324:	461a      	mov	r2, r3
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	0e5b      	lsrs	r3, r3, #25
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	4413      	add	r3, r2
 8002332:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	0d1b      	lsrs	r3, r3, #20
 800233c:	f003 031f 	and.w	r3, r3, #31
 8002340:	2107      	movs	r1, #7
 8002342:	fa01 f303 	lsl.w	r3, r1, r3
 8002346:	43db      	mvns	r3, r3
 8002348:	401a      	ands	r2, r3
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	0d1b      	lsrs	r3, r3, #20
 800234e:	f003 031f 	and.w	r3, r3, #31
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	fa01 f303 	lsl.w	r3, r1, r3
 8002358:	431a      	orrs	r2, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800235e:	bf00      	nop
 8002360:	371c      	adds	r7, #28
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a0f      	ldr	r2, [pc, #60]	; (80023b8 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d10a      	bne.n	8002396 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800238c:	431a      	orrs	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002394:	e00a      	b.n	80023ac <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a2:	43db      	mvns	r3, r3
 80023a4:	401a      	ands	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80023ac:	bf00      	nop
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	407f0000 	.word	0x407f0000

080023bc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 031f 	and.w	r3, r3, #31
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002404:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	6093      	str	r3, [r2, #8]
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800242c:	d101      	bne.n	8002432 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002450:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002454:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002478:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800247c:	d101      	bne.n	8002482 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80024a4:	f043 0201 	orr.w	r2, r3, #1
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80024cc:	f043 0202 	orr.w	r2, r3, #2
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d101      	bne.n	80024f8 <LL_ADC_IsEnabled+0x18>
 80024f4:	2301      	movs	r3, #1
 80024f6:	e000      	b.n	80024fa <LL_ADC_IsEnabled+0x1a>
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b02      	cmp	r3, #2
 8002518:	d101      	bne.n	800251e <LL_ADC_IsDisableOngoing+0x18>
 800251a:	2301      	movs	r3, #1
 800251c:	e000      	b.n	8002520 <LL_ADC_IsDisableOngoing+0x1a>
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800253c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002540:	f043 0204 	orr.w	r2, r3, #4
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b04      	cmp	r3, #4
 8002566:	d101      	bne.n	800256c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002568:	2301      	movs	r3, #1
 800256a:	e000      	b.n	800256e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800257a:	b480      	push	{r7}
 800257c:	b083      	sub	sp, #12
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 0308 	and.w	r3, r3, #8
 800258a:	2b08      	cmp	r3, #8
 800258c:	d101      	bne.n	8002592 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800258e:	2301      	movs	r3, #1
 8002590:	e000      	b.n	8002594 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025a0:	b590      	push	{r4, r7, lr}
 80025a2:	b089      	sub	sp, #36	; 0x24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e177      	b.n	80028aa <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d109      	bne.n	80025dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f7fe fdb7 	bl	800113c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff ff19 	bl	8002418 <LL_ADC_IsDeepPowerDownEnabled>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d004      	beq.n	80025f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff feff 	bl	80023f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff ff34 	bl	8002468 <LL_ADC_IsInternalRegulatorEnabled>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d115      	bne.n	8002632 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff ff18 	bl	8002440 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002610:	4b9c      	ldr	r3, [pc, #624]	; (8002884 <HAL_ADC_Init+0x2e4>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	099b      	lsrs	r3, r3, #6
 8002616:	4a9c      	ldr	r2, [pc, #624]	; (8002888 <HAL_ADC_Init+0x2e8>)
 8002618:	fba2 2303 	umull	r2, r3, r2, r3
 800261c:	099b      	lsrs	r3, r3, #6
 800261e:	3301      	adds	r3, #1
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002624:	e002      	b.n	800262c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	3b01      	subs	r3, #1
 800262a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f9      	bne.n	8002626 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff ff16 	bl	8002468 <LL_ADC_IsInternalRegulatorEnabled>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10d      	bne.n	800265e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002646:	f043 0210 	orr.w	r2, r3, #16
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002652:	f043 0201 	orr.w	r2, r3, #1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff ff76 	bl	8002554 <LL_ADC_REG_IsConversionOngoing>
 8002668:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800266e:	f003 0310 	and.w	r3, r3, #16
 8002672:	2b00      	cmp	r3, #0
 8002674:	f040 8110 	bne.w	8002898 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	2b00      	cmp	r3, #0
 800267c:	f040 810c 	bne.w	8002898 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002684:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002688:	f043 0202 	orr.w	r2, r3, #2
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff23 	bl	80024e0 <LL_ADC_IsEnabled>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d111      	bne.n	80026c4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026a0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80026a4:	f7ff ff1c 	bl	80024e0 <LL_ADC_IsEnabled>
 80026a8:	4604      	mov	r4, r0
 80026aa:	4878      	ldr	r0, [pc, #480]	; (800288c <HAL_ADC_Init+0x2ec>)
 80026ac:	f7ff ff18 	bl	80024e0 <LL_ADC_IsEnabled>
 80026b0:	4603      	mov	r3, r0
 80026b2:	4323      	orrs	r3, r4
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d105      	bne.n	80026c4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	4619      	mov	r1, r3
 80026be:	4874      	ldr	r0, [pc, #464]	; (8002890 <HAL_ADC_Init+0x2f0>)
 80026c0:	f7ff fd04 	bl	80020cc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	7f5b      	ldrb	r3, [r3, #29]
 80026c8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026ce:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80026d4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80026da:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026e2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d106      	bne.n	8002700 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f6:	3b01      	subs	r3, #1
 80026f8:	045b      	lsls	r3, r3, #17
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002704:	2b00      	cmp	r3, #0
 8002706:	d009      	beq.n	800271c <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002714:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4313      	orrs	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	4b5c      	ldr	r3, [pc, #368]	; (8002894 <HAL_ADC_Init+0x2f4>)
 8002724:	4013      	ands	r3, r2
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	69b9      	ldr	r1, [r7, #24]
 800272c:	430b      	orrs	r3, r1
 800272e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff ff02 	bl	8002554 <LL_ADC_REG_IsConversionOngoing>
 8002750:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff ff0f 	bl	800257a <LL_ADC_INJ_IsConversionOngoing>
 800275c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d16d      	bne.n	8002840 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d16a      	bne.n	8002840 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800276e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002776:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002786:	f023 0302 	bic.w	r3, r3, #2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	69b9      	ldr	r1, [r7, #24]
 8002790:	430b      	orrs	r3, r1
 8002792:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d017      	beq.n	80027cc <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	691a      	ldr	r2, [r3, #16]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80027aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80027b4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80027b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6911      	ldr	r1, [r2, #16]
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6812      	ldr	r2, [r2, #0]
 80027c4:	430b      	orrs	r3, r1
 80027c6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80027ca:	e013      	b.n	80027f4 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	691a      	ldr	r2, [r3, #16]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80027da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6812      	ldr	r2, [r2, #0]
 80027e8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80027ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027f0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d118      	bne.n	8002830 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002808:	f023 0304 	bic.w	r3, r3, #4
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002814:	4311      	orrs	r1, r2
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800281a:	4311      	orrs	r1, r2
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002820:	430a      	orrs	r2, r1
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f042 0201 	orr.w	r2, r2, #1
 800282c:	611a      	str	r2, [r3, #16]
 800282e:	e007      	b.n	8002840 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	691a      	ldr	r2, [r3, #16]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f022 0201 	bic.w	r2, r2, #1
 800283e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	695b      	ldr	r3, [r3, #20]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d10c      	bne.n	8002862 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	f023 010f 	bic.w	r1, r3, #15
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a1b      	ldr	r3, [r3, #32]
 8002856:	1e5a      	subs	r2, r3, #1
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	631a      	str	r2, [r3, #48]	; 0x30
 8002860:	e007      	b.n	8002872 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 020f 	bic.w	r2, r2, #15
 8002870:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002876:	f023 0303 	bic.w	r3, r3, #3
 800287a:	f043 0201 	orr.w	r2, r3, #1
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	65da      	str	r2, [r3, #92]	; 0x5c
 8002882:	e011      	b.n	80028a8 <HAL_ADC_Init+0x308>
 8002884:	20000000 	.word	0x20000000
 8002888:	053e2d63 	.word	0x053e2d63
 800288c:	50000100 	.word	0x50000100
 8002890:	50000300 	.word	0x50000300
 8002894:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800289c:	f043 0210 	orr.w	r2, r3, #16
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3724      	adds	r7, #36	; 0x24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd90      	pop	{r4, r7, pc}
 80028b2:	bf00      	nop

080028b4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028c0:	4851      	ldr	r0, [pc, #324]	; (8002a08 <HAL_ADC_Start_DMA+0x154>)
 80028c2:	f7ff fd7b 	bl	80023bc <LL_ADC_GetMultimode>
 80028c6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fe41 	bl	8002554 <LL_ADC_REG_IsConversionOngoing>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f040 808f 	bne.w	80029f8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d101      	bne.n	80028e8 <HAL_ADC_Start_DMA+0x34>
 80028e4:	2302      	movs	r3, #2
 80028e6:	e08a      	b.n	80029fe <HAL_ADC_Start_DMA+0x14a>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d005      	beq.n	8002902 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	2b05      	cmp	r3, #5
 80028fa:	d002      	beq.n	8002902 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	2b09      	cmp	r3, #9
 8002900:	d173      	bne.n	80029ea <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 feb2 	bl	800366c <ADC_Enable>
 8002908:	4603      	mov	r3, r0
 800290a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800290c:	7dfb      	ldrb	r3, [r7, #23]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d166      	bne.n	80029e0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002916:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800291a:	f023 0301 	bic.w	r3, r3, #1
 800291e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a38      	ldr	r2, [pc, #224]	; (8002a0c <HAL_ADC_Start_DMA+0x158>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d002      	beq.n	8002936 <HAL_ADC_Start_DMA+0x82>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	e001      	b.n	800293a <HAL_ADC_Start_DMA+0x86>
 8002936:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	6812      	ldr	r2, [r2, #0]
 800293e:	4293      	cmp	r3, r2
 8002940:	d002      	beq.n	8002948 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d105      	bne.n	8002954 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800294c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002958:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d006      	beq.n	800296e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002964:	f023 0206 	bic.w	r2, r3, #6
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	661a      	str	r2, [r3, #96]	; 0x60
 800296c:	e002      	b.n	8002974 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002978:	4a25      	ldr	r2, [pc, #148]	; (8002a10 <HAL_ADC_Start_DMA+0x15c>)
 800297a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002980:	4a24      	ldr	r2, [pc, #144]	; (8002a14 <HAL_ADC_Start_DMA+0x160>)
 8002982:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002988:	4a23      	ldr	r2, [pc, #140]	; (8002a18 <HAL_ADC_Start_DMA+0x164>)
 800298a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	221c      	movs	r2, #28
 8002992:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f042 0210 	orr.w	r2, r2, #16
 80029aa:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68da      	ldr	r2, [r3, #12]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	3340      	adds	r3, #64	; 0x40
 80029c6:	4619      	mov	r1, r3
 80029c8:	68ba      	ldr	r2, [r7, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f001 fd3a 	bl	8004444 <HAL_DMA_Start_IT>
 80029d0:	4603      	mov	r3, r0
 80029d2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff fda7 	bl	800252c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80029de:	e00d      	b.n	80029fc <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80029e8:	e008      	b.n	80029fc <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80029f6:	e001      	b.n	80029fc <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029f8:	2302      	movs	r3, #2
 80029fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80029fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	50000300 	.word	0x50000300
 8002a0c:	50000100 	.word	0x50000100
 8002a10:	080037ef 	.word	0x080037ef
 8002a14:	080038c7 	.word	0x080038c7
 8002a18:	080038e3 	.word	0x080038e3

08002a1c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	; 0x28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002a24:	2300      	movs	r3, #0
 8002a26:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a38:	4883      	ldr	r0, [pc, #524]	; (8002c48 <HAL_ADC_IRQHandler+0x22c>)
 8002a3a:	f7ff fcbf 	bl	80023bc <LL_ADC_GetMultimode>
 8002a3e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d017      	beq.n	8002a7a <HAL_ADC_IRQHandler+0x5e>
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d012      	beq.n	8002a7a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a58:	f003 0310 	and.w	r3, r3, #16
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d105      	bne.n	8002a6c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a64:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f001 f82f 	bl	8003ad0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2202      	movs	r2, #2
 8002a78:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d004      	beq.n	8002a8e <HAL_ADC_IRQHandler+0x72>
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	f003 0304 	and.w	r3, r3, #4
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10a      	bne.n	8002aa4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f000 8085 	beq.w	8002ba4 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	f003 0308 	and.w	r3, r3, #8
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d07f      	beq.n	8002ba4 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa8:	f003 0310 	and.w	r3, r3, #16
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d105      	bne.n	8002abc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff fbd5 	bl	8002270 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d064      	beq.n	8002b96 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a5e      	ldr	r2, [pc, #376]	; (8002c4c <HAL_ADC_IRQHandler+0x230>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d002      	beq.n	8002adc <HAL_ADC_IRQHandler+0xc0>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	e001      	b.n	8002ae0 <HAL_ADC_IRQHandler+0xc4>
 8002adc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d008      	beq.n	8002afa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d005      	beq.n	8002afa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2b05      	cmp	r3, #5
 8002af2:	d002      	beq.n	8002afa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	2b09      	cmp	r3, #9
 8002af8:	d104      	bne.n	8002b04 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	623b      	str	r3, [r7, #32]
 8002b02:	e00d      	b.n	8002b20 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a50      	ldr	r2, [pc, #320]	; (8002c4c <HAL_ADC_IRQHandler+0x230>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d002      	beq.n	8002b14 <HAL_ADC_IRQHandler+0xf8>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	e001      	b.n	8002b18 <HAL_ADC_IRQHandler+0xfc>
 8002b14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b18:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d135      	bne.n	8002b96 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0308 	and.w	r3, r3, #8
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d12e      	bne.n	8002b96 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fd09 	bl	8002554 <LL_ADC_REG_IsConversionOngoing>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d11a      	bne.n	8002b7e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 020c 	bic.w	r2, r2, #12
 8002b56:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d112      	bne.n	8002b96 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b74:	f043 0201 	orr.w	r2, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b7c:	e00b      	b.n	8002b96 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b82:	f043 0210 	orr.w	r2, r3, #16
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b8e:	f043 0201 	orr.w	r2, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7fe fe44 	bl	8001824 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	220c      	movs	r2, #12
 8002ba2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	f003 0320 	and.w	r3, r3, #32
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d004      	beq.n	8002bb8 <HAL_ADC_IRQHandler+0x19c>
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	f003 0320 	and.w	r3, r3, #32
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10b      	bne.n	8002bd0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 809e 	beq.w	8002d00 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 8098 	beq.w	8002d00 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd4:	f003 0310 	and.w	r3, r3, #16
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d105      	bne.n	8002be8 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff fb7e 	bl	80022ee <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002bf2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fb39 	bl	8002270 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bfe:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a11      	ldr	r2, [pc, #68]	; (8002c4c <HAL_ADC_IRQHandler+0x230>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d002      	beq.n	8002c10 <HAL_ADC_IRQHandler+0x1f4>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	e001      	b.n	8002c14 <HAL_ADC_IRQHandler+0x1f8>
 8002c10:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	6812      	ldr	r2, [r2, #0]
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d008      	beq.n	8002c2e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d005      	beq.n	8002c2e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	2b06      	cmp	r3, #6
 8002c26:	d002      	beq.n	8002c2e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2b07      	cmp	r3, #7
 8002c2c:	d104      	bne.n	8002c38 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	623b      	str	r3, [r7, #32]
 8002c36:	e011      	b.n	8002c5c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a03      	ldr	r2, [pc, #12]	; (8002c4c <HAL_ADC_IRQHandler+0x230>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d006      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x234>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	e005      	b.n	8002c54 <HAL_ADC_IRQHandler+0x238>
 8002c48:	50000300 	.word	0x50000300
 8002c4c:	50000100 	.word	0x50000100
 8002c50:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c54:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d047      	beq.n	8002cf2 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d007      	beq.n	8002c7c <HAL_ADC_IRQHandler+0x260>
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d03f      	beq.n	8002cf2 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002c72:	6a3b      	ldr	r3, [r7, #32]
 8002c74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d13a      	bne.n	8002cf2 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c86:	2b40      	cmp	r3, #64	; 0x40
 8002c88:	d133      	bne.n	8002cf2 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002c8a:	6a3b      	ldr	r3, [r7, #32]
 8002c8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d12e      	bne.n	8002cf2 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff fc6e 	bl	800257a <LL_ADC_INJ_IsConversionOngoing>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d11a      	bne.n	8002cda <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002cb2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d112      	bne.n	8002cf2 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd0:	f043 0201 	orr.w	r2, r3, #1
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	65da      	str	r2, [r3, #92]	; 0x5c
 8002cd8:	e00b      	b.n	8002cf2 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cde:	f043 0210 	orr.w	r2, r3, #16
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fec4 	bl	8003a80 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2260      	movs	r2, #96	; 0x60
 8002cfe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d011      	beq.n	8002d2e <HAL_ADC_IRQHandler+0x312>
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00c      	beq.n	8002d2e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d18:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f000 f89f 	bl	8002e64 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2280      	movs	r2, #128	; 0x80
 8002d2c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d012      	beq.n	8002d5e <HAL_ADC_IRQHandler+0x342>
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00d      	beq.n	8002d5e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d46:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 feaa 	bl	8003aa8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d5c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d012      	beq.n	8002d8e <HAL_ADC_IRQHandler+0x372>
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00d      	beq.n	8002d8e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d76:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fe9c 	bl	8003abc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d8c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d036      	beq.n	8002e06 <HAL_ADC_IRQHandler+0x3ea>
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	f003 0310 	and.w	r3, r3, #16
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d031      	beq.n	8002e06 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d102      	bne.n	8002db0 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8002daa:	2301      	movs	r3, #1
 8002dac:	627b      	str	r3, [r7, #36]	; 0x24
 8002dae:	e014      	b.n	8002dda <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d008      	beq.n	8002dc8 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002db6:	4825      	ldr	r0, [pc, #148]	; (8002e4c <HAL_ADC_IRQHandler+0x430>)
 8002db8:	f7ff fb0e 	bl	80023d8 <LL_ADC_GetMultiDMATransfer>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc6:	e008      	b.n	8002dda <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d10e      	bne.n	8002dfe <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002df0:	f043 0202 	orr.w	r2, r3, #2
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f000 f83d 	bl	8002e78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2210      	movs	r2, #16
 8002e04:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d018      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x426>
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d013      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e2a:	f043 0208 	orr.w	r2, r3, #8
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e3a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 fe29 	bl	8003a94 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002e42:	bf00      	nop
 8002e44:	3728      	adds	r7, #40	; 0x28
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	50000300 	.word	0x50000300

08002e50 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b0b6      	sub	sp, #216	; 0xd8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x22>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e3c8      	b.n	8003640 <HAL_ADC_ConfigChannel+0x7b4>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff fb4a 	bl	8002554 <LL_ADC_REG_IsConversionOngoing>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f040 83ad 	bne.w	8003622 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6818      	ldr	r0, [r3, #0]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	6859      	ldr	r1, [r3, #4]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	f7ff f9de 	bl	8002296 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff fb38 	bl	8002554 <LL_ADC_REG_IsConversionOngoing>
 8002ee4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fb44 	bl	800257a <LL_ADC_INJ_IsConversionOngoing>
 8002ef2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ef6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f040 81d9 	bne.w	80032b2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f040 81d4 	bne.w	80032b2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f12:	d10f      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6818      	ldr	r0, [r3, #0]
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	4619      	mov	r1, r3
 8002f20:	f7ff f9f8 	bl	8002314 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7ff f98c 	bl	800224a <LL_ADC_SetSamplingTimeCommonConfig>
 8002f32:	e00e      	b.n	8002f52 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6818      	ldr	r0, [r3, #0]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	6819      	ldr	r1, [r3, #0]
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	461a      	mov	r2, r3
 8002f42:	f7ff f9e7 	bl	8002314 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff f97c 	bl	800224a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	695a      	ldr	r2, [r3, #20]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	08db      	lsrs	r3, r3, #3
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	2b04      	cmp	r3, #4
 8002f72:	d022      	beq.n	8002fba <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6818      	ldr	r0, [r3, #0]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	6919      	ldr	r1, [r3, #16]
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002f84:	f7ff f8d6 	bl	8002134 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	6919      	ldr	r1, [r3, #16]
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	461a      	mov	r2, r3
 8002f96:	f7ff f922 	bl	80021de <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6818      	ldr	r0, [r3, #0]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	6919      	ldr	r1, [r3, #16]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	7f1b      	ldrb	r3, [r3, #28]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d102      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x124>
 8002faa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fae:	e000      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x126>
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	f7ff f92e 	bl	8002214 <LL_ADC_SetOffsetSaturation>
 8002fb8:	e17b      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff f8db 	bl	800217c <LL_ADC_GetOffsetChannel>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10a      	bne.n	8002fe6 <HAL_ADC_ConfigChannel+0x15a>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff f8d0 	bl	800217c <LL_ADC_GetOffsetChannel>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	0e9b      	lsrs	r3, r3, #26
 8002fe0:	f003 021f 	and.w	r2, r3, #31
 8002fe4:	e01e      	b.n	8003024 <HAL_ADC_ConfigChannel+0x198>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2100      	movs	r1, #0
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff f8c5 	bl	800217c <LL_ADC_GetOffsetChannel>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002ffc:	fa93 f3a3 	rbit	r3, r3
 8003000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003004:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003008:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800300c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d101      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003014:	2320      	movs	r3, #32
 8003016:	e004      	b.n	8003022 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003018:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800301c:	fab3 f383 	clz	r3, r3
 8003020:	b2db      	uxtb	r3, r3
 8003022:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800302c:	2b00      	cmp	r3, #0
 800302e:	d105      	bne.n	800303c <HAL_ADC_ConfigChannel+0x1b0>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	0e9b      	lsrs	r3, r3, #26
 8003036:	f003 031f 	and.w	r3, r3, #31
 800303a:	e018      	b.n	800306e <HAL_ADC_ConfigChannel+0x1e2>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003048:	fa93 f3a3 	rbit	r3, r3
 800304c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003050:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003054:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003058:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e004      	b.n	800306e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003064:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003068:	fab3 f383 	clz	r3, r3
 800306c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800306e:	429a      	cmp	r2, r3
 8003070:	d106      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2200      	movs	r2, #0
 8003078:	2100      	movs	r1, #0
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff f894 	bl	80021a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2101      	movs	r1, #1
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff f878 	bl	800217c <LL_ADC_GetOffsetChannel>
 800308c:	4603      	mov	r3, r0
 800308e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10a      	bne.n	80030ac <HAL_ADC_ConfigChannel+0x220>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2101      	movs	r1, #1
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff f86d 	bl	800217c <LL_ADC_GetOffsetChannel>
 80030a2:	4603      	mov	r3, r0
 80030a4:	0e9b      	lsrs	r3, r3, #26
 80030a6:	f003 021f 	and.w	r2, r3, #31
 80030aa:	e01e      	b.n	80030ea <HAL_ADC_ConfigChannel+0x25e>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2101      	movs	r1, #1
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7ff f862 	bl	800217c <LL_ADC_GetOffsetChannel>
 80030b8:	4603      	mov	r3, r0
 80030ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80030c2:	fa93 f3a3 	rbit	r3, r3
 80030c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80030ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80030ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80030d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80030da:	2320      	movs	r3, #32
 80030dc:	e004      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80030de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80030e2:	fab3 f383 	clz	r3, r3
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d105      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x276>
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	0e9b      	lsrs	r3, r3, #26
 80030fc:	f003 031f 	and.w	r3, r3, #31
 8003100:	e018      	b.n	8003134 <HAL_ADC_ConfigChannel+0x2a8>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800310e:	fa93 f3a3 	rbit	r3, r3
 8003112:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003116:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800311a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800311e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003126:	2320      	movs	r3, #32
 8003128:	e004      	b.n	8003134 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800312a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800312e:	fab3 f383 	clz	r3, r3
 8003132:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003134:	429a      	cmp	r2, r3
 8003136:	d106      	bne.n	8003146 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2200      	movs	r2, #0
 800313e:	2101      	movs	r1, #1
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff f831 	bl	80021a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2102      	movs	r1, #2
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff f815 	bl	800217c <LL_ADC_GetOffsetChannel>
 8003152:	4603      	mov	r3, r0
 8003154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003158:	2b00      	cmp	r3, #0
 800315a:	d10a      	bne.n	8003172 <HAL_ADC_ConfigChannel+0x2e6>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2102      	movs	r1, #2
 8003162:	4618      	mov	r0, r3
 8003164:	f7ff f80a 	bl	800217c <LL_ADC_GetOffsetChannel>
 8003168:	4603      	mov	r3, r0
 800316a:	0e9b      	lsrs	r3, r3, #26
 800316c:	f003 021f 	and.w	r2, r3, #31
 8003170:	e01e      	b.n	80031b0 <HAL_ADC_ConfigChannel+0x324>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2102      	movs	r1, #2
 8003178:	4618      	mov	r0, r3
 800317a:	f7fe ffff 	bl	800217c <LL_ADC_GetOffsetChannel>
 800317e:	4603      	mov	r3, r0
 8003180:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003184:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003188:	fa93 f3a3 	rbit	r3, r3
 800318c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003190:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003194:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003198:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80031a0:	2320      	movs	r3, #32
 80031a2:	e004      	b.n	80031ae <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80031a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d105      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x33c>
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	0e9b      	lsrs	r3, r3, #26
 80031c2:	f003 031f 	and.w	r3, r3, #31
 80031c6:	e016      	b.n	80031f6 <HAL_ADC_ConfigChannel+0x36a>
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80031d4:	fa93 f3a3 	rbit	r3, r3
 80031d8:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80031da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80031e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d101      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80031e8:	2320      	movs	r3, #32
 80031ea:	e004      	b.n	80031f6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80031ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80031f0:	fab3 f383 	clz	r3, r3
 80031f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d106      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2200      	movs	r2, #0
 8003200:	2102      	movs	r1, #2
 8003202:	4618      	mov	r0, r3
 8003204:	f7fe ffd0 	bl	80021a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2103      	movs	r1, #3
 800320e:	4618      	mov	r0, r3
 8003210:	f7fe ffb4 	bl	800217c <LL_ADC_GetOffsetChannel>
 8003214:	4603      	mov	r3, r0
 8003216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10a      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x3a8>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2103      	movs	r1, #3
 8003224:	4618      	mov	r0, r3
 8003226:	f7fe ffa9 	bl	800217c <LL_ADC_GetOffsetChannel>
 800322a:	4603      	mov	r3, r0
 800322c:	0e9b      	lsrs	r3, r3, #26
 800322e:	f003 021f 	and.w	r2, r3, #31
 8003232:	e017      	b.n	8003264 <HAL_ADC_ConfigChannel+0x3d8>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2103      	movs	r1, #3
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe ff9e 	bl	800217c <LL_ADC_GetOffsetChannel>
 8003240:	4603      	mov	r3, r0
 8003242:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800324c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800324e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003250:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003256:	2320      	movs	r3, #32
 8003258:	e003      	b.n	8003262 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800325a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800326c:	2b00      	cmp	r3, #0
 800326e:	d105      	bne.n	800327c <HAL_ADC_ConfigChannel+0x3f0>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	0e9b      	lsrs	r3, r3, #26
 8003276:	f003 031f 	and.w	r3, r3, #31
 800327a:	e011      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x414>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003282:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003284:	fa93 f3a3 	rbit	r3, r3
 8003288:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800328a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800328c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800328e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003294:	2320      	movs	r3, #32
 8003296:	e003      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800329a:	fab3 f383 	clz	r3, r3
 800329e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d106      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2200      	movs	r2, #0
 80032aa:	2103      	movs	r1, #3
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7fe ff7b 	bl	80021a8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff f912 	bl	80024e0 <LL_ADC_IsEnabled>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f040 8140 	bne.w	8003544 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	6819      	ldr	r1, [r3, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	461a      	mov	r2, r3
 80032d2:	f7ff f84b 	bl	800236c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	4a8f      	ldr	r2, [pc, #572]	; (8003518 <HAL_ADC_ConfigChannel+0x68c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	f040 8131 	bne.w	8003544 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10b      	bne.n	800330a <HAL_ADC_ConfigChannel+0x47e>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	0e9b      	lsrs	r3, r3, #26
 80032f8:	3301      	adds	r3, #1
 80032fa:	f003 031f 	and.w	r3, r3, #31
 80032fe:	2b09      	cmp	r3, #9
 8003300:	bf94      	ite	ls
 8003302:	2301      	movls	r3, #1
 8003304:	2300      	movhi	r3, #0
 8003306:	b2db      	uxtb	r3, r3
 8003308:	e019      	b.n	800333e <HAL_ADC_ConfigChannel+0x4b2>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003310:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003312:	fa93 f3a3 	rbit	r3, r3
 8003316:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003318:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800331a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800331c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003322:	2320      	movs	r3, #32
 8003324:	e003      	b.n	800332e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003326:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003328:	fab3 f383 	clz	r3, r3
 800332c:	b2db      	uxtb	r3, r3
 800332e:	3301      	adds	r3, #1
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	2b09      	cmp	r3, #9
 8003336:	bf94      	ite	ls
 8003338:	2301      	movls	r3, #1
 800333a:	2300      	movhi	r3, #0
 800333c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800333e:	2b00      	cmp	r3, #0
 8003340:	d079      	beq.n	8003436 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800334a:	2b00      	cmp	r3, #0
 800334c:	d107      	bne.n	800335e <HAL_ADC_ConfigChannel+0x4d2>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	0e9b      	lsrs	r3, r3, #26
 8003354:	3301      	adds	r3, #1
 8003356:	069b      	lsls	r3, r3, #26
 8003358:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800335c:	e015      	b.n	800338a <HAL_ADC_ConfigChannel+0x4fe>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003364:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003366:	fa93 f3a3 	rbit	r3, r3
 800336a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800336c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800336e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003370:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003376:	2320      	movs	r3, #32
 8003378:	e003      	b.n	8003382 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800337a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800337c:	fab3 f383 	clz	r3, r3
 8003380:	b2db      	uxtb	r3, r3
 8003382:	3301      	adds	r3, #1
 8003384:	069b      	lsls	r3, r3, #26
 8003386:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003392:	2b00      	cmp	r3, #0
 8003394:	d109      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x51e>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	0e9b      	lsrs	r3, r3, #26
 800339c:	3301      	adds	r3, #1
 800339e:	f003 031f 	and.w	r3, r3, #31
 80033a2:	2101      	movs	r1, #1
 80033a4:	fa01 f303 	lsl.w	r3, r1, r3
 80033a8:	e017      	b.n	80033da <HAL_ADC_ConfigChannel+0x54e>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80033b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033ba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80033bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80033c2:	2320      	movs	r3, #32
 80033c4:	e003      	b.n	80033ce <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80033c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	3301      	adds	r3, #1
 80033d0:	f003 031f 	and.w	r3, r3, #31
 80033d4:	2101      	movs	r1, #1
 80033d6:	fa01 f303 	lsl.w	r3, r1, r3
 80033da:	ea42 0103 	orr.w	r1, r2, r3
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10a      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x574>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	0e9b      	lsrs	r3, r3, #26
 80033f0:	3301      	adds	r3, #1
 80033f2:	f003 021f 	and.w	r2, r3, #31
 80033f6:	4613      	mov	r3, r2
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	4413      	add	r3, r2
 80033fc:	051b      	lsls	r3, r3, #20
 80033fe:	e018      	b.n	8003432 <HAL_ADC_ConfigChannel+0x5a6>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003408:	fa93 f3a3 	rbit	r3, r3
 800340c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800340e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003410:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003412:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003418:	2320      	movs	r3, #32
 800341a:	e003      	b.n	8003424 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800341c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800341e:	fab3 f383 	clz	r3, r3
 8003422:	b2db      	uxtb	r3, r3
 8003424:	3301      	adds	r3, #1
 8003426:	f003 021f 	and.w	r2, r3, #31
 800342a:	4613      	mov	r3, r2
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	4413      	add	r3, r2
 8003430:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003432:	430b      	orrs	r3, r1
 8003434:	e081      	b.n	800353a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343e:	2b00      	cmp	r3, #0
 8003440:	d107      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x5c6>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	0e9b      	lsrs	r3, r3, #26
 8003448:	3301      	adds	r3, #1
 800344a:	069b      	lsls	r3, r3, #26
 800344c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003450:	e015      	b.n	800347e <HAL_ADC_ConfigChannel+0x5f2>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003462:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800346a:	2320      	movs	r3, #32
 800346c:	e003      	b.n	8003476 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800346e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003470:	fab3 f383 	clz	r3, r3
 8003474:	b2db      	uxtb	r3, r3
 8003476:	3301      	adds	r3, #1
 8003478:	069b      	lsls	r3, r3, #26
 800347a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003486:	2b00      	cmp	r3, #0
 8003488:	d109      	bne.n	800349e <HAL_ADC_ConfigChannel+0x612>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	0e9b      	lsrs	r3, r3, #26
 8003490:	3301      	adds	r3, #1
 8003492:	f003 031f 	and.w	r3, r3, #31
 8003496:	2101      	movs	r1, #1
 8003498:	fa01 f303 	lsl.w	r3, r1, r3
 800349c:	e017      	b.n	80034ce <HAL_ADC_ConfigChannel+0x642>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	fa93 f3a3 	rbit	r3, r3
 80034aa:	61fb      	str	r3, [r7, #28]
  return result;
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80034b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80034b6:	2320      	movs	r3, #32
 80034b8:	e003      	b.n	80034c2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80034ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034bc:	fab3 f383 	clz	r3, r3
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	3301      	adds	r3, #1
 80034c4:	f003 031f 	and.w	r3, r3, #31
 80034c8:	2101      	movs	r1, #1
 80034ca:	fa01 f303 	lsl.w	r3, r1, r3
 80034ce:	ea42 0103 	orr.w	r1, r2, r3
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10d      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x66e>
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	0e9b      	lsrs	r3, r3, #26
 80034e4:	3301      	adds	r3, #1
 80034e6:	f003 021f 	and.w	r2, r3, #31
 80034ea:	4613      	mov	r3, r2
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	4413      	add	r3, r2
 80034f0:	3b1e      	subs	r3, #30
 80034f2:	051b      	lsls	r3, r3, #20
 80034f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80034f8:	e01e      	b.n	8003538 <HAL_ADC_ConfigChannel+0x6ac>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	fa93 f3a3 	rbit	r3, r3
 8003506:	613b      	str	r3, [r7, #16]
  return result;
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d104      	bne.n	800351c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003512:	2320      	movs	r3, #32
 8003514:	e006      	b.n	8003524 <HAL_ADC_ConfigChannel+0x698>
 8003516:	bf00      	nop
 8003518:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	fab3 f383 	clz	r3, r3
 8003522:	b2db      	uxtb	r3, r3
 8003524:	3301      	adds	r3, #1
 8003526:	f003 021f 	and.w	r2, r3, #31
 800352a:	4613      	mov	r3, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	4413      	add	r3, r2
 8003530:	3b1e      	subs	r3, #30
 8003532:	051b      	lsls	r3, r3, #20
 8003534:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003538:	430b      	orrs	r3, r1
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	6892      	ldr	r2, [r2, #8]
 800353e:	4619      	mov	r1, r3
 8003540:	f7fe fee8 	bl	8002314 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	4b3f      	ldr	r3, [pc, #252]	; (8003648 <HAL_ADC_ConfigChannel+0x7bc>)
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d071      	beq.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003550:	483e      	ldr	r0, [pc, #248]	; (800364c <HAL_ADC_ConfigChannel+0x7c0>)
 8003552:	f7fe fde1 	bl	8002118 <LL_ADC_GetCommonPathInternalCh>
 8003556:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a3c      	ldr	r2, [pc, #240]	; (8003650 <HAL_ADC_ConfigChannel+0x7c4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d004      	beq.n	800356e <HAL_ADC_ConfigChannel+0x6e2>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a3a      	ldr	r2, [pc, #232]	; (8003654 <HAL_ADC_ConfigChannel+0x7c8>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d127      	bne.n	80035be <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800356e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003572:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d121      	bne.n	80035be <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003582:	d157      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003584:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003588:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800358c:	4619      	mov	r1, r3
 800358e:	482f      	ldr	r0, [pc, #188]	; (800364c <HAL_ADC_ConfigChannel+0x7c0>)
 8003590:	f7fe fdaf 	bl	80020f2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003594:	4b30      	ldr	r3, [pc, #192]	; (8003658 <HAL_ADC_ConfigChannel+0x7cc>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	099b      	lsrs	r3, r3, #6
 800359a:	4a30      	ldr	r2, [pc, #192]	; (800365c <HAL_ADC_ConfigChannel+0x7d0>)
 800359c:	fba2 2303 	umull	r2, r3, r2, r3
 80035a0:	099b      	lsrs	r3, r3, #6
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	4613      	mov	r3, r2
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	4413      	add	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80035ae:	e002      	b.n	80035b6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1f9      	bne.n	80035b0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035bc:	e03a      	b.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a27      	ldr	r2, [pc, #156]	; (8003660 <HAL_ADC_ConfigChannel+0x7d4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d113      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x764>
 80035c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d10d      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a22      	ldr	r2, [pc, #136]	; (8003664 <HAL_ADC_ConfigChannel+0x7d8>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d02a      	beq.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035e6:	4619      	mov	r1, r3
 80035e8:	4818      	ldr	r0, [pc, #96]	; (800364c <HAL_ADC_ConfigChannel+0x7c0>)
 80035ea:	f7fe fd82 	bl	80020f2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035ee:	e021      	b.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a1c      	ldr	r2, [pc, #112]	; (8003668 <HAL_ADC_ConfigChannel+0x7dc>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d11c      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80035fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d116      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a16      	ldr	r2, [pc, #88]	; (8003664 <HAL_ADC_ConfigChannel+0x7d8>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d011      	beq.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003610:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003614:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003618:	4619      	mov	r1, r3
 800361a:	480c      	ldr	r0, [pc, #48]	; (800364c <HAL_ADC_ConfigChannel+0x7c0>)
 800361c:	f7fe fd69 	bl	80020f2 <LL_ADC_SetCommonPathInternalCh>
 8003620:	e008      	b.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003626:	f043 0220 	orr.w	r2, r3, #32
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800363c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003640:	4618      	mov	r0, r3
 8003642:	37d8      	adds	r7, #216	; 0xd8
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	80080000 	.word	0x80080000
 800364c:	50000300 	.word	0x50000300
 8003650:	c3210000 	.word	0xc3210000
 8003654:	90c00010 	.word	0x90c00010
 8003658:	20000000 	.word	0x20000000
 800365c:	053e2d63 	.word	0x053e2d63
 8003660:	c7520000 	.word	0xc7520000
 8003664:	50000100 	.word	0x50000100
 8003668:	cb840000 	.word	0xcb840000

0800366c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4618      	mov	r0, r3
 800367a:	f7fe ff31 	bl	80024e0 <LL_ADC_IsEnabled>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d14d      	bne.n	8003720 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689a      	ldr	r2, [r3, #8]
 800368a:	4b28      	ldr	r3, [pc, #160]	; (800372c <ADC_Enable+0xc0>)
 800368c:	4013      	ands	r3, r2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00d      	beq.n	80036ae <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003696:	f043 0210 	orr.w	r2, r3, #16
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036a2:	f043 0201 	orr.w	r2, r3, #1
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e039      	b.n	8003722 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7fe feec 	bl	8002490 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80036b8:	f7fe fcda 	bl	8002070 <HAL_GetTick>
 80036bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036be:	e028      	b.n	8003712 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fe ff0b 	bl	80024e0 <LL_ADC_IsEnabled>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d104      	bne.n	80036da <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7fe fedb 	bl	8002490 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036da:	f7fe fcc9 	bl	8002070 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d914      	bls.n	8003712 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d00d      	beq.n	8003712 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fa:	f043 0210 	orr.w	r2, r3, #16
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003706:	f043 0201 	orr.w	r2, r3, #1
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e007      	b.n	8003722 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b01      	cmp	r3, #1
 800371e:	d1cf      	bne.n	80036c0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	8000003f 	.word	0x8000003f

08003730 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f7fe fee2 	bl	8002506 <LL_ADC_IsDisableOngoing>
 8003742:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4618      	mov	r0, r3
 800374a:	f7fe fec9 	bl	80024e0 <LL_ADC_IsEnabled>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d047      	beq.n	80037e4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d144      	bne.n	80037e4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f003 030d 	and.w	r3, r3, #13
 8003764:	2b01      	cmp	r3, #1
 8003766:	d10c      	bne.n	8003782 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f7fe fea3 	bl	80024b8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2203      	movs	r2, #3
 8003778:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800377a:	f7fe fc79 	bl	8002070 <HAL_GetTick>
 800377e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003780:	e029      	b.n	80037d6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003786:	f043 0210 	orr.w	r2, r3, #16
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003792:	f043 0201 	orr.w	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e023      	b.n	80037e6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800379e:	f7fe fc67 	bl	8002070 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d914      	bls.n	80037d6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00d      	beq.n	80037d6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037be:	f043 0210 	orr.w	r2, r3, #16
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ca:	f043 0201 	orr.w	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e007      	b.n	80037e6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1dc      	bne.n	800379e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b084      	sub	sp, #16
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003800:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003804:	2b00      	cmp	r3, #0
 8003806:	d14b      	bne.n	80038a0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800380c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b00      	cmp	r3, #0
 8003820:	d021      	beq.n	8003866 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe fd22 	bl	8002270 <LL_ADC_REG_IsTriggerSourceSWStart>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d032      	beq.n	8003898 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d12b      	bne.n	8003898 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003844:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003850:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d11f      	bne.n	8003898 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800385c:	f043 0201 	orr.w	r2, r3, #1
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	65da      	str	r2, [r3, #92]	; 0x5c
 8003864:	e018      	b.n	8003898 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d111      	bne.n	8003898 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003878:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003884:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d105      	bne.n	8003898 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003890:	f043 0201 	orr.w	r2, r3, #1
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f7fd ffc3 	bl	8001824 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800389e:	e00e      	b.n	80038be <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a4:	f003 0310 	and.w	r3, r3, #16
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f7ff fae3 	bl	8002e78 <HAL_ADC_ErrorCallback>
}
 80038b2:	e004      	b.n	80038be <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	4798      	blx	r3
}
 80038be:	bf00      	nop
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b084      	sub	sp, #16
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f7ff fabb 	bl	8002e50 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038da:	bf00      	nop
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b084      	sub	sp, #16
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003900:	f043 0204 	orr.w	r2, r3, #4
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f7ff fab5 	bl	8002e78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800390e:	bf00      	nop
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <LL_ADC_IsEnabled>:
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b01      	cmp	r3, #1
 8003928:	d101      	bne.n	800392e <LL_ADC_IsEnabled+0x18>
 800392a:	2301      	movs	r3, #1
 800392c:	e000      	b.n	8003930 <LL_ADC_IsEnabled+0x1a>
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <LL_ADC_StartCalibration>:
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800394e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003958:	4313      	orrs	r3, r2
 800395a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	609a      	str	r2, [r3, #8]
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <LL_ADC_IsCalibrationOnGoing>:
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800397e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003982:	d101      	bne.n	8003988 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003984:	2301      	movs	r3, #1
 8003986:	e000      	b.n	800398a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <LL_ADC_REG_IsConversionOngoing>:
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 0304 	and.w	r3, r3, #4
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d101      	bne.n	80039ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80039c6:	2300      	movs	r3, #0
 80039c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_ADCEx_Calibration_Start+0x1c>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e04d      	b.n	8003a74 <HAL_ADCEx_Calibration_Start+0xb8>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7ff fea5 	bl	8003730 <ADC_Disable>
 80039e6:	4603      	mov	r3, r0
 80039e8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d136      	bne.n	8003a5e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80039f8:	f023 0302 	bic.w	r3, r3, #2
 80039fc:	f043 0202 	orr.w	r2, r3, #2
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6839      	ldr	r1, [r7, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff ff96 	bl	800393c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a10:	e014      	b.n	8003a3c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	3301      	adds	r3, #1
 8003a16:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4a18      	ldr	r2, [pc, #96]	; (8003a7c <HAL_ADCEx_Calibration_Start+0xc0>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d90d      	bls.n	8003a3c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a24:	f023 0312 	bic.w	r3, r3, #18
 8003a28:	f043 0210 	orr.w	r2, r3, #16
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e01b      	b.n	8003a74 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff ff94 	bl	800396e <LL_ADC_IsCalibrationOnGoing>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1e2      	bne.n	8003a12 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a50:	f023 0303 	bic.w	r3, r3, #3
 8003a54:	f043 0201 	orr.w	r2, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a5c:	e005      	b.n	8003a6a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a62:	f043 0210 	orr.w	r2, r3, #16
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	0004de01 	.word	0x0004de01

08003a80 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003ae4:	b590      	push	{r4, r7, lr}
 8003ae6:	b0a1      	sub	sp, #132	; 0x84
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e08b      	b.n	8003c1a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003b0e:	2300      	movs	r3, #0
 8003b10:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b1a:	d102      	bne.n	8003b22 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003b1c:	4b41      	ldr	r3, [pc, #260]	; (8003c24 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003b1e:	60bb      	str	r3, [r7, #8]
 8003b20:	e001      	b.n	8003b26 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003b22:	2300      	movs	r3, #0
 8003b24:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10b      	bne.n	8003b44 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b30:	f043 0220 	orr.w	r2, r3, #32
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e06a      	b.n	8003c1a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7ff ff25 	bl	8003996 <LL_ADC_REG_IsConversionOngoing>
 8003b4c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff ff1f 	bl	8003996 <LL_ADC_REG_IsConversionOngoing>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d14c      	bne.n	8003bf8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003b5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d149      	bne.n	8003bf8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003b64:	4b30      	ldr	r3, [pc, #192]	; (8003c28 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003b66:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d028      	beq.n	8003bc2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003b70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	6859      	ldr	r1, [r3, #4]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b82:	035b      	lsls	r3, r3, #13
 8003b84:	430b      	orrs	r3, r1
 8003b86:	431a      	orrs	r2, r3
 8003b88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b8a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b8c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003b90:	f7ff fec1 	bl	8003916 <LL_ADC_IsEnabled>
 8003b94:	4604      	mov	r4, r0
 8003b96:	4823      	ldr	r0, [pc, #140]	; (8003c24 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003b98:	f7ff febd 	bl	8003916 <LL_ADC_IsEnabled>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	4323      	orrs	r3, r4
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d133      	bne.n	8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003ba4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003bac:	f023 030f 	bic.w	r3, r3, #15
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	6811      	ldr	r1, [r2, #0]
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	6892      	ldr	r2, [r2, #8]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bbe:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003bc0:	e024      	b.n	8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003bc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bcc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003bce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003bd2:	f7ff fea0 	bl	8003916 <LL_ADC_IsEnabled>
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	4812      	ldr	r0, [pc, #72]	; (8003c24 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003bda:	f7ff fe9c 	bl	8003916 <LL_ADC_IsEnabled>
 8003bde:	4603      	mov	r3, r0
 8003be0:	4323      	orrs	r3, r4
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d112      	bne.n	8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003be6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003bee:	f023 030f 	bic.w	r3, r3, #15
 8003bf2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003bf4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003bf6:	e009      	b.n	8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bfc:	f043 0220 	orr.w	r2, r3, #32
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003c0a:	e000      	b.n	8003c0e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c0c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c16:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3784      	adds	r7, #132	; 0x84
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd90      	pop	{r4, r7, pc}
 8003c22:	bf00      	nop
 8003c24:	50000100 	.word	0x50000100
 8003c28:	50000300 	.word	0x50000300

08003c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f003 0307 	and.w	r3, r3, #7
 8003c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	; (8003c70 <__NVIC_SetPriorityGrouping+0x44>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c48:	4013      	ands	r3, r2
 8003c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c5e:	4a04      	ldr	r2, [pc, #16]	; (8003c70 <__NVIC_SetPriorityGrouping+0x44>)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	60d3      	str	r3, [r2, #12]
}
 8003c64:	bf00      	nop
 8003c66:	3714      	adds	r7, #20
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	e000ed00 	.word	0xe000ed00

08003c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c78:	4b04      	ldr	r3, [pc, #16]	; (8003c8c <__NVIC_GetPriorityGrouping+0x18>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	0a1b      	lsrs	r3, r3, #8
 8003c7e:	f003 0307 	and.w	r3, r3, #7
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	e000ed00 	.word	0xe000ed00

08003c90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	db0b      	blt.n	8003cba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ca2:	79fb      	ldrb	r3, [r7, #7]
 8003ca4:	f003 021f 	and.w	r2, r3, #31
 8003ca8:	4907      	ldr	r1, [pc, #28]	; (8003cc8 <__NVIC_EnableIRQ+0x38>)
 8003caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	2001      	movs	r0, #1
 8003cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8003cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	e000e100 	.word	0xe000e100

08003ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	6039      	str	r1, [r7, #0]
 8003cd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	db0a      	blt.n	8003cf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	b2da      	uxtb	r2, r3
 8003ce4:	490c      	ldr	r1, [pc, #48]	; (8003d18 <__NVIC_SetPriority+0x4c>)
 8003ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cea:	0112      	lsls	r2, r2, #4
 8003cec:	b2d2      	uxtb	r2, r2
 8003cee:	440b      	add	r3, r1
 8003cf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cf4:	e00a      	b.n	8003d0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	4908      	ldr	r1, [pc, #32]	; (8003d1c <__NVIC_SetPriority+0x50>)
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	f003 030f 	and.w	r3, r3, #15
 8003d02:	3b04      	subs	r3, #4
 8003d04:	0112      	lsls	r2, r2, #4
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	440b      	add	r3, r1
 8003d0a:	761a      	strb	r2, [r3, #24]
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	e000e100 	.word	0xe000e100
 8003d1c:	e000ed00 	.word	0xe000ed00

08003d20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b089      	sub	sp, #36	; 0x24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	f1c3 0307 	rsb	r3, r3, #7
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	bf28      	it	cs
 8003d3e:	2304      	movcs	r3, #4
 8003d40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	3304      	adds	r3, #4
 8003d46:	2b06      	cmp	r3, #6
 8003d48:	d902      	bls.n	8003d50 <NVIC_EncodePriority+0x30>
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	3b03      	subs	r3, #3
 8003d4e:	e000      	b.n	8003d52 <NVIC_EncodePriority+0x32>
 8003d50:	2300      	movs	r3, #0
 8003d52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d54:	f04f 32ff 	mov.w	r2, #4294967295
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43da      	mvns	r2, r3
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	401a      	ands	r2, r3
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d68:	f04f 31ff 	mov.w	r1, #4294967295
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d72:	43d9      	mvns	r1, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d78:	4313      	orrs	r3, r2
         );
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3724      	adds	r7, #36	; 0x24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
	...

08003d88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3b01      	subs	r3, #1
 8003d94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d98:	d301      	bcc.n	8003d9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e00f      	b.n	8003dbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d9e:	4a0a      	ldr	r2, [pc, #40]	; (8003dc8 <SysTick_Config+0x40>)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003da6:	210f      	movs	r1, #15
 8003da8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dac:	f7ff ff8e 	bl	8003ccc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003db0:	4b05      	ldr	r3, [pc, #20]	; (8003dc8 <SysTick_Config+0x40>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003db6:	4b04      	ldr	r3, [pc, #16]	; (8003dc8 <SysTick_Config+0x40>)
 8003db8:	2207      	movs	r2, #7
 8003dba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	e000e010 	.word	0xe000e010

08003dcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f7ff ff29 	bl	8003c2c <__NVIC_SetPriorityGrouping>
}
 8003dda:	bf00      	nop
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b086      	sub	sp, #24
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	4603      	mov	r3, r0
 8003dea:	60b9      	str	r1, [r7, #8]
 8003dec:	607a      	str	r2, [r7, #4]
 8003dee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003df0:	f7ff ff40 	bl	8003c74 <__NVIC_GetPriorityGrouping>
 8003df4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	68b9      	ldr	r1, [r7, #8]
 8003dfa:	6978      	ldr	r0, [r7, #20]
 8003dfc:	f7ff ff90 	bl	8003d20 <NVIC_EncodePriority>
 8003e00:	4602      	mov	r2, r0
 8003e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e06:	4611      	mov	r1, r2
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7ff ff5f 	bl	8003ccc <__NVIC_SetPriority>
}
 8003e0e:	bf00      	nop
 8003e10:	3718      	adds	r7, #24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b082      	sub	sp, #8
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff ff33 	bl	8003c90 <__NVIC_EnableIRQ>
}
 8003e2a:	bf00      	nop
 8003e2c:	3708      	adds	r7, #8
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b082      	sub	sp, #8
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f7ff ffa4 	bl	8003d88 <SysTick_Config>
 8003e40:	4603      	mov	r3, r0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b082      	sub	sp, #8
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e014      	b.n	8003e86 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	791b      	ldrb	r3, [r3, #4]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d105      	bne.n	8003e72 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f7fd fa33 	bl	80012d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2202      	movs	r2, #2
 8003e76:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b082      	sub	sp, #8
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
 8003e96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	795b      	ldrb	r3, [r3, #5]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d101      	bne.n	8003ea4 <HAL_DAC_Start+0x16>
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	e043      	b.n	8003f2c <HAL_DAC_Start+0x9e>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2202      	movs	r2, #2
 8003eae:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6819      	ldr	r1, [r3, #0]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8003ec8:	2001      	movs	r0, #1
 8003eca:	f7fe f8dd 	bl	8002088 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10f      	bne.n	8003ef4 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d11d      	bne.n	8003f1e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f042 0201 	orr.w	r2, r2, #1
 8003ef0:	605a      	str	r2, [r3, #4]
 8003ef2:	e014      	b.n	8003f1e <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	f003 0310 	and.w	r3, r3, #16
 8003f04:	2102      	movs	r1, #2
 8003f06:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d107      	bne.n	8003f1e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f042 0202 	orr.w	r2, r2, #2
 8003f1c:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b08a      	sub	sp, #40	; 0x28
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	795b      	ldrb	r3, [r3, #5]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_DAC_ConfigChannel+0x18>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e192      	b.n	8004272 <HAL_DAC_ConfigChannel+0x33e>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2202      	movs	r2, #2
 8003f56:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d174      	bne.n	800404a <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003f60:	f7fe f886 	bl	8002070 <HAL_GetTick>
 8003f64:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d134      	bne.n	8003fd6 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003f6c:	e011      	b.n	8003f92 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003f6e:	f7fe f87f 	bl	8002070 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d90a      	bls.n	8003f92 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	f043 0208 	orr.w	r2, r3, #8
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2203      	movs	r2, #3
 8003f8c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e16f      	b.n	8004272 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e6      	bne.n	8003f6e <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8003fa0:	2001      	movs	r0, #1
 8003fa2:	f7fe f871 	bl	8002088 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fae:	641a      	str	r2, [r3, #64]	; 0x40
 8003fb0:	e01e      	b.n	8003ff0 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003fb2:	f7fe f85d 	bl	8002070 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d90a      	bls.n	8003fd6 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	f043 0208 	orr.w	r2, r3, #8
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2203      	movs	r2, #3
 8003fd0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e14d      	b.n	8004272 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	dbe8      	blt.n	8003fb2 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8003fe0:	2001      	movs	r0, #1
 8003fe2:	f7fe f851 	bl	8002088 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68ba      	ldr	r2, [r7, #8]
 8003fec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fee:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f003 0310 	and.w	r3, r3, #16
 8003ffc:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004000:	fa01 f303 	lsl.w	r3, r1, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	ea02 0103 	and.w	r1, r2, r3
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f003 0310 	and.w	r3, r3, #16
 8004014:	409a      	lsls	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	21ff      	movs	r1, #255	; 0xff
 800402c:	fa01 f303 	lsl.w	r3, r1, r3
 8004030:	43db      	mvns	r3, r3
 8004032:	ea02 0103 	and.w	r1, r2, r3
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f003 0310 	and.w	r3, r3, #16
 8004040:	409a      	lsls	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d11d      	bne.n	800408e <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004058:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f003 0310 	and.w	r3, r3, #16
 8004060:	221f      	movs	r2, #31
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	43db      	mvns	r3, r3
 8004068:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800406a:	4013      	ands	r3, r2
 800406c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f003 0310 	and.w	r3, r3, #16
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004082:	4313      	orrs	r3, r2
 8004084:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800408c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004094:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f003 0310 	and.w	r3, r3, #16
 800409c:	2207      	movs	r2, #7
 800409e:	fa02 f303 	lsl.w	r3, r2, r3
 80040a2:	43db      	mvns	r3, r3
 80040a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040a6:	4013      	ands	r3, r2
 80040a8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d102      	bne.n	80040b8 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 80040b2:	2300      	movs	r3, #0
 80040b4:	623b      	str	r3, [r7, #32]
 80040b6:	e00f      	b.n	80040d8 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d102      	bne.n	80040c6 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80040c0:	2301      	movs	r3, #1
 80040c2:	623b      	str	r3, [r7, #32]
 80040c4:	e008      	b.n	80040d8 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d102      	bne.n	80040d4 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80040ce:	2301      	movs	r3, #1
 80040d0:	623b      	str	r3, [r7, #32]
 80040d2:	e001      	b.n	80040d8 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80040d4:	2300      	movs	r3, #0
 80040d6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	6a3a      	ldr	r2, [r7, #32]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f003 0310 	and.w	r3, r3, #16
 80040ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040f2:	fa02 f303 	lsl.w	r3, r2, r3
 80040f6:	43db      	mvns	r3, r3
 80040f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040fa:	4013      	ands	r3, r2
 80040fc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	791b      	ldrb	r3, [r3, #4]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d102      	bne.n	800410c <HAL_DAC_ConfigChannel+0x1d8>
 8004106:	f44f 7380 	mov.w	r3, #256	; 0x100
 800410a:	e000      	b.n	800410e <HAL_DAC_ConfigChannel+0x1da>
 800410c:	2300      	movs	r3, #0
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	4313      	orrs	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f003 0310 	and.w	r3, r3, #16
 800411a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800411e:	fa02 f303 	lsl.w	r3, r2, r3
 8004122:	43db      	mvns	r3, r3
 8004124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004126:	4013      	ands	r3, r2
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	795b      	ldrb	r3, [r3, #5]
 800412e:	2b01      	cmp	r3, #1
 8004130:	d102      	bne.n	8004138 <HAL_DAC_ConfigChannel+0x204>
 8004132:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004136:	e000      	b.n	800413a <HAL_DAC_ConfigChannel+0x206>
 8004138:	2300      	movs	r3, #0
 800413a:	69ba      	ldr	r2, [r7, #24]
 800413c:	4313      	orrs	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004142:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004146:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b02      	cmp	r3, #2
 800414e:	d114      	bne.n	800417a <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004150:	f001 fb5c 	bl	800580c <HAL_RCC_GetHCLKFreq>
 8004154:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	4a48      	ldr	r2, [pc, #288]	; (800427c <HAL_DAC_ConfigChannel+0x348>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d904      	bls.n	8004168 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004164:	627b      	str	r3, [r7, #36]	; 0x24
 8004166:	e00f      	b.n	8004188 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	4a45      	ldr	r2, [pc, #276]	; (8004280 <HAL_DAC_ConfigChannel+0x34c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d90a      	bls.n	8004186 <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004176:	627b      	str	r3, [r7, #36]	; 0x24
 8004178:	e006      	b.n	8004188 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004180:	4313      	orrs	r3, r2
 8004182:	627b      	str	r3, [r7, #36]	; 0x24
 8004184:	e000      	b.n	8004188 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004186:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f003 0310 	and.w	r3, r3, #16
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004196:	4313      	orrs	r3, r2
 8004198:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	6819      	ldr	r1, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f003 0310 	and.w	r3, r3, #16
 80041ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80041b2:	fa02 f303 	lsl.w	r3, r2, r3
 80041b6:	43da      	mvns	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	400a      	ands	r2, r1
 80041be:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f003 0310 	and.w	r3, r3, #16
 80041ce:	f640 72fe 	movw	r2, #4094	; 0xffe
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	43db      	mvns	r3, r3
 80041d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041da:	4013      	ands	r3, r2
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f003 0310 	and.w	r3, r3, #16
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	fa02 f303 	lsl.w	r3, r2, r3
 80041f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041f2:	4313      	orrs	r3, r2
 80041f4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041fc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f003 0310 	and.w	r3, r3, #16
 800420a:	22c0      	movs	r2, #192	; 0xc0
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	43da      	mvns	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	400a      	ands	r2, r1
 8004218:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	089b      	lsrs	r3, r3, #2
 8004220:	f003 030f 	and.w	r3, r3, #15
 8004224:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	089b      	lsrs	r3, r3, #2
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4313      	orrs	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f003 0310 	and.w	r3, r3, #16
 8004244:	f640 710f 	movw	r1, #3855	; 0xf0f
 8004248:	fa01 f303 	lsl.w	r3, r1, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	ea02 0103 	and.w	r1, r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f003 0310 	and.w	r3, r3, #16
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	409a      	lsls	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3728      	adds	r7, #40	; 0x28
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	09896800 	.word	0x09896800
 8004280:	04c4b400 	.word	0x04c4b400

08004284 <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 8004284:	b480      	push	{r7}
 8004286:	b085      	sub	sp, #20
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	795b      	ldrb	r3, [r3, #5]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d101      	bne.n	800429c <HAL_DACEx_TriangleWaveGenerate+0x18>
 8004298:	2302      	movs	r3, #2
 800429a:	e024      	b.n	80042e6 <HAL_DACEx_TriangleWaveGenerate+0x62>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2201      	movs	r2, #1
 80042a0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2202      	movs	r2, #2
 80042a6:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f003 0310 	and.w	r3, r3, #16
 80042b4:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 80042b8:	fa01 f303 	lsl.w	r3, r1, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	ea02 0103 	and.w	r1, r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f003 0310 	and.w	r3, r3, #16
 80042ce:	409a      	lsls	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	430a      	orrs	r2, r1
 80042d6:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2201      	movs	r2, #1
 80042dc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
	...

080042f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e08d      	b.n	8004422 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	461a      	mov	r2, r3
 800430c:	4b47      	ldr	r3, [pc, #284]	; (800442c <HAL_DMA_Init+0x138>)
 800430e:	429a      	cmp	r2, r3
 8004310:	d80f      	bhi.n	8004332 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	461a      	mov	r2, r3
 8004318:	4b45      	ldr	r3, [pc, #276]	; (8004430 <HAL_DMA_Init+0x13c>)
 800431a:	4413      	add	r3, r2
 800431c:	4a45      	ldr	r2, [pc, #276]	; (8004434 <HAL_DMA_Init+0x140>)
 800431e:	fba2 2303 	umull	r2, r3, r2, r3
 8004322:	091b      	lsrs	r3, r3, #4
 8004324:	009a      	lsls	r2, r3, #2
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a42      	ldr	r2, [pc, #264]	; (8004438 <HAL_DMA_Init+0x144>)
 800432e:	641a      	str	r2, [r3, #64]	; 0x40
 8004330:	e00e      	b.n	8004350 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	461a      	mov	r2, r3
 8004338:	4b40      	ldr	r3, [pc, #256]	; (800443c <HAL_DMA_Init+0x148>)
 800433a:	4413      	add	r3, r2
 800433c:	4a3d      	ldr	r2, [pc, #244]	; (8004434 <HAL_DMA_Init+0x140>)
 800433e:	fba2 2303 	umull	r2, r3, r2, r3
 8004342:	091b      	lsrs	r3, r3, #4
 8004344:	009a      	lsls	r2, r3, #2
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a3c      	ldr	r2, [pc, #240]	; (8004440 <HAL_DMA_Init+0x14c>)
 800434e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800436a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004374:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004380:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800438c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 f9b6 	bl	8004714 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043b0:	d102      	bne.n	80043b8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80043cc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d010      	beq.n	80043f8 <HAL_DMA_Init+0x104>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b04      	cmp	r3, #4
 80043dc:	d80c      	bhi.n	80043f8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f9d6 	bl	8004790 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80043f4:	605a      	str	r2, [r3, #4]
 80043f6:	e008      	b.n	800440a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	40020407 	.word	0x40020407
 8004430:	bffdfff8 	.word	0xbffdfff8
 8004434:	cccccccd 	.word	0xcccccccd
 8004438:	40020000 	.word	0x40020000
 800443c:	bffdfbf8 	.word	0xbffdfbf8
 8004440:	40020400 	.word	0x40020400

08004444 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
 8004450:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800445c:	2b01      	cmp	r3, #1
 800445e:	d101      	bne.n	8004464 <HAL_DMA_Start_IT+0x20>
 8004460:	2302      	movs	r3, #2
 8004462:	e066      	b.n	8004532 <HAL_DMA_Start_IT+0xee>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b01      	cmp	r3, #1
 8004476:	d155      	bne.n	8004524 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0201 	bic.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	68b9      	ldr	r1, [r7, #8]
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 f8fb 	bl	8004698 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d008      	beq.n	80044bc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f042 020e 	orr.w	r2, r2, #14
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	e00f      	b.n	80044dc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f022 0204 	bic.w	r2, r2, #4
 80044ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 020a 	orr.w	r2, r2, #10
 80044da:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d007      	beq.n	8004512 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004510:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f042 0201 	orr.w	r2, r2, #1
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	e005      	b.n	8004530 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800452c:	2302      	movs	r3, #2
 800452e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004530:	7dfb      	ldrb	r3, [r7, #23]
}
 8004532:	4618      	mov	r0, r3
 8004534:	3718      	adds	r7, #24
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b084      	sub	sp, #16
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004556:	f003 031f 	and.w	r3, r3, #31
 800455a:	2204      	movs	r2, #4
 800455c:	409a      	lsls	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4013      	ands	r3, r2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d026      	beq.n	80045b4 <HAL_DMA_IRQHandler+0x7a>
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	d021      	beq.n	80045b4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b00      	cmp	r3, #0
 800457c:	d107      	bne.n	800458e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0204 	bic.w	r2, r2, #4
 800458c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	f003 021f 	and.w	r2, r3, #31
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	2104      	movs	r1, #4
 800459c:	fa01 f202 	lsl.w	r2, r1, r2
 80045a0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d071      	beq.n	800468e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80045b2:	e06c      	b.n	800468e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	2202      	movs	r2, #2
 80045be:	409a      	lsls	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d02e      	beq.n	8004626 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d029      	beq.n	8004626 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0320 	and.w	r3, r3, #32
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10b      	bne.n	80045f8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 020a 	bic.w	r2, r2, #10
 80045ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045fc:	f003 021f 	and.w	r2, r3, #31
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004604:	2102      	movs	r1, #2
 8004606:	fa01 f202 	lsl.w	r2, r1, r2
 800460a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004618:	2b00      	cmp	r3, #0
 800461a:	d038      	beq.n	800468e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004624:	e033      	b.n	800468e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462a:	f003 031f 	and.w	r3, r3, #31
 800462e:	2208      	movs	r2, #8
 8004630:	409a      	lsls	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	4013      	ands	r3, r2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d02a      	beq.n	8004690 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f003 0308 	and.w	r3, r3, #8
 8004640:	2b00      	cmp	r3, #0
 8004642:	d025      	beq.n	8004690 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f022 020e 	bic.w	r2, r2, #14
 8004652:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004658:	f003 021f 	and.w	r2, r3, #31
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004660:	2101      	movs	r1, #1
 8004662:	fa01 f202 	lsl.w	r2, r1, r2
 8004666:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004682:	2b00      	cmp	r3, #0
 8004684:	d004      	beq.n	8004690 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800468e:	bf00      	nop
 8004690:	bf00      	nop
}
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
 80046a4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046ae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d004      	beq.n	80046c2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046c0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c6:	f003 021f 	and.w	r2, r3, #31
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	2101      	movs	r1, #1
 80046d0:	fa01 f202 	lsl.w	r2, r1, r2
 80046d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	2b10      	cmp	r3, #16
 80046e4:	d108      	bne.n	80046f8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046f6:	e007      	b.n	8004708 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	60da      	str	r2, [r3, #12]
}
 8004708:	bf00      	nop
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004714:	b480      	push	{r7}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	4b16      	ldr	r3, [pc, #88]	; (800477c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004724:	429a      	cmp	r2, r3
 8004726:	d802      	bhi.n	800472e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004728:	4b15      	ldr	r3, [pc, #84]	; (8004780 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	e001      	b.n	8004732 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800472e:	4b15      	ldr	r3, [pc, #84]	; (8004784 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004730:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	b2db      	uxtb	r3, r3
 800473c:	3b08      	subs	r3, #8
 800473e:	4a12      	ldr	r2, [pc, #72]	; (8004788 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004740:	fba2 2303 	umull	r2, r3, r2, r3
 8004744:	091b      	lsrs	r3, r3, #4
 8004746:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474c:	089b      	lsrs	r3, r3, #2
 800474e:	009a      	lsls	r2, r3, #2
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	4413      	add	r3, r2
 8004754:	461a      	mov	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a0b      	ldr	r2, [pc, #44]	; (800478c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800475e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2201      	movs	r2, #1
 8004768:	409a      	lsls	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800476e:	bf00      	nop
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40020407 	.word	0x40020407
 8004780:	40020800 	.word	0x40020800
 8004784:	40020820 	.word	0x40020820
 8004788:	cccccccd 	.word	0xcccccccd
 800478c:	40020880 	.word	0x40020880

08004790 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	b2db      	uxtb	r3, r3
 800479e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80047a4:	4413      	add	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	461a      	mov	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a08      	ldr	r2, [pc, #32]	; (80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80047b2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	f003 031f 	and.w	r3, r3, #31
 80047bc:	2201      	movs	r2, #1
 80047be:	409a      	lsls	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80047c4:	bf00      	nop
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	1000823f 	.word	0x1000823f
 80047d4:	40020940 	.word	0x40020940

080047d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047d8:	b480      	push	{r7}
 80047da:	b087      	sub	sp, #28
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80047e6:	e15a      	b.n	8004a9e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	2101      	movs	r1, #1
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	fa01 f303 	lsl.w	r3, r1, r3
 80047f4:	4013      	ands	r3, r2
 80047f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f000 814c 	beq.w	8004a98 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f003 0303 	and.w	r3, r3, #3
 8004808:	2b01      	cmp	r3, #1
 800480a:	d005      	beq.n	8004818 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004814:	2b02      	cmp	r3, #2
 8004816:	d130      	bne.n	800487a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	2203      	movs	r2, #3
 8004824:	fa02 f303 	lsl.w	r3, r2, r3
 8004828:	43db      	mvns	r3, r3
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	4013      	ands	r3, r2
 800482e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	4313      	orrs	r3, r2
 8004840:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800484e:	2201      	movs	r2, #1
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	fa02 f303 	lsl.w	r3, r2, r3
 8004856:	43db      	mvns	r3, r3
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	4013      	ands	r3, r2
 800485c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	091b      	lsrs	r3, r3, #4
 8004864:	f003 0201 	and.w	r2, r3, #1
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	fa02 f303 	lsl.w	r3, r2, r3
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f003 0303 	and.w	r3, r3, #3
 8004882:	2b03      	cmp	r3, #3
 8004884:	d017      	beq.n	80048b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	2203      	movs	r2, #3
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	43db      	mvns	r3, r3
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4013      	ands	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	689a      	ldr	r2, [r3, #8]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	fa02 f303 	lsl.w	r3, r2, r3
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d123      	bne.n	800490a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	08da      	lsrs	r2, r3, #3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	3208      	adds	r2, #8
 80048ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	220f      	movs	r2, #15
 80048da:	fa02 f303 	lsl.w	r3, r2, r3
 80048de:	43db      	mvns	r3, r3
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4013      	ands	r3, r2
 80048e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	08da      	lsrs	r2, r3, #3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	3208      	adds	r2, #8
 8004904:	6939      	ldr	r1, [r7, #16]
 8004906:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	2203      	movs	r2, #3
 8004916:	fa02 f303 	lsl.w	r3, r2, r3
 800491a:	43db      	mvns	r3, r3
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	4013      	ands	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f003 0203 	and.w	r2, r3, #3
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004946:	2b00      	cmp	r3, #0
 8004948:	f000 80a6 	beq.w	8004a98 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800494c:	4b5b      	ldr	r3, [pc, #364]	; (8004abc <HAL_GPIO_Init+0x2e4>)
 800494e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004950:	4a5a      	ldr	r2, [pc, #360]	; (8004abc <HAL_GPIO_Init+0x2e4>)
 8004952:	f043 0301 	orr.w	r3, r3, #1
 8004956:	6613      	str	r3, [r2, #96]	; 0x60
 8004958:	4b58      	ldr	r3, [pc, #352]	; (8004abc <HAL_GPIO_Init+0x2e4>)
 800495a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	60bb      	str	r3, [r7, #8]
 8004962:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004964:	4a56      	ldr	r2, [pc, #344]	; (8004ac0 <HAL_GPIO_Init+0x2e8>)
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	089b      	lsrs	r3, r3, #2
 800496a:	3302      	adds	r3, #2
 800496c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004970:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	220f      	movs	r2, #15
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	4013      	ands	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800498e:	d01f      	beq.n	80049d0 <HAL_GPIO_Init+0x1f8>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a4c      	ldr	r2, [pc, #304]	; (8004ac4 <HAL_GPIO_Init+0x2ec>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d019      	beq.n	80049cc <HAL_GPIO_Init+0x1f4>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a4b      	ldr	r2, [pc, #300]	; (8004ac8 <HAL_GPIO_Init+0x2f0>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d013      	beq.n	80049c8 <HAL_GPIO_Init+0x1f0>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a4a      	ldr	r2, [pc, #296]	; (8004acc <HAL_GPIO_Init+0x2f4>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d00d      	beq.n	80049c4 <HAL_GPIO_Init+0x1ec>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a49      	ldr	r2, [pc, #292]	; (8004ad0 <HAL_GPIO_Init+0x2f8>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d007      	beq.n	80049c0 <HAL_GPIO_Init+0x1e8>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a48      	ldr	r2, [pc, #288]	; (8004ad4 <HAL_GPIO_Init+0x2fc>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d101      	bne.n	80049bc <HAL_GPIO_Init+0x1e4>
 80049b8:	2305      	movs	r3, #5
 80049ba:	e00a      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049bc:	2306      	movs	r3, #6
 80049be:	e008      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049c0:	2304      	movs	r3, #4
 80049c2:	e006      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049c4:	2303      	movs	r3, #3
 80049c6:	e004      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049c8:	2302      	movs	r3, #2
 80049ca:	e002      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049cc:	2301      	movs	r3, #1
 80049ce:	e000      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049d0:	2300      	movs	r3, #0
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	f002 0203 	and.w	r2, r2, #3
 80049d8:	0092      	lsls	r2, r2, #2
 80049da:	4093      	lsls	r3, r2
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049e2:	4937      	ldr	r1, [pc, #220]	; (8004ac0 <HAL_GPIO_Init+0x2e8>)
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	089b      	lsrs	r3, r3, #2
 80049e8:	3302      	adds	r3, #2
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049f0:	4b39      	ldr	r3, [pc, #228]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	43db      	mvns	r3, r3
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4013      	ands	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d003      	beq.n	8004a14 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a14:	4a30      	ldr	r2, [pc, #192]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004a1a:	4b2f      	ldr	r3, [pc, #188]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	43db      	mvns	r3, r3
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	4013      	ands	r3, r2
 8004a28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a3e:	4a26      	ldr	r2, [pc, #152]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004a44:	4b24      	ldr	r3, [pc, #144]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	43db      	mvns	r3, r3
 8004a4e:	693a      	ldr	r2, [r7, #16]
 8004a50:	4013      	ands	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d003      	beq.n	8004a68 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a68:	4a1b      	ldr	r2, [pc, #108]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004a6e:	4b1a      	ldr	r3, [pc, #104]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	43db      	mvns	r3, r3
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a92:	4a11      	ldr	r2, [pc, #68]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f47f ae9d 	bne.w	80047e8 <HAL_GPIO_Init+0x10>
  }
}
 8004aae:	bf00      	nop
 8004ab0:	bf00      	nop
 8004ab2:	371c      	adds	r7, #28
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	40010000 	.word	0x40010000
 8004ac4:	48000400 	.word	0x48000400
 8004ac8:	48000800 	.word	0x48000800
 8004acc:	48000c00 	.word	0x48000c00
 8004ad0:	48001000 	.word	0x48001000
 8004ad4:	48001400 	.word	0x48001400
 8004ad8:	40010400 	.word	0x40010400

08004adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	807b      	strh	r3, [r7, #2]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004aec:	787b      	ldrb	r3, [r7, #1]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004af2:	887a      	ldrh	r2, [r7, #2]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004af8:	e002      	b.n	8004b00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004afa:	887a      	ldrh	r2, [r7, #2]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e081      	b.n	8004c22 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d106      	bne.n	8004b38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f7fc fd2c 	bl	8001590 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2224      	movs	r2, #36	; 0x24
 8004b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0201 	bic.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689a      	ldr	r2, [r3, #8]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d107      	bne.n	8004b86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b82:	609a      	str	r2, [r3, #8]
 8004b84:	e006      	b.n	8004b94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689a      	ldr	r2, [r3, #8]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004b92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d104      	bne.n	8004ba6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ba4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6812      	ldr	r2, [r2, #0]
 8004bb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004bb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68da      	ldr	r2, [r3, #12]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	691a      	ldr	r2, [r3, #16]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	69d9      	ldr	r1, [r3, #28]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a1a      	ldr	r2, [r3, #32]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 0201 	orr.w	r2, r2, #1
 8004c02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3708      	adds	r7, #8
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b083      	sub	sp, #12
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
 8004c32:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b20      	cmp	r3, #32
 8004c3e:	d138      	bne.n	8004cb2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e032      	b.n	8004cb4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2224      	movs	r2, #36	; 0x24
 8004c5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0201 	bic.w	r2, r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c7c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6819      	ldr	r1, [r3, #0]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	683a      	ldr	r2, [r7, #0]
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f042 0201 	orr.w	r2, r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2220      	movs	r2, #32
 8004ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	e000      	b.n	8004cb4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004cb2:	2302      	movs	r3, #2
  }
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	d139      	bne.n	8004d4a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d101      	bne.n	8004ce4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e033      	b.n	8004d4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2224      	movs	r2, #36	; 0x24
 8004cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 0201 	bic.w	r2, r2, #1
 8004d02:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d12:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	021b      	lsls	r3, r3, #8
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0201 	orr.w	r2, r2, #1
 8004d34:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2220      	movs	r2, #32
 8004d3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	e000      	b.n	8004d4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d4a:	2302      	movs	r3, #2
  }
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3714      	adds	r7, #20
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d141      	bne.n	8004dea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d66:	4b4b      	ldr	r3, [pc, #300]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d72:	d131      	bne.n	8004dd8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d74:	4b47      	ldr	r3, [pc, #284]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d7a:	4a46      	ldr	r2, [pc, #280]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d84:	4b43      	ldr	r3, [pc, #268]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004d8c:	4a41      	ldr	r2, [pc, #260]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d94:	4b40      	ldr	r3, [pc, #256]	; (8004e98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2232      	movs	r2, #50	; 0x32
 8004d9a:	fb02 f303 	mul.w	r3, r2, r3
 8004d9e:	4a3f      	ldr	r2, [pc, #252]	; (8004e9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004da0:	fba2 2303 	umull	r2, r3, r2, r3
 8004da4:	0c9b      	lsrs	r3, r3, #18
 8004da6:	3301      	adds	r3, #1
 8004da8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004daa:	e002      	b.n	8004db2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	3b01      	subs	r3, #1
 8004db0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004db2:	4b38      	ldr	r3, [pc, #224]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dbe:	d102      	bne.n	8004dc6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1f2      	bne.n	8004dac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dc6:	4b33      	ldr	r3, [pc, #204]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dd2:	d158      	bne.n	8004e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e057      	b.n	8004e88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dd8:	4b2e      	ldr	r3, [pc, #184]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004dde:	4a2d      	ldr	r2, [pc, #180]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004de4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004de8:	e04d      	b.n	8004e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004df0:	d141      	bne.n	8004e76 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004df2:	4b28      	ldr	r3, [pc, #160]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dfe:	d131      	bne.n	8004e64 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e00:	4b24      	ldr	r3, [pc, #144]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e06:	4a23      	ldr	r2, [pc, #140]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e10:	4b20      	ldr	r3, [pc, #128]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004e18:	4a1e      	ldr	r2, [pc, #120]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e20:	4b1d      	ldr	r3, [pc, #116]	; (8004e98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2232      	movs	r2, #50	; 0x32
 8004e26:	fb02 f303 	mul.w	r3, r2, r3
 8004e2a:	4a1c      	ldr	r2, [pc, #112]	; (8004e9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e30:	0c9b      	lsrs	r3, r3, #18
 8004e32:	3301      	adds	r3, #1
 8004e34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e36:	e002      	b.n	8004e3e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e3e:	4b15      	ldr	r3, [pc, #84]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e4a:	d102      	bne.n	8004e52 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f2      	bne.n	8004e38 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e52:	4b10      	ldr	r3, [pc, #64]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e5e:	d112      	bne.n	8004e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e011      	b.n	8004e88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e64:	4b0b      	ldr	r3, [pc, #44]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e6a:	4a0a      	ldr	r2, [pc, #40]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004e74:	e007      	b.n	8004e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e76:	4b07      	ldr	r3, [pc, #28]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004e7e:	4a05      	ldr	r2, [pc, #20]	; (8004e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004e84:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3714      	adds	r7, #20
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr
 8004e94:	40007000 	.word	0x40007000
 8004e98:	20000000 	.word	0x20000000
 8004e9c:	431bde83 	.word	0x431bde83

08004ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b088      	sub	sp, #32
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d101      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e306      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d075      	beq.n	8004faa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ebe:	4b97      	ldr	r3, [pc, #604]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ec8:	4b94      	ldr	r3, [pc, #592]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0303 	and.w	r3, r3, #3
 8004ed0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	2b0c      	cmp	r3, #12
 8004ed6:	d102      	bne.n	8004ede <HAL_RCC_OscConfig+0x3e>
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	d002      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x44>
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d10b      	bne.n	8004efc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee4:	4b8d      	ldr	r3, [pc, #564]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d05b      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x108>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d157      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e2e1      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f04:	d106      	bne.n	8004f14 <HAL_RCC_OscConfig+0x74>
 8004f06:	4b85      	ldr	r3, [pc, #532]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a84      	ldr	r2, [pc, #528]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f10:	6013      	str	r3, [r2, #0]
 8004f12:	e01d      	b.n	8004f50 <HAL_RCC_OscConfig+0xb0>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f1c:	d10c      	bne.n	8004f38 <HAL_RCC_OscConfig+0x98>
 8004f1e:	4b7f      	ldr	r3, [pc, #508]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a7e      	ldr	r2, [pc, #504]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f28:	6013      	str	r3, [r2, #0]
 8004f2a:	4b7c      	ldr	r3, [pc, #496]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a7b      	ldr	r2, [pc, #492]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f34:	6013      	str	r3, [r2, #0]
 8004f36:	e00b      	b.n	8004f50 <HAL_RCC_OscConfig+0xb0>
 8004f38:	4b78      	ldr	r3, [pc, #480]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a77      	ldr	r2, [pc, #476]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b75      	ldr	r3, [pc, #468]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a74      	ldr	r2, [pc, #464]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d013      	beq.n	8004f80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f58:	f7fd f88a 	bl	8002070 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f60:	f7fd f886 	bl	8002070 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b64      	cmp	r3, #100	; 0x64
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e2a6      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f72:	4b6a      	ldr	r3, [pc, #424]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f0      	beq.n	8004f60 <HAL_RCC_OscConfig+0xc0>
 8004f7e:	e014      	b.n	8004faa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f80:	f7fd f876 	bl	8002070 <HAL_GetTick>
 8004f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f88:	f7fd f872 	bl	8002070 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b64      	cmp	r3, #100	; 0x64
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e292      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f9a:	4b60      	ldr	r3, [pc, #384]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1f0      	bne.n	8004f88 <HAL_RCC_OscConfig+0xe8>
 8004fa6:	e000      	b.n	8004faa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0302 	and.w	r3, r3, #2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d075      	beq.n	80050a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fb6:	4b59      	ldr	r3, [pc, #356]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f003 030c 	and.w	r3, r3, #12
 8004fbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fc0:	4b56      	ldr	r3, [pc, #344]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f003 0303 	and.w	r3, r3, #3
 8004fc8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	2b0c      	cmp	r3, #12
 8004fce:	d102      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x136>
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d002      	beq.n	8004fdc <HAL_RCC_OscConfig+0x13c>
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	d11f      	bne.n	800501c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fdc:	4b4f      	ldr	r3, [pc, #316]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d005      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x154>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d101      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e265      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff4:	4b49      	ldr	r3, [pc, #292]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	061b      	lsls	r3, r3, #24
 8005002:	4946      	ldr	r1, [pc, #280]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8005004:	4313      	orrs	r3, r2
 8005006:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005008:	4b45      	ldr	r3, [pc, #276]	; (8005120 <HAL_RCC_OscConfig+0x280>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4618      	mov	r0, r3
 800500e:	f7fc ffe3 	bl	8001fd8 <HAL_InitTick>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d043      	beq.n	80050a0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e251      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d023      	beq.n	800506c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005024:	4b3d      	ldr	r3, [pc, #244]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a3c      	ldr	r2, [pc, #240]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 800502a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800502e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005030:	f7fd f81e 	bl	8002070 <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005038:	f7fd f81a 	bl	8002070 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e23a      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800504a:	4b34      	ldr	r3, [pc, #208]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0f0      	beq.n	8005038 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005056:	4b31      	ldr	r3, [pc, #196]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	061b      	lsls	r3, r3, #24
 8005064:	492d      	ldr	r1, [pc, #180]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8005066:	4313      	orrs	r3, r2
 8005068:	604b      	str	r3, [r1, #4]
 800506a:	e01a      	b.n	80050a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800506c:	4b2b      	ldr	r3, [pc, #172]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a2a      	ldr	r2, [pc, #168]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8005072:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005076:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005078:	f7fc fffa 	bl	8002070 <HAL_GetTick>
 800507c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800507e:	e008      	b.n	8005092 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005080:	f7fc fff6 	bl	8002070 <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b02      	cmp	r3, #2
 800508c:	d901      	bls.n	8005092 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e216      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005092:	4b22      	ldr	r3, [pc, #136]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1f0      	bne.n	8005080 <HAL_RCC_OscConfig+0x1e0>
 800509e:	e000      	b.n	80050a2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d041      	beq.n	8005132 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d01c      	beq.n	80050f0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050b6:	4b19      	ldr	r3, [pc, #100]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 80050b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050bc:	4a17      	ldr	r2, [pc, #92]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 80050be:	f043 0301 	orr.w	r3, r3, #1
 80050c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c6:	f7fc ffd3 	bl	8002070 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050cc:	e008      	b.n	80050e0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050ce:	f7fc ffcf 	bl	8002070 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e1ef      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050e0:	4b0e      	ldr	r3, [pc, #56]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 80050e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d0ef      	beq.n	80050ce <HAL_RCC_OscConfig+0x22e>
 80050ee:	e020      	b.n	8005132 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050f0:	4b0a      	ldr	r3, [pc, #40]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 80050f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050f6:	4a09      	ldr	r2, [pc, #36]	; (800511c <HAL_RCC_OscConfig+0x27c>)
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005100:	f7fc ffb6 	bl	8002070 <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005106:	e00d      	b.n	8005124 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005108:	f7fc ffb2 	bl	8002070 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d906      	bls.n	8005124 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e1d2      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
 800511a:	bf00      	nop
 800511c:	40021000 	.word	0x40021000
 8005120:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005124:	4b8c      	ldr	r3, [pc, #560]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005126:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1ea      	bne.n	8005108 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0304 	and.w	r3, r3, #4
 800513a:	2b00      	cmp	r3, #0
 800513c:	f000 80a6 	beq.w	800528c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005140:	2300      	movs	r3, #0
 8005142:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005144:	4b84      	ldr	r3, [pc, #528]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d101      	bne.n	8005154 <HAL_RCC_OscConfig+0x2b4>
 8005150:	2301      	movs	r3, #1
 8005152:	e000      	b.n	8005156 <HAL_RCC_OscConfig+0x2b6>
 8005154:	2300      	movs	r3, #0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00d      	beq.n	8005176 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800515a:	4b7f      	ldr	r3, [pc, #508]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 800515c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800515e:	4a7e      	ldr	r2, [pc, #504]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005164:	6593      	str	r3, [r2, #88]	; 0x58
 8005166:	4b7c      	ldr	r3, [pc, #496]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800516a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005172:	2301      	movs	r3, #1
 8005174:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005176:	4b79      	ldr	r3, [pc, #484]	; (800535c <HAL_RCC_OscConfig+0x4bc>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800517e:	2b00      	cmp	r3, #0
 8005180:	d118      	bne.n	80051b4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005182:	4b76      	ldr	r3, [pc, #472]	; (800535c <HAL_RCC_OscConfig+0x4bc>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a75      	ldr	r2, [pc, #468]	; (800535c <HAL_RCC_OscConfig+0x4bc>)
 8005188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800518c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800518e:	f7fc ff6f 	bl	8002070 <HAL_GetTick>
 8005192:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005194:	e008      	b.n	80051a8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005196:	f7fc ff6b 	bl	8002070 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d901      	bls.n	80051a8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e18b      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051a8:	4b6c      	ldr	r3, [pc, #432]	; (800535c <HAL_RCC_OscConfig+0x4bc>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0f0      	beq.n	8005196 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d108      	bne.n	80051ce <HAL_RCC_OscConfig+0x32e>
 80051bc:	4b66      	ldr	r3, [pc, #408]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80051be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051c2:	4a65      	ldr	r2, [pc, #404]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80051c4:	f043 0301 	orr.w	r3, r3, #1
 80051c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051cc:	e024      	b.n	8005218 <HAL_RCC_OscConfig+0x378>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	2b05      	cmp	r3, #5
 80051d4:	d110      	bne.n	80051f8 <HAL_RCC_OscConfig+0x358>
 80051d6:	4b60      	ldr	r3, [pc, #384]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80051d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051dc:	4a5e      	ldr	r2, [pc, #376]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80051de:	f043 0304 	orr.w	r3, r3, #4
 80051e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051e6:	4b5c      	ldr	r3, [pc, #368]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80051e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ec:	4a5a      	ldr	r2, [pc, #360]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80051ee:	f043 0301 	orr.w	r3, r3, #1
 80051f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051f6:	e00f      	b.n	8005218 <HAL_RCC_OscConfig+0x378>
 80051f8:	4b57      	ldr	r3, [pc, #348]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80051fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051fe:	4a56      	ldr	r2, [pc, #344]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005200:	f023 0301 	bic.w	r3, r3, #1
 8005204:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005208:	4b53      	ldr	r3, [pc, #332]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 800520a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800520e:	4a52      	ldr	r2, [pc, #328]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005210:	f023 0304 	bic.w	r3, r3, #4
 8005214:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d016      	beq.n	800524e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005220:	f7fc ff26 	bl	8002070 <HAL_GetTick>
 8005224:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005226:	e00a      	b.n	800523e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005228:	f7fc ff22 	bl	8002070 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	f241 3288 	movw	r2, #5000	; 0x1388
 8005236:	4293      	cmp	r3, r2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e140      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800523e:	4b46      	ldr	r3, [pc, #280]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0ed      	beq.n	8005228 <HAL_RCC_OscConfig+0x388>
 800524c:	e015      	b.n	800527a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524e:	f7fc ff0f 	bl	8002070 <HAL_GetTick>
 8005252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005254:	e00a      	b.n	800526c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005256:	f7fc ff0b 	bl	8002070 <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	f241 3288 	movw	r2, #5000	; 0x1388
 8005264:	4293      	cmp	r3, r2
 8005266:	d901      	bls.n	800526c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e129      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800526c:	4b3a      	ldr	r3, [pc, #232]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 800526e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1ed      	bne.n	8005256 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800527a:	7ffb      	ldrb	r3, [r7, #31]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d105      	bne.n	800528c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005280:	4b35      	ldr	r3, [pc, #212]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005284:	4a34      	ldr	r2, [pc, #208]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005286:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800528a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0320 	and.w	r3, r3, #32
 8005294:	2b00      	cmp	r3, #0
 8005296:	d03c      	beq.n	8005312 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d01c      	beq.n	80052da <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80052a0:	4b2d      	ldr	r3, [pc, #180]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80052a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052a6:	4a2c      	ldr	r2, [pc, #176]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80052a8:	f043 0301 	orr.w	r3, r3, #1
 80052ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b0:	f7fc fede 	bl	8002070 <HAL_GetTick>
 80052b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80052b6:	e008      	b.n	80052ca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052b8:	f7fc feda 	bl	8002070 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d901      	bls.n	80052ca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e0fa      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80052ca:	4b23      	ldr	r3, [pc, #140]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80052cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052d0:	f003 0302 	and.w	r3, r3, #2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d0ef      	beq.n	80052b8 <HAL_RCC_OscConfig+0x418>
 80052d8:	e01b      	b.n	8005312 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80052da:	4b1f      	ldr	r3, [pc, #124]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80052dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052e0:	4a1d      	ldr	r2, [pc, #116]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 80052e2:	f023 0301 	bic.w	r3, r3, #1
 80052e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ea:	f7fc fec1 	bl	8002070 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80052f0:	e008      	b.n	8005304 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052f2:	f7fc febd 	bl	8002070 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e0dd      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005304:	4b14      	ldr	r3, [pc, #80]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005306:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800530a:	f003 0302 	and.w	r3, r3, #2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1ef      	bne.n	80052f2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 80d1 	beq.w	80054be <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800531c:	4b0e      	ldr	r3, [pc, #56]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f003 030c 	and.w	r3, r3, #12
 8005324:	2b0c      	cmp	r3, #12
 8005326:	f000 808b 	beq.w	8005440 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	2b02      	cmp	r3, #2
 8005330:	d15e      	bne.n	80053f0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005332:	4b09      	ldr	r3, [pc, #36]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a08      	ldr	r2, [pc, #32]	; (8005358 <HAL_RCC_OscConfig+0x4b8>)
 8005338:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800533c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800533e:	f7fc fe97 	bl	8002070 <HAL_GetTick>
 8005342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005344:	e00c      	b.n	8005360 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005346:	f7fc fe93 	bl	8002070 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d905      	bls.n	8005360 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e0b3      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
 8005358:	40021000 	.word	0x40021000
 800535c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005360:	4b59      	ldr	r3, [pc, #356]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1ec      	bne.n	8005346 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800536c:	4b56      	ldr	r3, [pc, #344]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 800536e:	68da      	ldr	r2, [r3, #12]
 8005370:	4b56      	ldr	r3, [pc, #344]	; (80054cc <HAL_RCC_OscConfig+0x62c>)
 8005372:	4013      	ands	r3, r2
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	6a11      	ldr	r1, [r2, #32]
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800537c:	3a01      	subs	r2, #1
 800537e:	0112      	lsls	r2, r2, #4
 8005380:	4311      	orrs	r1, r2
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005386:	0212      	lsls	r2, r2, #8
 8005388:	4311      	orrs	r1, r2
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800538e:	0852      	lsrs	r2, r2, #1
 8005390:	3a01      	subs	r2, #1
 8005392:	0552      	lsls	r2, r2, #21
 8005394:	4311      	orrs	r1, r2
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800539a:	0852      	lsrs	r2, r2, #1
 800539c:	3a01      	subs	r2, #1
 800539e:	0652      	lsls	r2, r2, #25
 80053a0:	4311      	orrs	r1, r2
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80053a6:	06d2      	lsls	r2, r2, #27
 80053a8:	430a      	orrs	r2, r1
 80053aa:	4947      	ldr	r1, [pc, #284]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053b0:	4b45      	ldr	r3, [pc, #276]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a44      	ldr	r2, [pc, #272]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80053bc:	4b42      	ldr	r3, [pc, #264]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	4a41      	ldr	r2, [pc, #260]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053c8:	f7fc fe52 	bl	8002070 <HAL_GetTick>
 80053cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053ce:	e008      	b.n	80053e2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053d0:	f7fc fe4e 	bl	8002070 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d901      	bls.n	80053e2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e06e      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053e2:	4b39      	ldr	r3, [pc, #228]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d0f0      	beq.n	80053d0 <HAL_RCC_OscConfig+0x530>
 80053ee:	e066      	b.n	80054be <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053f0:	4b35      	ldr	r3, [pc, #212]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a34      	ldr	r2, [pc, #208]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053fa:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80053fc:	4b32      	ldr	r3, [pc, #200]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	4a31      	ldr	r2, [pc, #196]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 8005402:	f023 0303 	bic.w	r3, r3, #3
 8005406:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005408:	4b2f      	ldr	r3, [pc, #188]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	4a2e      	ldr	r2, [pc, #184]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 800540e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005412:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005416:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005418:	f7fc fe2a 	bl	8002070 <HAL_GetTick>
 800541c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800541e:	e008      	b.n	8005432 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005420:	f7fc fe26 	bl	8002070 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e046      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005432:	4b25      	ldr	r3, [pc, #148]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1f0      	bne.n	8005420 <HAL_RCC_OscConfig+0x580>
 800543e:	e03e      	b.n	80054be <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e039      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800544c:	4b1e      	ldr	r3, [pc, #120]	; (80054c8 <HAL_RCC_OscConfig+0x628>)
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	f003 0203 	and.w	r2, r3, #3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	429a      	cmp	r2, r3
 800545e:	d12c      	bne.n	80054ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546a:	3b01      	subs	r3, #1
 800546c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800546e:	429a      	cmp	r2, r3
 8005470:	d123      	bne.n	80054ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800547e:	429a      	cmp	r2, r3
 8005480:	d11b      	bne.n	80054ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800548c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800548e:	429a      	cmp	r2, r3
 8005490:	d113      	bne.n	80054ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549c:	085b      	lsrs	r3, r3, #1
 800549e:	3b01      	subs	r3, #1
 80054a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d109      	bne.n	80054ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b0:	085b      	lsrs	r3, r3, #1
 80054b2:	3b01      	subs	r3, #1
 80054b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d001      	beq.n	80054be <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e000      	b.n	80054c0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3720      	adds	r7, #32
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40021000 	.word	0x40021000
 80054cc:	019f800c 	.word	0x019f800c

080054d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80054da:	2300      	movs	r3, #0
 80054dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e11e      	b.n	8005726 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054e8:	4b91      	ldr	r3, [pc, #580]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 030f 	and.w	r3, r3, #15
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d910      	bls.n	8005518 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054f6:	4b8e      	ldr	r3, [pc, #568]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f023 020f 	bic.w	r2, r3, #15
 80054fe:	498c      	ldr	r1, [pc, #560]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	4313      	orrs	r3, r2
 8005504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005506:	4b8a      	ldr	r3, [pc, #552]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 030f 	and.w	r3, r3, #15
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	429a      	cmp	r2, r3
 8005512:	d001      	beq.n	8005518 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e106      	b.n	8005726 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b00      	cmp	r3, #0
 8005522:	d073      	beq.n	800560c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	2b03      	cmp	r3, #3
 800552a:	d129      	bne.n	8005580 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800552c:	4b81      	ldr	r3, [pc, #516]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d101      	bne.n	800553c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e0f4      	b.n	8005726 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800553c:	f000 f99e 	bl	800587c <RCC_GetSysClockFreqFromPLLSource>
 8005540:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	4a7c      	ldr	r2, [pc, #496]	; (8005738 <HAL_RCC_ClockConfig+0x268>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d93f      	bls.n	80055ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800554a:	4b7a      	ldr	r3, [pc, #488]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d009      	beq.n	800556a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800555e:	2b00      	cmp	r3, #0
 8005560:	d033      	beq.n	80055ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005566:	2b00      	cmp	r3, #0
 8005568:	d12f      	bne.n	80055ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800556a:	4b72      	ldr	r3, [pc, #456]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005572:	4a70      	ldr	r2, [pc, #448]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 8005574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005578:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800557a:	2380      	movs	r3, #128	; 0x80
 800557c:	617b      	str	r3, [r7, #20]
 800557e:	e024      	b.n	80055ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	2b02      	cmp	r3, #2
 8005586:	d107      	bne.n	8005598 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005588:	4b6a      	ldr	r3, [pc, #424]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d109      	bne.n	80055a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e0c6      	b.n	8005726 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005598:	4b66      	ldr	r3, [pc, #408]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d101      	bne.n	80055a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e0be      	b.n	8005726 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80055a8:	f000 f8ce 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	4a61      	ldr	r2, [pc, #388]	; (8005738 <HAL_RCC_ClockConfig+0x268>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d909      	bls.n	80055ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055b6:	4b5f      	ldr	r3, [pc, #380]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055be:	4a5d      	ldr	r2, [pc, #372]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80055c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80055c6:	2380      	movs	r3, #128	; 0x80
 80055c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80055ca:	4b5a      	ldr	r3, [pc, #360]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f023 0203 	bic.w	r2, r3, #3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	4957      	ldr	r1, [pc, #348]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055dc:	f7fc fd48 	bl	8002070 <HAL_GetTick>
 80055e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055e2:	e00a      	b.n	80055fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055e4:	f7fc fd44 	bl	8002070 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d901      	bls.n	80055fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e095      	b.n	8005726 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055fa:	4b4e      	ldr	r3, [pc, #312]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f003 020c 	and.w	r2, r3, #12
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	429a      	cmp	r2, r3
 800560a:	d1eb      	bne.n	80055e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d023      	beq.n	8005660 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0304 	and.w	r3, r3, #4
 8005620:	2b00      	cmp	r3, #0
 8005622:	d005      	beq.n	8005630 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005624:	4b43      	ldr	r3, [pc, #268]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	4a42      	ldr	r2, [pc, #264]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800562a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800562e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0308 	and.w	r3, r3, #8
 8005638:	2b00      	cmp	r3, #0
 800563a:	d007      	beq.n	800564c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800563c:	4b3d      	ldr	r3, [pc, #244]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005644:	4a3b      	ldr	r2, [pc, #236]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 8005646:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800564a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800564c:	4b39      	ldr	r3, [pc, #228]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	4936      	ldr	r1, [pc, #216]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800565a:	4313      	orrs	r3, r2
 800565c:	608b      	str	r3, [r1, #8]
 800565e:	e008      	b.n	8005672 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	2b80      	cmp	r3, #128	; 0x80
 8005664:	d105      	bne.n	8005672 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005666:	4b33      	ldr	r3, [pc, #204]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	4a32      	ldr	r2, [pc, #200]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 800566c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005670:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005672:	4b2f      	ldr	r3, [pc, #188]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 030f 	and.w	r3, r3, #15
 800567a:	683a      	ldr	r2, [r7, #0]
 800567c:	429a      	cmp	r2, r3
 800567e:	d21d      	bcs.n	80056bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005680:	4b2b      	ldr	r3, [pc, #172]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f023 020f 	bic.w	r2, r3, #15
 8005688:	4929      	ldr	r1, [pc, #164]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	4313      	orrs	r3, r2
 800568e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005690:	f7fc fcee 	bl	8002070 <HAL_GetTick>
 8005694:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005696:	e00a      	b.n	80056ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005698:	f7fc fcea 	bl	8002070 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e03b      	b.n	8005726 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ae:	4b20      	ldr	r3, [pc, #128]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	683a      	ldr	r2, [r7, #0]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d1ed      	bne.n	8005698 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0304 	and.w	r3, r3, #4
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d008      	beq.n	80056da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056c8:	4b1a      	ldr	r3, [pc, #104]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	4917      	ldr	r1, [pc, #92]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0308 	and.w	r3, r3, #8
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d009      	beq.n	80056fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056e6:	4b13      	ldr	r3, [pc, #76]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	490f      	ldr	r1, [pc, #60]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80056fa:	f000 f825 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 80056fe:	4602      	mov	r2, r0
 8005700:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <HAL_RCC_ClockConfig+0x264>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	091b      	lsrs	r3, r3, #4
 8005706:	f003 030f 	and.w	r3, r3, #15
 800570a:	490c      	ldr	r1, [pc, #48]	; (800573c <HAL_RCC_ClockConfig+0x26c>)
 800570c:	5ccb      	ldrb	r3, [r1, r3]
 800570e:	f003 031f 	and.w	r3, r3, #31
 8005712:	fa22 f303 	lsr.w	r3, r2, r3
 8005716:	4a0a      	ldr	r2, [pc, #40]	; (8005740 <HAL_RCC_ClockConfig+0x270>)
 8005718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800571a:	4b0a      	ldr	r3, [pc, #40]	; (8005744 <HAL_RCC_ClockConfig+0x274>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f7fc fc5a 	bl	8001fd8 <HAL_InitTick>
 8005724:	4603      	mov	r3, r0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3718      	adds	r7, #24
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	40022000 	.word	0x40022000
 8005734:	40021000 	.word	0x40021000
 8005738:	04c4b400 	.word	0x04c4b400
 800573c:	0800c470 	.word	0x0800c470
 8005740:	20000000 	.word	0x20000000
 8005744:	20000004 	.word	0x20000004

08005748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005748:	b480      	push	{r7}
 800574a:	b087      	sub	sp, #28
 800574c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800574e:	4b2c      	ldr	r3, [pc, #176]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f003 030c 	and.w	r3, r3, #12
 8005756:	2b04      	cmp	r3, #4
 8005758:	d102      	bne.n	8005760 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800575a:	4b2a      	ldr	r3, [pc, #168]	; (8005804 <HAL_RCC_GetSysClockFreq+0xbc>)
 800575c:	613b      	str	r3, [r7, #16]
 800575e:	e047      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005760:	4b27      	ldr	r3, [pc, #156]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 030c 	and.w	r3, r3, #12
 8005768:	2b08      	cmp	r3, #8
 800576a:	d102      	bne.n	8005772 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800576c:	4b26      	ldr	r3, [pc, #152]	; (8005808 <HAL_RCC_GetSysClockFreq+0xc0>)
 800576e:	613b      	str	r3, [r7, #16]
 8005770:	e03e      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005772:	4b23      	ldr	r3, [pc, #140]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f003 030c 	and.w	r3, r3, #12
 800577a:	2b0c      	cmp	r3, #12
 800577c:	d136      	bne.n	80057ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800577e:	4b20      	ldr	r3, [pc, #128]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005788:	4b1d      	ldr	r3, [pc, #116]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	091b      	lsrs	r3, r3, #4
 800578e:	f003 030f 	and.w	r3, r3, #15
 8005792:	3301      	adds	r3, #1
 8005794:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2b03      	cmp	r3, #3
 800579a:	d10c      	bne.n	80057b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800579c:	4a1a      	ldr	r2, [pc, #104]	; (8005808 <HAL_RCC_GetSysClockFreq+0xc0>)
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a4:	4a16      	ldr	r2, [pc, #88]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057a6:	68d2      	ldr	r2, [r2, #12]
 80057a8:	0a12      	lsrs	r2, r2, #8
 80057aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80057ae:	fb02 f303 	mul.w	r3, r2, r3
 80057b2:	617b      	str	r3, [r7, #20]
      break;
 80057b4:	e00c      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057b6:	4a13      	ldr	r2, [pc, #76]	; (8005804 <HAL_RCC_GetSysClockFreq+0xbc>)
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80057be:	4a10      	ldr	r2, [pc, #64]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057c0:	68d2      	ldr	r2, [r2, #12]
 80057c2:	0a12      	lsrs	r2, r2, #8
 80057c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80057c8:	fb02 f303 	mul.w	r3, r2, r3
 80057cc:	617b      	str	r3, [r7, #20]
      break;
 80057ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80057d0:	4b0b      	ldr	r3, [pc, #44]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	0e5b      	lsrs	r3, r3, #25
 80057d6:	f003 0303 	and.w	r3, r3, #3
 80057da:	3301      	adds	r3, #1
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e8:	613b      	str	r3, [r7, #16]
 80057ea:	e001      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80057ec:	2300      	movs	r3, #0
 80057ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80057f0:	693b      	ldr	r3, [r7, #16]
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	371c      	adds	r7, #28
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	40021000 	.word	0x40021000
 8005804:	00f42400 	.word	0x00f42400
 8005808:	007a1200 	.word	0x007a1200

0800580c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800580c:	b480      	push	{r7}
 800580e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005810:	4b03      	ldr	r3, [pc, #12]	; (8005820 <HAL_RCC_GetHCLKFreq+0x14>)
 8005812:	681b      	ldr	r3, [r3, #0]
}
 8005814:	4618      	mov	r0, r3
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	20000000 	.word	0x20000000

08005824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005828:	f7ff fff0 	bl	800580c <HAL_RCC_GetHCLKFreq>
 800582c:	4602      	mov	r2, r0
 800582e:	4b06      	ldr	r3, [pc, #24]	; (8005848 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	0a1b      	lsrs	r3, r3, #8
 8005834:	f003 0307 	and.w	r3, r3, #7
 8005838:	4904      	ldr	r1, [pc, #16]	; (800584c <HAL_RCC_GetPCLK1Freq+0x28>)
 800583a:	5ccb      	ldrb	r3, [r1, r3]
 800583c:	f003 031f 	and.w	r3, r3, #31
 8005840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005844:	4618      	mov	r0, r3
 8005846:	bd80      	pop	{r7, pc}
 8005848:	40021000 	.word	0x40021000
 800584c:	0800c480 	.word	0x0800c480

08005850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005854:	f7ff ffda 	bl	800580c <HAL_RCC_GetHCLKFreq>
 8005858:	4602      	mov	r2, r0
 800585a:	4b06      	ldr	r3, [pc, #24]	; (8005874 <HAL_RCC_GetPCLK2Freq+0x24>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	0adb      	lsrs	r3, r3, #11
 8005860:	f003 0307 	and.w	r3, r3, #7
 8005864:	4904      	ldr	r1, [pc, #16]	; (8005878 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005866:	5ccb      	ldrb	r3, [r1, r3]
 8005868:	f003 031f 	and.w	r3, r3, #31
 800586c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005870:	4618      	mov	r0, r3
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40021000 	.word	0x40021000
 8005878:	0800c480 	.word	0x0800c480

0800587c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800587c:	b480      	push	{r7}
 800587e:	b087      	sub	sp, #28
 8005880:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005882:	4b1e      	ldr	r3, [pc, #120]	; (80058fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800588c:	4b1b      	ldr	r3, [pc, #108]	; (80058fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	091b      	lsrs	r3, r3, #4
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	3301      	adds	r3, #1
 8005898:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	2b03      	cmp	r3, #3
 800589e:	d10c      	bne.n	80058ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058a0:	4a17      	ldr	r2, [pc, #92]	; (8005900 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a8:	4a14      	ldr	r2, [pc, #80]	; (80058fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058aa:	68d2      	ldr	r2, [r2, #12]
 80058ac:	0a12      	lsrs	r2, r2, #8
 80058ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058b2:	fb02 f303 	mul.w	r3, r2, r3
 80058b6:	617b      	str	r3, [r7, #20]
    break;
 80058b8:	e00c      	b.n	80058d4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058ba:	4a12      	ldr	r2, [pc, #72]	; (8005904 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c2:	4a0e      	ldr	r2, [pc, #56]	; (80058fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058c4:	68d2      	ldr	r2, [r2, #12]
 80058c6:	0a12      	lsrs	r2, r2, #8
 80058c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058cc:	fb02 f303 	mul.w	r3, r2, r3
 80058d0:	617b      	str	r3, [r7, #20]
    break;
 80058d2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80058d4:	4b09      	ldr	r3, [pc, #36]	; (80058fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	0e5b      	lsrs	r3, r3, #25
 80058da:	f003 0303 	and.w	r3, r3, #3
 80058de:	3301      	adds	r3, #1
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80058ee:	687b      	ldr	r3, [r7, #4]
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	371c      	adds	r7, #28
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr
 80058fc:	40021000 	.word	0x40021000
 8005900:	007a1200 	.word	0x007a1200
 8005904:	00f42400 	.word	0x00f42400

08005908 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005910:	2300      	movs	r3, #0
 8005912:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005914:	2300      	movs	r3, #0
 8005916:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005920:	2b00      	cmp	r3, #0
 8005922:	f000 8098 	beq.w	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005926:	2300      	movs	r3, #0
 8005928:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800592a:	4b43      	ldr	r3, [pc, #268]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800592c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800592e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10d      	bne.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005936:	4b40      	ldr	r3, [pc, #256]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800593a:	4a3f      	ldr	r2, [pc, #252]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800593c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005940:	6593      	str	r3, [r2, #88]	; 0x58
 8005942:	4b3d      	ldr	r3, [pc, #244]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800594a:	60bb      	str	r3, [r7, #8]
 800594c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800594e:	2301      	movs	r3, #1
 8005950:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005952:	4b3a      	ldr	r3, [pc, #232]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a39      	ldr	r2, [pc, #228]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800595c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800595e:	f7fc fb87 	bl	8002070 <HAL_GetTick>
 8005962:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005964:	e009      	b.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005966:	f7fc fb83 	bl	8002070 <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b02      	cmp	r3, #2
 8005972:	d902      	bls.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	74fb      	strb	r3, [r7, #19]
        break;
 8005978:	e005      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800597a:	4b30      	ldr	r3, [pc, #192]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0ef      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005986:	7cfb      	ldrb	r3, [r7, #19]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d159      	bne.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800598c:	4b2a      	ldr	r3, [pc, #168]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800598e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005992:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005996:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d01e      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d019      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059a8:	4b23      	ldr	r3, [pc, #140]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059b4:	4b20      	ldr	r3, [pc, #128]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ba:	4a1f      	ldr	r2, [pc, #124]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059c4:	4b1c      	ldr	r3, [pc, #112]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ca:	4a1b      	ldr	r2, [pc, #108]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059d4:	4a18      	ldr	r2, [pc, #96]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d016      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e6:	f7fc fb43 	bl	8002070 <HAL_GetTick>
 80059ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059ec:	e00b      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ee:	f7fc fb3f 	bl	8002070 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d902      	bls.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	74fb      	strb	r3, [r7, #19]
            break;
 8005a04:	e006      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a06:	4b0c      	ldr	r3, [pc, #48]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a0c:	f003 0302 	and.w	r3, r3, #2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d0ec      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005a14:	7cfb      	ldrb	r3, [r7, #19]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d10b      	bne.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a1a:	4b07      	ldr	r3, [pc, #28]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a28:	4903      	ldr	r1, [pc, #12]	; (8005a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005a30:	e008      	b.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a32:	7cfb      	ldrb	r3, [r7, #19]
 8005a34:	74bb      	strb	r3, [r7, #18]
 8005a36:	e005      	b.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005a38:	40021000 	.word	0x40021000
 8005a3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a40:	7cfb      	ldrb	r3, [r7, #19]
 8005a42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a44:	7c7b      	ldrb	r3, [r7, #17]
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d105      	bne.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a4a:	4ba6      	ldr	r3, [pc, #664]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a4e:	4aa5      	ldr	r2, [pc, #660]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a54:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00a      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a62:	4ba0      	ldr	r3, [pc, #640]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a68:	f023 0203 	bic.w	r2, r3, #3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	499c      	ldr	r1, [pc, #624]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0302 	and.w	r3, r3, #2
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d00a      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a84:	4b97      	ldr	r3, [pc, #604]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a8a:	f023 020c 	bic.w	r2, r3, #12
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	4994      	ldr	r1, [pc, #592]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a94:	4313      	orrs	r3, r2
 8005a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0304 	and.w	r3, r3, #4
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00a      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005aa6:	4b8f      	ldr	r3, [pc, #572]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	498b      	ldr	r1, [pc, #556]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0308 	and.w	r3, r3, #8
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00a      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ac8:	4b86      	ldr	r3, [pc, #536]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ace:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	4983      	ldr	r1, [pc, #524]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0320 	and.w	r3, r3, #32
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00a      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005aea:	4b7e      	ldr	r3, [pc, #504]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	497a      	ldr	r1, [pc, #488]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005afa:	4313      	orrs	r3, r2
 8005afc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d00a      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b0c:	4b75      	ldr	r3, [pc, #468]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	4972      	ldr	r1, [pc, #456]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00a      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b2e:	4b6d      	ldr	r3, [pc, #436]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b34:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	4969      	ldr	r1, [pc, #420]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00a      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b50:	4b64      	ldr	r3, [pc, #400]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b56:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	4961      	ldr	r1, [pc, #388]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00a      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b72:	4b5c      	ldr	r3, [pc, #368]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b80:	4958      	ldr	r1, [pc, #352]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d015      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b94:	4b53      	ldr	r3, [pc, #332]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba2:	4950      	ldr	r1, [pc, #320]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bb2:	d105      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bb4:	4b4b      	ldr	r3, [pc, #300]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	4a4a      	ldr	r2, [pc, #296]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bbe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d015      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005bcc:	4b45      	ldr	r3, [pc, #276]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bda:	4942      	ldr	r1, [pc, #264]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bea:	d105      	bne.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bec:	4b3d      	ldr	r3, [pc, #244]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	4a3c      	ldr	r2, [pc, #240]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bf6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d015      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c04:	4b37      	ldr	r3, [pc, #220]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c12:	4934      	ldr	r1, [pc, #208]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c22:	d105      	bne.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c24:	4b2f      	ldr	r3, [pc, #188]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	4a2e      	ldr	r2, [pc, #184]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c2e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d015      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c3c:	4b29      	ldr	r3, [pc, #164]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c4a:	4926      	ldr	r1, [pc, #152]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c5a:	d105      	bne.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c5c:	4b21      	ldr	r3, [pc, #132]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	4a20      	ldr	r2, [pc, #128]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c66:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d015      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c74:	4b1b      	ldr	r3, [pc, #108]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c7a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c82:	4918      	ldr	r1, [pc, #96]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c84:	4313      	orrs	r3, r2
 8005c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c92:	d105      	bne.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c94:	4b13      	ldr	r3, [pc, #76]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	4a12      	ldr	r2, [pc, #72]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c9e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d015      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005cac:	4b0d      	ldr	r3, [pc, #52]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cba:	490a      	ldr	r1, [pc, #40]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005cca:	d105      	bne.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ccc:	4b05      	ldr	r3, [pc, #20]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	4a04      	ldr	r2, [pc, #16]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cd6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005cd8:	7cbb      	ldrb	r3, [r7, #18]
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3718      	adds	r7, #24
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	40021000 	.word	0x40021000

08005ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e049      	b.n	8005d8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7fb fffc 	bl	8001d0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2202      	movs	r2, #2
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3304      	adds	r3, #4
 8005d24:	4619      	mov	r1, r3
 8005d26:	4610      	mov	r0, r2
 8005d28:	f000 fbbe 	bl	80064a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3708      	adds	r7, #8
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
	...

08005d98 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d001      	beq.n	8005db0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e042      	b.n	8005e36 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a21      	ldr	r2, [pc, #132]	; (8005e44 <HAL_TIM_Base_Start+0xac>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d018      	beq.n	8005df4 <HAL_TIM_Base_Start+0x5c>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dca:	d013      	beq.n	8005df4 <HAL_TIM_Base_Start+0x5c>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a1d      	ldr	r2, [pc, #116]	; (8005e48 <HAL_TIM_Base_Start+0xb0>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d00e      	beq.n	8005df4 <HAL_TIM_Base_Start+0x5c>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a1c      	ldr	r2, [pc, #112]	; (8005e4c <HAL_TIM_Base_Start+0xb4>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d009      	beq.n	8005df4 <HAL_TIM_Base_Start+0x5c>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a1a      	ldr	r2, [pc, #104]	; (8005e50 <HAL_TIM_Base_Start+0xb8>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d004      	beq.n	8005df4 <HAL_TIM_Base_Start+0x5c>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a19      	ldr	r2, [pc, #100]	; (8005e54 <HAL_TIM_Base_Start+0xbc>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d115      	bne.n	8005e20 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689a      	ldr	r2, [r3, #8]
 8005dfa:	4b17      	ldr	r3, [pc, #92]	; (8005e58 <HAL_TIM_Base_Start+0xc0>)
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2b06      	cmp	r3, #6
 8005e04:	d015      	beq.n	8005e32 <HAL_TIM_Base_Start+0x9a>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e0c:	d011      	beq.n	8005e32 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f042 0201 	orr.w	r2, r2, #1
 8005e1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e1e:	e008      	b.n	8005e32 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f042 0201 	orr.w	r2, r2, #1
 8005e2e:	601a      	str	r2, [r3, #0]
 8005e30:	e000      	b.n	8005e34 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3714      	adds	r7, #20
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	40012c00 	.word	0x40012c00
 8005e48:	40000400 	.word	0x40000400
 8005e4c:	40000800 	.word	0x40000800
 8005e50:	40013400 	.word	0x40013400
 8005e54:	40014000 	.word	0x40014000
 8005e58:	00010007 	.word	0x00010007

08005e5c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e049      	b.n	8005f02 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d106      	bne.n	8005e88 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7fb ff22 	bl	8001ccc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	3304      	adds	r3, #4
 8005e98:	4619      	mov	r1, r3
 8005e9a:	4610      	mov	r0, r2
 8005e9c:	f000 fb04 	bl	80064a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
	...

08005f0c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d109      	bne.n	8005f30 <HAL_TIM_OC_Start+0x24>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	bf14      	ite	ne
 8005f28:	2301      	movne	r3, #1
 8005f2a:	2300      	moveq	r3, #0
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	e03c      	b.n	8005faa <HAL_TIM_OC_Start+0x9e>
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d109      	bne.n	8005f4a <HAL_TIM_OC_Start+0x3e>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	bf14      	ite	ne
 8005f42:	2301      	movne	r3, #1
 8005f44:	2300      	moveq	r3, #0
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	e02f      	b.n	8005faa <HAL_TIM_OC_Start+0x9e>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d109      	bne.n	8005f64 <HAL_TIM_OC_Start+0x58>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	bf14      	ite	ne
 8005f5c:	2301      	movne	r3, #1
 8005f5e:	2300      	moveq	r3, #0
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	e022      	b.n	8005faa <HAL_TIM_OC_Start+0x9e>
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	2b0c      	cmp	r3, #12
 8005f68:	d109      	bne.n	8005f7e <HAL_TIM_OC_Start+0x72>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	bf14      	ite	ne
 8005f76:	2301      	movne	r3, #1
 8005f78:	2300      	moveq	r3, #0
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	e015      	b.n	8005faa <HAL_TIM_OC_Start+0x9e>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2b10      	cmp	r3, #16
 8005f82:	d109      	bne.n	8005f98 <HAL_TIM_OC_Start+0x8c>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	bf14      	ite	ne
 8005f90:	2301      	movne	r3, #1
 8005f92:	2300      	moveq	r3, #0
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	e008      	b.n	8005faa <HAL_TIM_OC_Start+0x9e>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	bf14      	ite	ne
 8005fa4:	2301      	movne	r3, #1
 8005fa6:	2300      	moveq	r3, #0
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e097      	b.n	80060e2 <HAL_TIM_OC_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d104      	bne.n	8005fc2 <HAL_TIM_OC_Start+0xb6>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2202      	movs	r2, #2
 8005fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fc0:	e023      	b.n	800600a <HAL_TIM_OC_Start+0xfe>
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	2b04      	cmp	r3, #4
 8005fc6:	d104      	bne.n	8005fd2 <HAL_TIM_OC_Start+0xc6>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fd0:	e01b      	b.n	800600a <HAL_TIM_OC_Start+0xfe>
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d104      	bne.n	8005fe2 <HAL_TIM_OC_Start+0xd6>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fe0:	e013      	b.n	800600a <HAL_TIM_OC_Start+0xfe>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b0c      	cmp	r3, #12
 8005fe6:	d104      	bne.n	8005ff2 <HAL_TIM_OC_Start+0xe6>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ff0:	e00b      	b.n	800600a <HAL_TIM_OC_Start+0xfe>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b10      	cmp	r3, #16
 8005ff6:	d104      	bne.n	8006002 <HAL_TIM_OC_Start+0xf6>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006000:	e003      	b.n	800600a <HAL_TIM_OC_Start+0xfe>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2202      	movs	r2, #2
 8006006:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2201      	movs	r2, #1
 8006010:	6839      	ldr	r1, [r7, #0]
 8006012:	4618      	mov	r0, r3
 8006014:	f000 fe6a 	bl	8006cec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a33      	ldr	r2, [pc, #204]	; (80060ec <HAL_TIM_OC_Start+0x1e0>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d013      	beq.n	800604a <HAL_TIM_OC_Start+0x13e>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a32      	ldr	r2, [pc, #200]	; (80060f0 <HAL_TIM_OC_Start+0x1e4>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d00e      	beq.n	800604a <HAL_TIM_OC_Start+0x13e>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a30      	ldr	r2, [pc, #192]	; (80060f4 <HAL_TIM_OC_Start+0x1e8>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d009      	beq.n	800604a <HAL_TIM_OC_Start+0x13e>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a2f      	ldr	r2, [pc, #188]	; (80060f8 <HAL_TIM_OC_Start+0x1ec>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d004      	beq.n	800604a <HAL_TIM_OC_Start+0x13e>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a2d      	ldr	r2, [pc, #180]	; (80060fc <HAL_TIM_OC_Start+0x1f0>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d101      	bne.n	800604e <HAL_TIM_OC_Start+0x142>
 800604a:	2301      	movs	r3, #1
 800604c:	e000      	b.n	8006050 <HAL_TIM_OC_Start+0x144>
 800604e:	2300      	movs	r3, #0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d007      	beq.n	8006064 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006062:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a20      	ldr	r2, [pc, #128]	; (80060ec <HAL_TIM_OC_Start+0x1e0>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d018      	beq.n	80060a0 <HAL_TIM_OC_Start+0x194>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006076:	d013      	beq.n	80060a0 <HAL_TIM_OC_Start+0x194>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a20      	ldr	r2, [pc, #128]	; (8006100 <HAL_TIM_OC_Start+0x1f4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00e      	beq.n	80060a0 <HAL_TIM_OC_Start+0x194>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a1f      	ldr	r2, [pc, #124]	; (8006104 <HAL_TIM_OC_Start+0x1f8>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d009      	beq.n	80060a0 <HAL_TIM_OC_Start+0x194>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a17      	ldr	r2, [pc, #92]	; (80060f0 <HAL_TIM_OC_Start+0x1e4>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d004      	beq.n	80060a0 <HAL_TIM_OC_Start+0x194>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a16      	ldr	r2, [pc, #88]	; (80060f4 <HAL_TIM_OC_Start+0x1e8>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d115      	bne.n	80060cc <HAL_TIM_OC_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689a      	ldr	r2, [r3, #8]
 80060a6:	4b18      	ldr	r3, [pc, #96]	; (8006108 <HAL_TIM_OC_Start+0x1fc>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2b06      	cmp	r3, #6
 80060b0:	d015      	beq.n	80060de <HAL_TIM_OC_Start+0x1d2>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060b8:	d011      	beq.n	80060de <HAL_TIM_OC_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f042 0201 	orr.w	r2, r2, #1
 80060c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ca:	e008      	b.n	80060de <HAL_TIM_OC_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0201 	orr.w	r2, r2, #1
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	e000      	b.n	80060e0 <HAL_TIM_OC_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40012c00 	.word	0x40012c00
 80060f0:	40013400 	.word	0x40013400
 80060f4:	40014000 	.word	0x40014000
 80060f8:	40014400 	.word	0x40014400
 80060fc:	40014800 	.word	0x40014800
 8006100:	40000400 	.word	0x40000400
 8006104:	40000800 	.word	0x40000800
 8006108:	00010007 	.word	0x00010007

0800610c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d101      	bne.n	8006120 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e041      	b.n	80061a4 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b00      	cmp	r3, #0
 800612a:	d106      	bne.n	800613a <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f839 	bl	80061ac <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2202      	movs	r2, #2
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	3304      	adds	r3, #4
 800614a:	4619      	mov	r1, r3
 800614c:	4610      	mov	r0, r2
 800614e:	f000 f9ab 	bl	80064a8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f022 0208 	bic.w	r2, r2, #8
 8006160:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6819      	ldr	r1, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3708      	adds	r7, #8
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d101      	bne.n	80061de <HAL_TIM_OC_ConfigChannel+0x1e>
 80061da:	2302      	movs	r3, #2
 80061dc:	e066      	b.n	80062ac <HAL_TIM_OC_ConfigChannel+0xec>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b14      	cmp	r3, #20
 80061ea:	d857      	bhi.n	800629c <HAL_TIM_OC_ConfigChannel+0xdc>
 80061ec:	a201      	add	r2, pc, #4	; (adr r2, 80061f4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80061ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f2:	bf00      	nop
 80061f4:	08006249 	.word	0x08006249
 80061f8:	0800629d 	.word	0x0800629d
 80061fc:	0800629d 	.word	0x0800629d
 8006200:	0800629d 	.word	0x0800629d
 8006204:	08006257 	.word	0x08006257
 8006208:	0800629d 	.word	0x0800629d
 800620c:	0800629d 	.word	0x0800629d
 8006210:	0800629d 	.word	0x0800629d
 8006214:	08006265 	.word	0x08006265
 8006218:	0800629d 	.word	0x0800629d
 800621c:	0800629d 	.word	0x0800629d
 8006220:	0800629d 	.word	0x0800629d
 8006224:	08006273 	.word	0x08006273
 8006228:	0800629d 	.word	0x0800629d
 800622c:	0800629d 	.word	0x0800629d
 8006230:	0800629d 	.word	0x0800629d
 8006234:	08006281 	.word	0x08006281
 8006238:	0800629d 	.word	0x0800629d
 800623c:	0800629d 	.word	0x0800629d
 8006240:	0800629d 	.word	0x0800629d
 8006244:	0800628f 	.word	0x0800628f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68b9      	ldr	r1, [r7, #8]
 800624e:	4618      	mov	r0, r3
 8006250:	f000 f9ba 	bl	80065c8 <TIM_OC1_SetConfig>
      break;
 8006254:	e025      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68b9      	ldr	r1, [r7, #8]
 800625c:	4618      	mov	r0, r3
 800625e:	f000 fa43 	bl	80066e8 <TIM_OC2_SetConfig>
      break;
 8006262:	e01e      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68b9      	ldr	r1, [r7, #8]
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fac6 	bl	80067fc <TIM_OC3_SetConfig>
      break;
 8006270:	e017      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68b9      	ldr	r1, [r7, #8]
 8006278:	4618      	mov	r0, r3
 800627a:	f000 fb47 	bl	800690c <TIM_OC4_SetConfig>
      break;
 800627e:	e010      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68b9      	ldr	r1, [r7, #8]
 8006286:	4618      	mov	r0, r3
 8006288:	f000 fbca 	bl	8006a20 <TIM_OC5_SetConfig>
      break;
 800628c:	e009      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68b9      	ldr	r1, [r7, #8]
 8006294:	4618      	mov	r0, r3
 8006296:	f000 fc27 	bl	8006ae8 <TIM_OC6_SetConfig>
      break;
 800629a:	e002      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	75fb      	strb	r3, [r7, #23]
      break;
 80062a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d101      	bne.n	80062d0 <HAL_TIM_ConfigClockSource+0x1c>
 80062cc:	2302      	movs	r3, #2
 80062ce:	e0de      	b.n	800648e <HAL_TIM_ConfigClockSource+0x1da>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2202      	movs	r2, #2
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80062ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80062f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a63      	ldr	r2, [pc, #396]	; (8006498 <HAL_TIM_ConfigClockSource+0x1e4>)
 800630a:	4293      	cmp	r3, r2
 800630c:	f000 80a9 	beq.w	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 8006310:	4a61      	ldr	r2, [pc, #388]	; (8006498 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006312:	4293      	cmp	r3, r2
 8006314:	f200 80ae 	bhi.w	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006318:	4a60      	ldr	r2, [pc, #384]	; (800649c <HAL_TIM_ConfigClockSource+0x1e8>)
 800631a:	4293      	cmp	r3, r2
 800631c:	f000 80a1 	beq.w	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 8006320:	4a5e      	ldr	r2, [pc, #376]	; (800649c <HAL_TIM_ConfigClockSource+0x1e8>)
 8006322:	4293      	cmp	r3, r2
 8006324:	f200 80a6 	bhi.w	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006328:	4a5d      	ldr	r2, [pc, #372]	; (80064a0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800632a:	4293      	cmp	r3, r2
 800632c:	f000 8099 	beq.w	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 8006330:	4a5b      	ldr	r2, [pc, #364]	; (80064a0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006332:	4293      	cmp	r3, r2
 8006334:	f200 809e 	bhi.w	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006338:	4a5a      	ldr	r2, [pc, #360]	; (80064a4 <HAL_TIM_ConfigClockSource+0x1f0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	f000 8091 	beq.w	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 8006340:	4a58      	ldr	r2, [pc, #352]	; (80064a4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006342:	4293      	cmp	r3, r2
 8006344:	f200 8096 	bhi.w	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006348:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800634c:	f000 8089 	beq.w	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 8006350:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006354:	f200 808e 	bhi.w	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006358:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800635c:	d03e      	beq.n	80063dc <HAL_TIM_ConfigClockSource+0x128>
 800635e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006362:	f200 8087 	bhi.w	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006366:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800636a:	f000 8086 	beq.w	800647a <HAL_TIM_ConfigClockSource+0x1c6>
 800636e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006372:	d87f      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006374:	2b70      	cmp	r3, #112	; 0x70
 8006376:	d01a      	beq.n	80063ae <HAL_TIM_ConfigClockSource+0xfa>
 8006378:	2b70      	cmp	r3, #112	; 0x70
 800637a:	d87b      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 800637c:	2b60      	cmp	r3, #96	; 0x60
 800637e:	d050      	beq.n	8006422 <HAL_TIM_ConfigClockSource+0x16e>
 8006380:	2b60      	cmp	r3, #96	; 0x60
 8006382:	d877      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006384:	2b50      	cmp	r3, #80	; 0x50
 8006386:	d03c      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x14e>
 8006388:	2b50      	cmp	r3, #80	; 0x50
 800638a:	d873      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 800638c:	2b40      	cmp	r3, #64	; 0x40
 800638e:	d058      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x18e>
 8006390:	2b40      	cmp	r3, #64	; 0x40
 8006392:	d86f      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 8006394:	2b30      	cmp	r3, #48	; 0x30
 8006396:	d064      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 8006398:	2b30      	cmp	r3, #48	; 0x30
 800639a:	d86b      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 800639c:	2b20      	cmp	r3, #32
 800639e:	d060      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 80063a0:	2b20      	cmp	r3, #32
 80063a2:	d867      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d05c      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 80063a8:	2b10      	cmp	r3, #16
 80063aa:	d05a      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x1ae>
 80063ac:	e062      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6818      	ldr	r0, [r3, #0]
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	6899      	ldr	r1, [r3, #8]
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	f000 fc75 	bl	8006cac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	609a      	str	r2, [r3, #8]
      break;
 80063da:	e04f      	b.n	800647c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6818      	ldr	r0, [r3, #0]
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	6899      	ldr	r1, [r3, #8]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685a      	ldr	r2, [r3, #4]
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	f000 fc5e 	bl	8006cac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	689a      	ldr	r2, [r3, #8]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063fe:	609a      	str	r2, [r3, #8]
      break;
 8006400:	e03c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6818      	ldr	r0, [r3, #0]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	6859      	ldr	r1, [r3, #4]
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	461a      	mov	r2, r3
 8006410:	f000 fbd0 	bl	8006bb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2150      	movs	r1, #80	; 0x50
 800641a:	4618      	mov	r0, r3
 800641c:	f000 fc29 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 8006420:	e02c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6818      	ldr	r0, [r3, #0]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6859      	ldr	r1, [r3, #4]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	461a      	mov	r2, r3
 8006430:	f000 fbef 	bl	8006c12 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2160      	movs	r1, #96	; 0x60
 800643a:	4618      	mov	r0, r3
 800643c:	f000 fc19 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 8006440:	e01c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6818      	ldr	r0, [r3, #0]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	6859      	ldr	r1, [r3, #4]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	461a      	mov	r2, r3
 8006450:	f000 fbb0 	bl	8006bb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2140      	movs	r1, #64	; 0x40
 800645a:	4618      	mov	r0, r3
 800645c:	f000 fc09 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 8006460:	e00c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f000 fc00 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 8006472:	e003      	b.n	800647c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	73fb      	strb	r3, [r7, #15]
      break;
 8006478:	e000      	b.n	800647c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800647a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800648c:	7bfb      	ldrb	r3, [r7, #15]
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	00100070 	.word	0x00100070
 800649c:	00100040 	.word	0x00100040
 80064a0:	00100030 	.word	0x00100030
 80064a4:	00100020 	.word	0x00100020

080064a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a3c      	ldr	r2, [pc, #240]	; (80065ac <TIM_Base_SetConfig+0x104>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d00f      	beq.n	80064e0 <TIM_Base_SetConfig+0x38>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c6:	d00b      	beq.n	80064e0 <TIM_Base_SetConfig+0x38>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a39      	ldr	r2, [pc, #228]	; (80065b0 <TIM_Base_SetConfig+0x108>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d007      	beq.n	80064e0 <TIM_Base_SetConfig+0x38>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a38      	ldr	r2, [pc, #224]	; (80065b4 <TIM_Base_SetConfig+0x10c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d003      	beq.n	80064e0 <TIM_Base_SetConfig+0x38>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a37      	ldr	r2, [pc, #220]	; (80065b8 <TIM_Base_SetConfig+0x110>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d108      	bne.n	80064f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a2d      	ldr	r2, [pc, #180]	; (80065ac <TIM_Base_SetConfig+0x104>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d01b      	beq.n	8006532 <TIM_Base_SetConfig+0x8a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006500:	d017      	beq.n	8006532 <TIM_Base_SetConfig+0x8a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a2a      	ldr	r2, [pc, #168]	; (80065b0 <TIM_Base_SetConfig+0x108>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d013      	beq.n	8006532 <TIM_Base_SetConfig+0x8a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a29      	ldr	r2, [pc, #164]	; (80065b4 <TIM_Base_SetConfig+0x10c>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00f      	beq.n	8006532 <TIM_Base_SetConfig+0x8a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a28      	ldr	r2, [pc, #160]	; (80065b8 <TIM_Base_SetConfig+0x110>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d00b      	beq.n	8006532 <TIM_Base_SetConfig+0x8a>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a27      	ldr	r2, [pc, #156]	; (80065bc <TIM_Base_SetConfig+0x114>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d007      	beq.n	8006532 <TIM_Base_SetConfig+0x8a>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a26      	ldr	r2, [pc, #152]	; (80065c0 <TIM_Base_SetConfig+0x118>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d003      	beq.n	8006532 <TIM_Base_SetConfig+0x8a>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a25      	ldr	r2, [pc, #148]	; (80065c4 <TIM_Base_SetConfig+0x11c>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d108      	bne.n	8006544 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a10      	ldr	r2, [pc, #64]	; (80065ac <TIM_Base_SetConfig+0x104>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d00f      	beq.n	8006590 <TIM_Base_SetConfig+0xe8>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a11      	ldr	r2, [pc, #68]	; (80065b8 <TIM_Base_SetConfig+0x110>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00b      	beq.n	8006590 <TIM_Base_SetConfig+0xe8>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a10      	ldr	r2, [pc, #64]	; (80065bc <TIM_Base_SetConfig+0x114>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d007      	beq.n	8006590 <TIM_Base_SetConfig+0xe8>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a0f      	ldr	r2, [pc, #60]	; (80065c0 <TIM_Base_SetConfig+0x118>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d003      	beq.n	8006590 <TIM_Base_SetConfig+0xe8>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a0e      	ldr	r2, [pc, #56]	; (80065c4 <TIM_Base_SetConfig+0x11c>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d103      	bne.n	8006598 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	691a      	ldr	r2, [r3, #16]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	615a      	str	r2, [r3, #20]
}
 800659e:	bf00      	nop
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	40012c00 	.word	0x40012c00
 80065b0:	40000400 	.word	0x40000400
 80065b4:	40000800 	.word	0x40000800
 80065b8:	40013400 	.word	0x40013400
 80065bc:	40014000 	.word	0x40014000
 80065c0:	40014400 	.word	0x40014400
 80065c4:	40014800 	.word	0x40014800

080065c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	f023 0201 	bic.w	r2, r3, #1
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f023 0303 	bic.w	r3, r3, #3
 8006602:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	4313      	orrs	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	f023 0302 	bic.w	r3, r3, #2
 8006614:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	4313      	orrs	r3, r2
 800661e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a2c      	ldr	r2, [pc, #176]	; (80066d4 <TIM_OC1_SetConfig+0x10c>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d00f      	beq.n	8006648 <TIM_OC1_SetConfig+0x80>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a2b      	ldr	r2, [pc, #172]	; (80066d8 <TIM_OC1_SetConfig+0x110>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d00b      	beq.n	8006648 <TIM_OC1_SetConfig+0x80>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a2a      	ldr	r2, [pc, #168]	; (80066dc <TIM_OC1_SetConfig+0x114>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d007      	beq.n	8006648 <TIM_OC1_SetConfig+0x80>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a29      	ldr	r2, [pc, #164]	; (80066e0 <TIM_OC1_SetConfig+0x118>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d003      	beq.n	8006648 <TIM_OC1_SetConfig+0x80>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a28      	ldr	r2, [pc, #160]	; (80066e4 <TIM_OC1_SetConfig+0x11c>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d10c      	bne.n	8006662 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f023 0308 	bic.w	r3, r3, #8
 800664e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	697a      	ldr	r2, [r7, #20]
 8006656:	4313      	orrs	r3, r2
 8006658:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	f023 0304 	bic.w	r3, r3, #4
 8006660:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a1b      	ldr	r2, [pc, #108]	; (80066d4 <TIM_OC1_SetConfig+0x10c>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d00f      	beq.n	800668a <TIM_OC1_SetConfig+0xc2>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a1a      	ldr	r2, [pc, #104]	; (80066d8 <TIM_OC1_SetConfig+0x110>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d00b      	beq.n	800668a <TIM_OC1_SetConfig+0xc2>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a19      	ldr	r2, [pc, #100]	; (80066dc <TIM_OC1_SetConfig+0x114>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d007      	beq.n	800668a <TIM_OC1_SetConfig+0xc2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a18      	ldr	r2, [pc, #96]	; (80066e0 <TIM_OC1_SetConfig+0x118>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d003      	beq.n	800668a <TIM_OC1_SetConfig+0xc2>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a17      	ldr	r2, [pc, #92]	; (80066e4 <TIM_OC1_SetConfig+0x11c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d111      	bne.n	80066ae <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006690:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006698:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	693a      	ldr	r2, [r7, #16]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	693a      	ldr	r2, [r7, #16]
 80066b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	685a      	ldr	r2, [r3, #4]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	697a      	ldr	r2, [r7, #20]
 80066c6:	621a      	str	r2, [r3, #32]
}
 80066c8:	bf00      	nop
 80066ca:	371c      	adds	r7, #28
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr
 80066d4:	40012c00 	.word	0x40012c00
 80066d8:	40013400 	.word	0x40013400
 80066dc:	40014000 	.word	0x40014000
 80066e0:	40014400 	.word	0x40014400
 80066e4:	40014800 	.word	0x40014800

080066e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	f023 0210 	bic.w	r2, r3, #16
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006716:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800671a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006722:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	021b      	lsls	r3, r3, #8
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	4313      	orrs	r3, r2
 800672e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	f023 0320 	bic.w	r3, r3, #32
 8006736:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	011b      	lsls	r3, r3, #4
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	4313      	orrs	r3, r2
 8006742:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a28      	ldr	r2, [pc, #160]	; (80067e8 <TIM_OC2_SetConfig+0x100>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d003      	beq.n	8006754 <TIM_OC2_SetConfig+0x6c>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4a27      	ldr	r2, [pc, #156]	; (80067ec <TIM_OC2_SetConfig+0x104>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d10d      	bne.n	8006770 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800675a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	011b      	lsls	r3, r3, #4
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	4313      	orrs	r3, r2
 8006766:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800676e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a1d      	ldr	r2, [pc, #116]	; (80067e8 <TIM_OC2_SetConfig+0x100>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d00f      	beq.n	8006798 <TIM_OC2_SetConfig+0xb0>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a1c      	ldr	r2, [pc, #112]	; (80067ec <TIM_OC2_SetConfig+0x104>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d00b      	beq.n	8006798 <TIM_OC2_SetConfig+0xb0>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a1b      	ldr	r2, [pc, #108]	; (80067f0 <TIM_OC2_SetConfig+0x108>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d007      	beq.n	8006798 <TIM_OC2_SetConfig+0xb0>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a1a      	ldr	r2, [pc, #104]	; (80067f4 <TIM_OC2_SetConfig+0x10c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d003      	beq.n	8006798 <TIM_OC2_SetConfig+0xb0>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a19      	ldr	r2, [pc, #100]	; (80067f8 <TIM_OC2_SetConfig+0x110>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d113      	bne.n	80067c0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800679e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	695b      	ldr	r3, [r3, #20]
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	4313      	orrs	r3, r2
 80067be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	621a      	str	r2, [r3, #32]
}
 80067da:	bf00      	nop
 80067dc:	371c      	adds	r7, #28
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40012c00 	.word	0x40012c00
 80067ec:	40013400 	.word	0x40013400
 80067f0:	40014000 	.word	0x40014000
 80067f4:	40014400 	.word	0x40014400
 80067f8:	40014800 	.word	0x40014800

080067fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b087      	sub	sp, #28
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800682a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800682e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 0303 	bic.w	r3, r3, #3
 8006836:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	4313      	orrs	r3, r2
 8006840:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006848:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	021b      	lsls	r3, r3, #8
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	4313      	orrs	r3, r2
 8006854:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a27      	ldr	r2, [pc, #156]	; (80068f8 <TIM_OC3_SetConfig+0xfc>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d003      	beq.n	8006866 <TIM_OC3_SetConfig+0x6a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a26      	ldr	r2, [pc, #152]	; (80068fc <TIM_OC3_SetConfig+0x100>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d10d      	bne.n	8006882 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800686c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	021b      	lsls	r3, r3, #8
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006880:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a1c      	ldr	r2, [pc, #112]	; (80068f8 <TIM_OC3_SetConfig+0xfc>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d00f      	beq.n	80068aa <TIM_OC3_SetConfig+0xae>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a1b      	ldr	r2, [pc, #108]	; (80068fc <TIM_OC3_SetConfig+0x100>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d00b      	beq.n	80068aa <TIM_OC3_SetConfig+0xae>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a1a      	ldr	r2, [pc, #104]	; (8006900 <TIM_OC3_SetConfig+0x104>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d007      	beq.n	80068aa <TIM_OC3_SetConfig+0xae>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a19      	ldr	r2, [pc, #100]	; (8006904 <TIM_OC3_SetConfig+0x108>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d003      	beq.n	80068aa <TIM_OC3_SetConfig+0xae>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a18      	ldr	r2, [pc, #96]	; (8006908 <TIM_OC3_SetConfig+0x10c>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d113      	bne.n	80068d2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	011b      	lsls	r3, r3, #4
 80068c0:	693a      	ldr	r2, [r7, #16]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	699b      	ldr	r3, [r3, #24]
 80068ca:	011b      	lsls	r3, r3, #4
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	621a      	str	r2, [r3, #32]
}
 80068ec:	bf00      	nop
 80068ee:	371c      	adds	r7, #28
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr
 80068f8:	40012c00 	.word	0x40012c00
 80068fc:	40013400 	.word	0x40013400
 8006900:	40014000 	.word	0x40014000
 8006904:	40014400 	.word	0x40014400
 8006908:	40014800 	.word	0x40014800

0800690c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800690c:	b480      	push	{r7}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a1b      	ldr	r3, [r3, #32]
 8006926:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	69db      	ldr	r3, [r3, #28]
 8006932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800693a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800693e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006946:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	021b      	lsls	r3, r3, #8
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	4313      	orrs	r3, r2
 8006952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800695a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	031b      	lsls	r3, r3, #12
 8006962:	697a      	ldr	r2, [r7, #20]
 8006964:	4313      	orrs	r3, r2
 8006966:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a28      	ldr	r2, [pc, #160]	; (8006a0c <TIM_OC4_SetConfig+0x100>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d003      	beq.n	8006978 <TIM_OC4_SetConfig+0x6c>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	4a27      	ldr	r2, [pc, #156]	; (8006a10 <TIM_OC4_SetConfig+0x104>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d10d      	bne.n	8006994 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800697e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	031b      	lsls	r3, r3, #12
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	4313      	orrs	r3, r2
 800698a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006992:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a1d      	ldr	r2, [pc, #116]	; (8006a0c <TIM_OC4_SetConfig+0x100>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d00f      	beq.n	80069bc <TIM_OC4_SetConfig+0xb0>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a1c      	ldr	r2, [pc, #112]	; (8006a10 <TIM_OC4_SetConfig+0x104>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d00b      	beq.n	80069bc <TIM_OC4_SetConfig+0xb0>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a1b      	ldr	r2, [pc, #108]	; (8006a14 <TIM_OC4_SetConfig+0x108>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d007      	beq.n	80069bc <TIM_OC4_SetConfig+0xb0>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a1a      	ldr	r2, [pc, #104]	; (8006a18 <TIM_OC4_SetConfig+0x10c>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d003      	beq.n	80069bc <TIM_OC4_SetConfig+0xb0>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a19      	ldr	r2, [pc, #100]	; (8006a1c <TIM_OC4_SetConfig+0x110>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d113      	bne.n	80069e4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80069ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	695b      	ldr	r3, [r3, #20]
 80069d0:	019b      	lsls	r3, r3, #6
 80069d2:	693a      	ldr	r2, [r7, #16]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	019b      	lsls	r3, r3, #6
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	685a      	ldr	r2, [r3, #4]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	621a      	str	r2, [r3, #32]
}
 80069fe:	bf00      	nop
 8006a00:	371c      	adds	r7, #28
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	40012c00 	.word	0x40012c00
 8006a10:	40013400 	.word	0x40013400
 8006a14:	40014000 	.word	0x40014000
 8006a18:	40014400 	.word	0x40014400
 8006a1c:	40014800 	.word	0x40014800

08006a20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b087      	sub	sp, #28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006a64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	041b      	lsls	r3, r3, #16
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a17      	ldr	r2, [pc, #92]	; (8006ad4 <TIM_OC5_SetConfig+0xb4>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d00f      	beq.n	8006a9a <TIM_OC5_SetConfig+0x7a>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a16      	ldr	r2, [pc, #88]	; (8006ad8 <TIM_OC5_SetConfig+0xb8>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d00b      	beq.n	8006a9a <TIM_OC5_SetConfig+0x7a>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a15      	ldr	r2, [pc, #84]	; (8006adc <TIM_OC5_SetConfig+0xbc>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d007      	beq.n	8006a9a <TIM_OC5_SetConfig+0x7a>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a14      	ldr	r2, [pc, #80]	; (8006ae0 <TIM_OC5_SetConfig+0xc0>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d003      	beq.n	8006a9a <TIM_OC5_SetConfig+0x7a>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a13      	ldr	r2, [pc, #76]	; (8006ae4 <TIM_OC5_SetConfig+0xc4>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d109      	bne.n	8006aae <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aa0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	695b      	ldr	r3, [r3, #20]
 8006aa6:	021b      	lsls	r3, r3, #8
 8006aa8:	697a      	ldr	r2, [r7, #20]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	697a      	ldr	r2, [r7, #20]
 8006ab2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	621a      	str	r2, [r3, #32]
}
 8006ac8:	bf00      	nop
 8006aca:	371c      	adds	r7, #28
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	40012c00 	.word	0x40012c00
 8006ad8:	40013400 	.word	0x40013400
 8006adc:	40014000 	.word	0x40014000
 8006ae0:	40014400 	.word	0x40014400
 8006ae4:	40014800 	.word	0x40014800

08006ae8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a1b      	ldr	r3, [r3, #32]
 8006af6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	021b      	lsls	r3, r3, #8
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	051b      	lsls	r3, r3, #20
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a18      	ldr	r2, [pc, #96]	; (8006ba0 <TIM_OC6_SetConfig+0xb8>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00f      	beq.n	8006b64 <TIM_OC6_SetConfig+0x7c>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a17      	ldr	r2, [pc, #92]	; (8006ba4 <TIM_OC6_SetConfig+0xbc>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d00b      	beq.n	8006b64 <TIM_OC6_SetConfig+0x7c>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a16      	ldr	r2, [pc, #88]	; (8006ba8 <TIM_OC6_SetConfig+0xc0>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d007      	beq.n	8006b64 <TIM_OC6_SetConfig+0x7c>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a15      	ldr	r2, [pc, #84]	; (8006bac <TIM_OC6_SetConfig+0xc4>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d003      	beq.n	8006b64 <TIM_OC6_SetConfig+0x7c>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a14      	ldr	r2, [pc, #80]	; (8006bb0 <TIM_OC6_SetConfig+0xc8>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d109      	bne.n	8006b78 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	029b      	lsls	r3, r3, #10
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	685a      	ldr	r2, [r3, #4]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	693a      	ldr	r2, [r7, #16]
 8006b90:	621a      	str	r2, [r3, #32]
}
 8006b92:	bf00      	nop
 8006b94:	371c      	adds	r7, #28
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	40012c00 	.word	0x40012c00
 8006ba4:	40013400 	.word	0x40013400
 8006ba8:	40014000 	.word	0x40014000
 8006bac:	40014400 	.word	0x40014400
 8006bb0:	40014800 	.word	0x40014800

08006bb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b087      	sub	sp, #28
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6a1b      	ldr	r3, [r3, #32]
 8006bc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	f023 0201 	bic.w	r2, r3, #1
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	011b      	lsls	r3, r3, #4
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f023 030a 	bic.w	r3, r3, #10
 8006bf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	621a      	str	r2, [r3, #32]
}
 8006c06:	bf00      	nop
 8006c08:	371c      	adds	r7, #28
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr

08006c12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c12:	b480      	push	{r7}
 8006c14:	b087      	sub	sp, #28
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	60f8      	str	r0, [r7, #12]
 8006c1a:	60b9      	str	r1, [r7, #8]
 8006c1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	f023 0210 	bic.w	r2, r3, #16
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	031b      	lsls	r3, r3, #12
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	011b      	lsls	r3, r3, #4
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	693a      	ldr	r2, [r7, #16]
 8006c64:	621a      	str	r2, [r3, #32]
}
 8006c66:	bf00      	nop
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b085      	sub	sp, #20
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
 8006c7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	f043 0307 	orr.w	r3, r3, #7
 8006c98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	609a      	str	r2, [r3, #8]
}
 8006ca0:	bf00      	nop
 8006ca2:	3714      	adds	r7, #20
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
 8006cb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	021a      	lsls	r2, r3, #8
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	431a      	orrs	r2, r3
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	697a      	ldr	r2, [r7, #20]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	609a      	str	r2, [r3, #8]
}
 8006ce0:	bf00      	nop
 8006ce2:	371c      	adds	r7, #28
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b087      	sub	sp, #28
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	f003 031f 	and.w	r3, r3, #31
 8006cfe:	2201      	movs	r2, #1
 8006d00:	fa02 f303 	lsl.w	r3, r2, r3
 8006d04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6a1a      	ldr	r2, [r3, #32]
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	43db      	mvns	r3, r3
 8006d0e:	401a      	ands	r2, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6a1a      	ldr	r2, [r3, #32]
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	f003 031f 	and.w	r3, r3, #31
 8006d1e:	6879      	ldr	r1, [r7, #4]
 8006d20:	fa01 f303 	lsl.w	r3, r1, r3
 8006d24:	431a      	orrs	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	621a      	str	r2, [r3, #32]
}
 8006d2a:	bf00      	nop
 8006d2c:	371c      	adds	r7, #28
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
	...

08006d38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b085      	sub	sp, #20
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d101      	bne.n	8006d50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d4c:	2302      	movs	r3, #2
 8006d4e:	e065      	b.n	8006e1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a2c      	ldr	r2, [pc, #176]	; (8006e28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d004      	beq.n	8006d84 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a2b      	ldr	r2, [pc, #172]	; (8006e2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d108      	bne.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006d8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006da0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a1b      	ldr	r2, [pc, #108]	; (8006e28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d018      	beq.n	8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dc6:	d013      	beq.n	8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a18      	ldr	r2, [pc, #96]	; (8006e30 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d00e      	beq.n	8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a17      	ldr	r2, [pc, #92]	; (8006e34 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d009      	beq.n	8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a12      	ldr	r2, [pc, #72]	; (8006e2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d004      	beq.n	8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a13      	ldr	r2, [pc, #76]	; (8006e38 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d10c      	bne.n	8006e0a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006df6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68ba      	ldr	r2, [r7, #8]
 8006e08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3714      	adds	r7, #20
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr
 8006e28:	40012c00 	.word	0x40012c00
 8006e2c:	40013400 	.word	0x40013400
 8006e30:	40000400 	.word	0x40000400
 8006e34:	40000800 	.word	0x40000800
 8006e38:	40014000 	.word	0x40014000

08006e3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e042      	b.n	8006ed4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d106      	bne.n	8006e66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f7fb f81f 	bl	8001ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2224      	movs	r2, #36	; 0x24
 8006e6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f022 0201 	bic.w	r2, r2, #1
 8006e7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f8c2 	bl	8007008 <UART_SetConfig>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d101      	bne.n	8006e8e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e022      	b.n	8006ed4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d002      	beq.n	8006e9c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 fb82 	bl	80075a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006eaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689a      	ldr	r2, [r3, #8]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006eba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f042 0201 	orr.w	r2, r2, #1
 8006eca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fc09 	bl	80076e4 <UART_CheckIdleState>
 8006ed2:	4603      	mov	r3, r0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3708      	adds	r7, #8
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b08a      	sub	sp, #40	; 0x28
 8006ee0:	af02      	add	r7, sp, #8
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	603b      	str	r3, [r7, #0]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ef2:	2b20      	cmp	r3, #32
 8006ef4:	f040 8083 	bne.w	8006ffe <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d002      	beq.n	8006f04 <HAL_UART_Transmit+0x28>
 8006efe:	88fb      	ldrh	r3, [r7, #6]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d101      	bne.n	8006f08 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e07b      	b.n	8007000 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d101      	bne.n	8006f16 <HAL_UART_Transmit+0x3a>
 8006f12:	2302      	movs	r3, #2
 8006f14:	e074      	b.n	8007000 <HAL_UART_Transmit+0x124>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2221      	movs	r2, #33	; 0x21
 8006f2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f2e:	f7fb f89f 	bl	8002070 <HAL_GetTick>
 8006f32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	88fa      	ldrh	r2, [r7, #6]
 8006f38:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	88fa      	ldrh	r2, [r7, #6]
 8006f40:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f4c:	d108      	bne.n	8006f60 <HAL_UART_Transmit+0x84>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006f56:	2300      	movs	r3, #0
 8006f58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	61bb      	str	r3, [r7, #24]
 8006f5e:	e003      	b.n	8006f68 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f64:	2300      	movs	r3, #0
 8006f66:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006f70:	e02c      	b.n	8006fcc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2180      	movs	r1, #128	; 0x80
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 fbfc 	bl	800777a <UART_WaitOnFlagUntilTimeout>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006f88:	2303      	movs	r3, #3
 8006f8a:	e039      	b.n	8007000 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10b      	bne.n	8006faa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	881b      	ldrh	r3, [r3, #0]
 8006f96:	461a      	mov	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fa0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	3302      	adds	r3, #2
 8006fa6:	61bb      	str	r3, [r7, #24]
 8006fa8:	e007      	b.n	8006fba <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	781a      	ldrb	r2, [r3, #0]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	b29a      	uxth	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1cc      	bne.n	8006f72 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	2140      	movs	r1, #64	; 0x40
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f000 fbc9 	bl	800777a <UART_WaitOnFlagUntilTimeout>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e006      	b.n	8007000 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	e000      	b.n	8007000 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006ffe:	2302      	movs	r3, #2
  }
}
 8007000:	4618      	mov	r0, r3
 8007002:	3720      	adds	r7, #32
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800700c:	b08c      	sub	sp, #48	; 0x30
 800700e:	af00      	add	r7, sp, #0
 8007010:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007012:	2300      	movs	r3, #0
 8007014:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	431a      	orrs	r2, r3
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	431a      	orrs	r2, r3
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	69db      	ldr	r3, [r3, #28]
 800702c:	4313      	orrs	r3, r2
 800702e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	4bab      	ldr	r3, [pc, #684]	; (80072e4 <UART_SetConfig+0x2dc>)
 8007038:	4013      	ands	r3, r2
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	6812      	ldr	r2, [r2, #0]
 800703e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007040:	430b      	orrs	r3, r1
 8007042:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	68da      	ldr	r2, [r3, #12]
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	430a      	orrs	r2, r1
 8007058:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4aa0      	ldr	r2, [pc, #640]	; (80072e8 <UART_SetConfig+0x2e0>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d004      	beq.n	8007074 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007070:	4313      	orrs	r3, r2
 8007072:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800707e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007082:	697a      	ldr	r2, [r7, #20]
 8007084:	6812      	ldr	r2, [r2, #0]
 8007086:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007088:	430b      	orrs	r3, r1
 800708a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007092:	f023 010f 	bic.w	r1, r3, #15
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	430a      	orrs	r2, r1
 80070a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a91      	ldr	r2, [pc, #580]	; (80072ec <UART_SetConfig+0x2e4>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d125      	bne.n	80070f8 <UART_SetConfig+0xf0>
 80070ac:	4b90      	ldr	r3, [pc, #576]	; (80072f0 <UART_SetConfig+0x2e8>)
 80070ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b2:	f003 0303 	and.w	r3, r3, #3
 80070b6:	2b03      	cmp	r3, #3
 80070b8:	d81a      	bhi.n	80070f0 <UART_SetConfig+0xe8>
 80070ba:	a201      	add	r2, pc, #4	; (adr r2, 80070c0 <UART_SetConfig+0xb8>)
 80070bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c0:	080070d1 	.word	0x080070d1
 80070c4:	080070e1 	.word	0x080070e1
 80070c8:	080070d9 	.word	0x080070d9
 80070cc:	080070e9 	.word	0x080070e9
 80070d0:	2301      	movs	r3, #1
 80070d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070d6:	e0d6      	b.n	8007286 <UART_SetConfig+0x27e>
 80070d8:	2302      	movs	r3, #2
 80070da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070de:	e0d2      	b.n	8007286 <UART_SetConfig+0x27e>
 80070e0:	2304      	movs	r3, #4
 80070e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070e6:	e0ce      	b.n	8007286 <UART_SetConfig+0x27e>
 80070e8:	2308      	movs	r3, #8
 80070ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070ee:	e0ca      	b.n	8007286 <UART_SetConfig+0x27e>
 80070f0:	2310      	movs	r3, #16
 80070f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070f6:	e0c6      	b.n	8007286 <UART_SetConfig+0x27e>
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a7d      	ldr	r2, [pc, #500]	; (80072f4 <UART_SetConfig+0x2ec>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d138      	bne.n	8007174 <UART_SetConfig+0x16c>
 8007102:	4b7b      	ldr	r3, [pc, #492]	; (80072f0 <UART_SetConfig+0x2e8>)
 8007104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007108:	f003 030c 	and.w	r3, r3, #12
 800710c:	2b0c      	cmp	r3, #12
 800710e:	d82d      	bhi.n	800716c <UART_SetConfig+0x164>
 8007110:	a201      	add	r2, pc, #4	; (adr r2, 8007118 <UART_SetConfig+0x110>)
 8007112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007116:	bf00      	nop
 8007118:	0800714d 	.word	0x0800714d
 800711c:	0800716d 	.word	0x0800716d
 8007120:	0800716d 	.word	0x0800716d
 8007124:	0800716d 	.word	0x0800716d
 8007128:	0800715d 	.word	0x0800715d
 800712c:	0800716d 	.word	0x0800716d
 8007130:	0800716d 	.word	0x0800716d
 8007134:	0800716d 	.word	0x0800716d
 8007138:	08007155 	.word	0x08007155
 800713c:	0800716d 	.word	0x0800716d
 8007140:	0800716d 	.word	0x0800716d
 8007144:	0800716d 	.word	0x0800716d
 8007148:	08007165 	.word	0x08007165
 800714c:	2300      	movs	r3, #0
 800714e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007152:	e098      	b.n	8007286 <UART_SetConfig+0x27e>
 8007154:	2302      	movs	r3, #2
 8007156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800715a:	e094      	b.n	8007286 <UART_SetConfig+0x27e>
 800715c:	2304      	movs	r3, #4
 800715e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007162:	e090      	b.n	8007286 <UART_SetConfig+0x27e>
 8007164:	2308      	movs	r3, #8
 8007166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800716a:	e08c      	b.n	8007286 <UART_SetConfig+0x27e>
 800716c:	2310      	movs	r3, #16
 800716e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007172:	e088      	b.n	8007286 <UART_SetConfig+0x27e>
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a5f      	ldr	r2, [pc, #380]	; (80072f8 <UART_SetConfig+0x2f0>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d125      	bne.n	80071ca <UART_SetConfig+0x1c2>
 800717e:	4b5c      	ldr	r3, [pc, #368]	; (80072f0 <UART_SetConfig+0x2e8>)
 8007180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007184:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007188:	2b30      	cmp	r3, #48	; 0x30
 800718a:	d016      	beq.n	80071ba <UART_SetConfig+0x1b2>
 800718c:	2b30      	cmp	r3, #48	; 0x30
 800718e:	d818      	bhi.n	80071c2 <UART_SetConfig+0x1ba>
 8007190:	2b20      	cmp	r3, #32
 8007192:	d00a      	beq.n	80071aa <UART_SetConfig+0x1a2>
 8007194:	2b20      	cmp	r3, #32
 8007196:	d814      	bhi.n	80071c2 <UART_SetConfig+0x1ba>
 8007198:	2b00      	cmp	r3, #0
 800719a:	d002      	beq.n	80071a2 <UART_SetConfig+0x19a>
 800719c:	2b10      	cmp	r3, #16
 800719e:	d008      	beq.n	80071b2 <UART_SetConfig+0x1aa>
 80071a0:	e00f      	b.n	80071c2 <UART_SetConfig+0x1ba>
 80071a2:	2300      	movs	r3, #0
 80071a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071a8:	e06d      	b.n	8007286 <UART_SetConfig+0x27e>
 80071aa:	2302      	movs	r3, #2
 80071ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071b0:	e069      	b.n	8007286 <UART_SetConfig+0x27e>
 80071b2:	2304      	movs	r3, #4
 80071b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071b8:	e065      	b.n	8007286 <UART_SetConfig+0x27e>
 80071ba:	2308      	movs	r3, #8
 80071bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071c0:	e061      	b.n	8007286 <UART_SetConfig+0x27e>
 80071c2:	2310      	movs	r3, #16
 80071c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071c8:	e05d      	b.n	8007286 <UART_SetConfig+0x27e>
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a4b      	ldr	r2, [pc, #300]	; (80072fc <UART_SetConfig+0x2f4>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d125      	bne.n	8007220 <UART_SetConfig+0x218>
 80071d4:	4b46      	ldr	r3, [pc, #280]	; (80072f0 <UART_SetConfig+0x2e8>)
 80071d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071da:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80071de:	2bc0      	cmp	r3, #192	; 0xc0
 80071e0:	d016      	beq.n	8007210 <UART_SetConfig+0x208>
 80071e2:	2bc0      	cmp	r3, #192	; 0xc0
 80071e4:	d818      	bhi.n	8007218 <UART_SetConfig+0x210>
 80071e6:	2b80      	cmp	r3, #128	; 0x80
 80071e8:	d00a      	beq.n	8007200 <UART_SetConfig+0x1f8>
 80071ea:	2b80      	cmp	r3, #128	; 0x80
 80071ec:	d814      	bhi.n	8007218 <UART_SetConfig+0x210>
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d002      	beq.n	80071f8 <UART_SetConfig+0x1f0>
 80071f2:	2b40      	cmp	r3, #64	; 0x40
 80071f4:	d008      	beq.n	8007208 <UART_SetConfig+0x200>
 80071f6:	e00f      	b.n	8007218 <UART_SetConfig+0x210>
 80071f8:	2300      	movs	r3, #0
 80071fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071fe:	e042      	b.n	8007286 <UART_SetConfig+0x27e>
 8007200:	2302      	movs	r3, #2
 8007202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007206:	e03e      	b.n	8007286 <UART_SetConfig+0x27e>
 8007208:	2304      	movs	r3, #4
 800720a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800720e:	e03a      	b.n	8007286 <UART_SetConfig+0x27e>
 8007210:	2308      	movs	r3, #8
 8007212:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007216:	e036      	b.n	8007286 <UART_SetConfig+0x27e>
 8007218:	2310      	movs	r3, #16
 800721a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800721e:	e032      	b.n	8007286 <UART_SetConfig+0x27e>
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a30      	ldr	r2, [pc, #192]	; (80072e8 <UART_SetConfig+0x2e0>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d12a      	bne.n	8007280 <UART_SetConfig+0x278>
 800722a:	4b31      	ldr	r3, [pc, #196]	; (80072f0 <UART_SetConfig+0x2e8>)
 800722c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007230:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007234:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007238:	d01a      	beq.n	8007270 <UART_SetConfig+0x268>
 800723a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800723e:	d81b      	bhi.n	8007278 <UART_SetConfig+0x270>
 8007240:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007244:	d00c      	beq.n	8007260 <UART_SetConfig+0x258>
 8007246:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800724a:	d815      	bhi.n	8007278 <UART_SetConfig+0x270>
 800724c:	2b00      	cmp	r3, #0
 800724e:	d003      	beq.n	8007258 <UART_SetConfig+0x250>
 8007250:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007254:	d008      	beq.n	8007268 <UART_SetConfig+0x260>
 8007256:	e00f      	b.n	8007278 <UART_SetConfig+0x270>
 8007258:	2300      	movs	r3, #0
 800725a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800725e:	e012      	b.n	8007286 <UART_SetConfig+0x27e>
 8007260:	2302      	movs	r3, #2
 8007262:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007266:	e00e      	b.n	8007286 <UART_SetConfig+0x27e>
 8007268:	2304      	movs	r3, #4
 800726a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800726e:	e00a      	b.n	8007286 <UART_SetConfig+0x27e>
 8007270:	2308      	movs	r3, #8
 8007272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007276:	e006      	b.n	8007286 <UART_SetConfig+0x27e>
 8007278:	2310      	movs	r3, #16
 800727a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800727e:	e002      	b.n	8007286 <UART_SetConfig+0x27e>
 8007280:	2310      	movs	r3, #16
 8007282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a17      	ldr	r2, [pc, #92]	; (80072e8 <UART_SetConfig+0x2e0>)
 800728c:	4293      	cmp	r3, r2
 800728e:	f040 80a8 	bne.w	80073e2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007292:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007296:	2b08      	cmp	r3, #8
 8007298:	d834      	bhi.n	8007304 <UART_SetConfig+0x2fc>
 800729a:	a201      	add	r2, pc, #4	; (adr r2, 80072a0 <UART_SetConfig+0x298>)
 800729c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a0:	080072c5 	.word	0x080072c5
 80072a4:	08007305 	.word	0x08007305
 80072a8:	080072cd 	.word	0x080072cd
 80072ac:	08007305 	.word	0x08007305
 80072b0:	080072d3 	.word	0x080072d3
 80072b4:	08007305 	.word	0x08007305
 80072b8:	08007305 	.word	0x08007305
 80072bc:	08007305 	.word	0x08007305
 80072c0:	080072db 	.word	0x080072db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072c4:	f7fe faae 	bl	8005824 <HAL_RCC_GetPCLK1Freq>
 80072c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80072ca:	e021      	b.n	8007310 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072cc:	4b0c      	ldr	r3, [pc, #48]	; (8007300 <UART_SetConfig+0x2f8>)
 80072ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80072d0:	e01e      	b.n	8007310 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072d2:	f7fe fa39 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 80072d6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80072d8:	e01a      	b.n	8007310 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80072e0:	e016      	b.n	8007310 <UART_SetConfig+0x308>
 80072e2:	bf00      	nop
 80072e4:	cfff69f3 	.word	0xcfff69f3
 80072e8:	40008000 	.word	0x40008000
 80072ec:	40013800 	.word	0x40013800
 80072f0:	40021000 	.word	0x40021000
 80072f4:	40004400 	.word	0x40004400
 80072f8:	40004800 	.word	0x40004800
 80072fc:	40004c00 	.word	0x40004c00
 8007300:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007304:	2300      	movs	r3, #0
 8007306:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800730e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 812a 	beq.w	800756c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731c:	4a9e      	ldr	r2, [pc, #632]	; (8007598 <UART_SetConfig+0x590>)
 800731e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007322:	461a      	mov	r2, r3
 8007324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007326:	fbb3 f3f2 	udiv	r3, r3, r2
 800732a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	685a      	ldr	r2, [r3, #4]
 8007330:	4613      	mov	r3, r2
 8007332:	005b      	lsls	r3, r3, #1
 8007334:	4413      	add	r3, r2
 8007336:	69ba      	ldr	r2, [r7, #24]
 8007338:	429a      	cmp	r2, r3
 800733a:	d305      	bcc.n	8007348 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	429a      	cmp	r2, r3
 8007346:	d903      	bls.n	8007350 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800734e:	e10d      	b.n	800756c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	2200      	movs	r2, #0
 8007354:	60bb      	str	r3, [r7, #8]
 8007356:	60fa      	str	r2, [r7, #12]
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735c:	4a8e      	ldr	r2, [pc, #568]	; (8007598 <UART_SetConfig+0x590>)
 800735e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007362:	b29b      	uxth	r3, r3
 8007364:	2200      	movs	r2, #0
 8007366:	603b      	str	r3, [r7, #0]
 8007368:	607a      	str	r2, [r7, #4]
 800736a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800736e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007372:	f7f9 fcb1 	bl	8000cd8 <__aeabi_uldivmod>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	4610      	mov	r0, r2
 800737c:	4619      	mov	r1, r3
 800737e:	f04f 0200 	mov.w	r2, #0
 8007382:	f04f 0300 	mov.w	r3, #0
 8007386:	020b      	lsls	r3, r1, #8
 8007388:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800738c:	0202      	lsls	r2, r0, #8
 800738e:	6979      	ldr	r1, [r7, #20]
 8007390:	6849      	ldr	r1, [r1, #4]
 8007392:	0849      	lsrs	r1, r1, #1
 8007394:	2000      	movs	r0, #0
 8007396:	460c      	mov	r4, r1
 8007398:	4605      	mov	r5, r0
 800739a:	eb12 0804 	adds.w	r8, r2, r4
 800739e:	eb43 0905 	adc.w	r9, r3, r5
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	469a      	mov	sl, r3
 80073aa:	4693      	mov	fp, r2
 80073ac:	4652      	mov	r2, sl
 80073ae:	465b      	mov	r3, fp
 80073b0:	4640      	mov	r0, r8
 80073b2:	4649      	mov	r1, r9
 80073b4:	f7f9 fc90 	bl	8000cd8 <__aeabi_uldivmod>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4613      	mov	r3, r2
 80073be:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073c6:	d308      	bcc.n	80073da <UART_SetConfig+0x3d2>
 80073c8:	6a3b      	ldr	r3, [r7, #32]
 80073ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073ce:	d204      	bcs.n	80073da <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6a3a      	ldr	r2, [r7, #32]
 80073d6:	60da      	str	r2, [r3, #12]
 80073d8:	e0c8      	b.n	800756c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80073e0:	e0c4      	b.n	800756c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	69db      	ldr	r3, [r3, #28]
 80073e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073ea:	d167      	bne.n	80074bc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80073ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d828      	bhi.n	8007446 <UART_SetConfig+0x43e>
 80073f4:	a201      	add	r2, pc, #4	; (adr r2, 80073fc <UART_SetConfig+0x3f4>)
 80073f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073fa:	bf00      	nop
 80073fc:	08007421 	.word	0x08007421
 8007400:	08007429 	.word	0x08007429
 8007404:	08007431 	.word	0x08007431
 8007408:	08007447 	.word	0x08007447
 800740c:	08007437 	.word	0x08007437
 8007410:	08007447 	.word	0x08007447
 8007414:	08007447 	.word	0x08007447
 8007418:	08007447 	.word	0x08007447
 800741c:	0800743f 	.word	0x0800743f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007420:	f7fe fa00 	bl	8005824 <HAL_RCC_GetPCLK1Freq>
 8007424:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007426:	e014      	b.n	8007452 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007428:	f7fe fa12 	bl	8005850 <HAL_RCC_GetPCLK2Freq>
 800742c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800742e:	e010      	b.n	8007452 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007430:	4b5a      	ldr	r3, [pc, #360]	; (800759c <UART_SetConfig+0x594>)
 8007432:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007434:	e00d      	b.n	8007452 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007436:	f7fe f987 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 800743a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800743c:	e009      	b.n	8007452 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800743e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007444:	e005      	b.n	8007452 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007450:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007454:	2b00      	cmp	r3, #0
 8007456:	f000 8089 	beq.w	800756c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745e:	4a4e      	ldr	r2, [pc, #312]	; (8007598 <UART_SetConfig+0x590>)
 8007460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007464:	461a      	mov	r2, r3
 8007466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007468:	fbb3 f3f2 	udiv	r3, r3, r2
 800746c:	005a      	lsls	r2, r3, #1
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	085b      	lsrs	r3, r3, #1
 8007474:	441a      	add	r2, r3
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	fbb2 f3f3 	udiv	r3, r2, r3
 800747e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007480:	6a3b      	ldr	r3, [r7, #32]
 8007482:	2b0f      	cmp	r3, #15
 8007484:	d916      	bls.n	80074b4 <UART_SetConfig+0x4ac>
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800748c:	d212      	bcs.n	80074b4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	b29b      	uxth	r3, r3
 8007492:	f023 030f 	bic.w	r3, r3, #15
 8007496:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	085b      	lsrs	r3, r3, #1
 800749c:	b29b      	uxth	r3, r3
 800749e:	f003 0307 	and.w	r3, r3, #7
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	8bfb      	ldrh	r3, [r7, #30]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	8bfa      	ldrh	r2, [r7, #30]
 80074b0:	60da      	str	r2, [r3, #12]
 80074b2:	e05b      	b.n	800756c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80074ba:	e057      	b.n	800756c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80074bc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80074c0:	2b08      	cmp	r3, #8
 80074c2:	d828      	bhi.n	8007516 <UART_SetConfig+0x50e>
 80074c4:	a201      	add	r2, pc, #4	; (adr r2, 80074cc <UART_SetConfig+0x4c4>)
 80074c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ca:	bf00      	nop
 80074cc:	080074f1 	.word	0x080074f1
 80074d0:	080074f9 	.word	0x080074f9
 80074d4:	08007501 	.word	0x08007501
 80074d8:	08007517 	.word	0x08007517
 80074dc:	08007507 	.word	0x08007507
 80074e0:	08007517 	.word	0x08007517
 80074e4:	08007517 	.word	0x08007517
 80074e8:	08007517 	.word	0x08007517
 80074ec:	0800750f 	.word	0x0800750f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074f0:	f7fe f998 	bl	8005824 <HAL_RCC_GetPCLK1Freq>
 80074f4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80074f6:	e014      	b.n	8007522 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074f8:	f7fe f9aa 	bl	8005850 <HAL_RCC_GetPCLK2Freq>
 80074fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80074fe:	e010      	b.n	8007522 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007500:	4b26      	ldr	r3, [pc, #152]	; (800759c <UART_SetConfig+0x594>)
 8007502:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007504:	e00d      	b.n	8007522 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007506:	f7fe f91f 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 800750a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800750c:	e009      	b.n	8007522 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800750e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007512:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007514:	e005      	b.n	8007522 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8007516:	2300      	movs	r3, #0
 8007518:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007520:	bf00      	nop
    }

    if (pclk != 0U)
 8007522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007524:	2b00      	cmp	r3, #0
 8007526:	d021      	beq.n	800756c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752c:	4a1a      	ldr	r2, [pc, #104]	; (8007598 <UART_SetConfig+0x590>)
 800752e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007532:	461a      	mov	r2, r3
 8007534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007536:	fbb3 f2f2 	udiv	r2, r3, r2
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	085b      	lsrs	r3, r3, #1
 8007540:	441a      	add	r2, r3
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	fbb2 f3f3 	udiv	r3, r2, r3
 800754a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800754c:	6a3b      	ldr	r3, [r7, #32]
 800754e:	2b0f      	cmp	r3, #15
 8007550:	d909      	bls.n	8007566 <UART_SetConfig+0x55e>
 8007552:	6a3b      	ldr	r3, [r7, #32]
 8007554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007558:	d205      	bcs.n	8007566 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800755a:	6a3b      	ldr	r3, [r7, #32]
 800755c:	b29a      	uxth	r2, r3
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	60da      	str	r2, [r3, #12]
 8007564:	e002      	b.n	800756c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	2201      	movs	r2, #1
 8007570:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	2201      	movs	r2, #1
 8007578:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	2200      	movs	r2, #0
 8007580:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	2200      	movs	r2, #0
 8007586:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007588:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800758c:	4618      	mov	r0, r3
 800758e:	3730      	adds	r7, #48	; 0x30
 8007590:	46bd      	mov	sp, r7
 8007592:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007596:	bf00      	nop
 8007598:	0800c488 	.word	0x0800c488
 800759c:	00f42400 	.word	0x00f42400

080075a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ac:	f003 0301 	and.w	r3, r3, #1
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00a      	beq.n	80075ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	430a      	orrs	r2, r1
 80075c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ce:	f003 0302 	and.w	r3, r3, #2
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d00a      	beq.n	80075ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	430a      	orrs	r2, r1
 80075ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075f0:	f003 0304 	and.w	r3, r3, #4
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00a      	beq.n	800760e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	430a      	orrs	r2, r1
 800760c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007612:	f003 0308 	and.w	r3, r3, #8
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	430a      	orrs	r2, r1
 800762e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007634:	f003 0310 	and.w	r3, r3, #16
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00a      	beq.n	8007652 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	430a      	orrs	r2, r1
 8007650:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007656:	f003 0320 	and.w	r3, r3, #32
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00a      	beq.n	8007674 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	430a      	orrs	r2, r1
 8007672:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800767c:	2b00      	cmp	r3, #0
 800767e:	d01a      	beq.n	80076b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	430a      	orrs	r2, r1
 8007694:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800769a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800769e:	d10a      	bne.n	80076b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	430a      	orrs	r2, r1
 80076d6:	605a      	str	r2, [r3, #4]
  }
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af02      	add	r7, sp, #8
 80076ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80076f4:	f7fa fcbc 	bl	8002070 <HAL_GetTick>
 80076f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0308 	and.w	r3, r3, #8
 8007704:	2b08      	cmp	r3, #8
 8007706:	d10e      	bne.n	8007726 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007708:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 f82f 	bl	800777a <UART_WaitOnFlagUntilTimeout>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d001      	beq.n	8007726 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e025      	b.n	8007772 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 0304 	and.w	r3, r3, #4
 8007730:	2b04      	cmp	r3, #4
 8007732:	d10e      	bne.n	8007752 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007734:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007738:	9300      	str	r3, [sp, #0]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f819 	bl	800777a <UART_WaitOnFlagUntilTimeout>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d001      	beq.n	8007752 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e00f      	b.n	8007772 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2220      	movs	r2, #32
 8007756:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2220      	movs	r2, #32
 800775e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3710      	adds	r7, #16
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b09c      	sub	sp, #112	; 0x70
 800777e:	af00      	add	r7, sp, #0
 8007780:	60f8      	str	r0, [r7, #12]
 8007782:	60b9      	str	r1, [r7, #8]
 8007784:	603b      	str	r3, [r7, #0]
 8007786:	4613      	mov	r3, r2
 8007788:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800778a:	e0a9      	b.n	80078e0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800778c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800778e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007792:	f000 80a5 	beq.w	80078e0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007796:	f7fa fc6b 	bl	8002070 <HAL_GetTick>
 800779a:	4602      	mov	r2, r0
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d302      	bcc.n	80077ac <UART_WaitOnFlagUntilTimeout+0x32>
 80077a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d140      	bne.n	800782e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077b4:	e853 3f00 	ldrex	r3, [r3]
 80077b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80077ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077c0:	667b      	str	r3, [r7, #100]	; 0x64
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80077ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80077cc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80077d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80077d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e6      	bne.n	80077ac <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3308      	adds	r3, #8
 80077e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077e8:	e853 3f00 	ldrex	r3, [r3]
 80077ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80077ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f0:	f023 0301 	bic.w	r3, r3, #1
 80077f4:	663b      	str	r3, [r7, #96]	; 0x60
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3308      	adds	r3, #8
 80077fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80077fe:	64ba      	str	r2, [r7, #72]	; 0x48
 8007800:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007802:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007804:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007806:	e841 2300 	strex	r3, r2, [r1]
 800780a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800780c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1e5      	bne.n	80077de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2220      	movs	r2, #32
 8007816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2220      	movs	r2, #32
 800781e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e069      	b.n	8007902 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f003 0304 	and.w	r3, r3, #4
 8007838:	2b00      	cmp	r3, #0
 800783a:	d051      	beq.n	80078e0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	69db      	ldr	r3, [r3, #28]
 8007842:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007846:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800784a:	d149      	bne.n	80078e0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007854:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800785e:	e853 3f00 	ldrex	r3, [r3]
 8007862:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007866:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800786a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	461a      	mov	r2, r3
 8007872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007874:	637b      	str	r3, [r7, #52]	; 0x34
 8007876:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007878:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800787a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800787c:	e841 2300 	strex	r3, r2, [r1]
 8007880:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1e6      	bne.n	8007856 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	3308      	adds	r3, #8
 800788e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	e853 3f00 	ldrex	r3, [r3]
 8007896:	613b      	str	r3, [r7, #16]
   return(result);
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	f023 0301 	bic.w	r3, r3, #1
 800789e:	66bb      	str	r3, [r7, #104]	; 0x68
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3308      	adds	r3, #8
 80078a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80078a8:	623a      	str	r2, [r7, #32]
 80078aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ac:	69f9      	ldr	r1, [r7, #28]
 80078ae:	6a3a      	ldr	r2, [r7, #32]
 80078b0:	e841 2300 	strex	r3, r2, [r1]
 80078b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e5      	bne.n	8007888 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2220      	movs	r2, #32
 80078c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2220      	movs	r2, #32
 80078d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80078dc:	2303      	movs	r3, #3
 80078de:	e010      	b.n	8007902 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	69da      	ldr	r2, [r3, #28]
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	4013      	ands	r3, r2
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	bf0c      	ite	eq
 80078f0:	2301      	moveq	r3, #1
 80078f2:	2300      	movne	r3, #0
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	461a      	mov	r2, r3
 80078f8:	79fb      	ldrb	r3, [r7, #7]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	f43f af46 	beq.w	800778c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3770      	adds	r7, #112	; 0x70
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800790a:	b480      	push	{r7}
 800790c:	b085      	sub	sp, #20
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007918:	2b01      	cmp	r3, #1
 800791a:	d101      	bne.n	8007920 <HAL_UARTEx_DisableFifoMode+0x16>
 800791c:	2302      	movs	r3, #2
 800791e:	e027      	b.n	8007970 <HAL_UARTEx_DisableFifoMode+0x66>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2224      	movs	r2, #36	; 0x24
 800792c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 0201 	bic.w	r2, r2, #1
 8007946:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800794e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2220      	movs	r2, #32
 8007962:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3714      	adds	r7, #20
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800798c:	2b01      	cmp	r3, #1
 800798e:	d101      	bne.n	8007994 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007990:	2302      	movs	r3, #2
 8007992:	e02d      	b.n	80079f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2224      	movs	r2, #36	; 0x24
 80079a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f022 0201 	bic.w	r2, r2, #1
 80079ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	683a      	ldr	r2, [r7, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 f84f 	bl	8007a74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68fa      	ldr	r2, [r7, #12]
 80079dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2220      	movs	r2, #32
 80079e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d101      	bne.n	8007a10 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	e02d      	b.n	8007a6c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2201      	movs	r2, #1
 8007a14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2224      	movs	r2, #36	; 0x24
 8007a1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f022 0201 	bic.w	r2, r2, #1
 8007a36:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 f811 	bl	8007a74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2220      	movs	r2, #32
 8007a5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3710      	adds	r7, #16
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b085      	sub	sp, #20
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d108      	bne.n	8007a96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a94:	e031      	b.n	8007afa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a96:	2308      	movs	r3, #8
 8007a98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a9a:	2308      	movs	r3, #8
 8007a9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	0e5b      	lsrs	r3, r3, #25
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	f003 0307 	and.w	r3, r3, #7
 8007aac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	0f5b      	lsrs	r3, r3, #29
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	f003 0307 	and.w	r3, r3, #7
 8007abc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007abe:	7bbb      	ldrb	r3, [r7, #14]
 8007ac0:	7b3a      	ldrb	r2, [r7, #12]
 8007ac2:	4911      	ldr	r1, [pc, #68]	; (8007b08 <UARTEx_SetNbDataToProcess+0x94>)
 8007ac4:	5c8a      	ldrb	r2, [r1, r2]
 8007ac6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007aca:	7b3a      	ldrb	r2, [r7, #12]
 8007acc:	490f      	ldr	r1, [pc, #60]	; (8007b0c <UARTEx_SetNbDataToProcess+0x98>)
 8007ace:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ad0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007adc:	7bfb      	ldrb	r3, [r7, #15]
 8007ade:	7b7a      	ldrb	r2, [r7, #13]
 8007ae0:	4909      	ldr	r1, [pc, #36]	; (8007b08 <UARTEx_SetNbDataToProcess+0x94>)
 8007ae2:	5c8a      	ldrb	r2, [r1, r2]
 8007ae4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ae8:	7b7a      	ldrb	r2, [r7, #13]
 8007aea:	4908      	ldr	r1, [pc, #32]	; (8007b0c <UARTEx_SetNbDataToProcess+0x98>)
 8007aec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007aee:	fb93 f3f2 	sdiv	r3, r3, r2
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007afa:	bf00      	nop
 8007afc:	3714      	adds	r7, #20
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	0800c4a0 	.word	0x0800c4a0
 8007b0c:	0800c4a8 	.word	0x0800c4a8

08007b10 <__errno>:
 8007b10:	4b01      	ldr	r3, [pc, #4]	; (8007b18 <__errno+0x8>)
 8007b12:	6818      	ldr	r0, [r3, #0]
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	2000000c 	.word	0x2000000c

08007b1c <__libc_init_array>:
 8007b1c:	b570      	push	{r4, r5, r6, lr}
 8007b1e:	4d0d      	ldr	r5, [pc, #52]	; (8007b54 <__libc_init_array+0x38>)
 8007b20:	4c0d      	ldr	r4, [pc, #52]	; (8007b58 <__libc_init_array+0x3c>)
 8007b22:	1b64      	subs	r4, r4, r5
 8007b24:	10a4      	asrs	r4, r4, #2
 8007b26:	2600      	movs	r6, #0
 8007b28:	42a6      	cmp	r6, r4
 8007b2a:	d109      	bne.n	8007b40 <__libc_init_array+0x24>
 8007b2c:	4d0b      	ldr	r5, [pc, #44]	; (8007b5c <__libc_init_array+0x40>)
 8007b2e:	4c0c      	ldr	r4, [pc, #48]	; (8007b60 <__libc_init_array+0x44>)
 8007b30:	f004 fc92 	bl	800c458 <_init>
 8007b34:	1b64      	subs	r4, r4, r5
 8007b36:	10a4      	asrs	r4, r4, #2
 8007b38:	2600      	movs	r6, #0
 8007b3a:	42a6      	cmp	r6, r4
 8007b3c:	d105      	bne.n	8007b4a <__libc_init_array+0x2e>
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}
 8007b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b44:	4798      	blx	r3
 8007b46:	3601      	adds	r6, #1
 8007b48:	e7ee      	b.n	8007b28 <__libc_init_array+0xc>
 8007b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b4e:	4798      	blx	r3
 8007b50:	3601      	adds	r6, #1
 8007b52:	e7f2      	b.n	8007b3a <__libc_init_array+0x1e>
 8007b54:	0800c95c 	.word	0x0800c95c
 8007b58:	0800c95c 	.word	0x0800c95c
 8007b5c:	0800c95c 	.word	0x0800c95c
 8007b60:	0800c960 	.word	0x0800c960

08007b64 <memset>:
 8007b64:	4402      	add	r2, r0
 8007b66:	4603      	mov	r3, r0
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d100      	bne.n	8007b6e <memset+0xa>
 8007b6c:	4770      	bx	lr
 8007b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b72:	e7f9      	b.n	8007b68 <memset+0x4>

08007b74 <__cvt>:
 8007b74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b78:	ec55 4b10 	vmov	r4, r5, d0
 8007b7c:	2d00      	cmp	r5, #0
 8007b7e:	460e      	mov	r6, r1
 8007b80:	4619      	mov	r1, r3
 8007b82:	462b      	mov	r3, r5
 8007b84:	bfbb      	ittet	lt
 8007b86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007b8a:	461d      	movlt	r5, r3
 8007b8c:	2300      	movge	r3, #0
 8007b8e:	232d      	movlt	r3, #45	; 0x2d
 8007b90:	700b      	strb	r3, [r1, #0]
 8007b92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007b98:	4691      	mov	r9, r2
 8007b9a:	f023 0820 	bic.w	r8, r3, #32
 8007b9e:	bfbc      	itt	lt
 8007ba0:	4622      	movlt	r2, r4
 8007ba2:	4614      	movlt	r4, r2
 8007ba4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007ba8:	d005      	beq.n	8007bb6 <__cvt+0x42>
 8007baa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007bae:	d100      	bne.n	8007bb2 <__cvt+0x3e>
 8007bb0:	3601      	adds	r6, #1
 8007bb2:	2102      	movs	r1, #2
 8007bb4:	e000      	b.n	8007bb8 <__cvt+0x44>
 8007bb6:	2103      	movs	r1, #3
 8007bb8:	ab03      	add	r3, sp, #12
 8007bba:	9301      	str	r3, [sp, #4]
 8007bbc:	ab02      	add	r3, sp, #8
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	ec45 4b10 	vmov	d0, r4, r5
 8007bc4:	4653      	mov	r3, sl
 8007bc6:	4632      	mov	r2, r6
 8007bc8:	f001 fdae 	bl	8009728 <_dtoa_r>
 8007bcc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	d102      	bne.n	8007bda <__cvt+0x66>
 8007bd4:	f019 0f01 	tst.w	r9, #1
 8007bd8:	d022      	beq.n	8007c20 <__cvt+0xac>
 8007bda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007bde:	eb07 0906 	add.w	r9, r7, r6
 8007be2:	d110      	bne.n	8007c06 <__cvt+0x92>
 8007be4:	783b      	ldrb	r3, [r7, #0]
 8007be6:	2b30      	cmp	r3, #48	; 0x30
 8007be8:	d10a      	bne.n	8007c00 <__cvt+0x8c>
 8007bea:	2200      	movs	r2, #0
 8007bec:	2300      	movs	r3, #0
 8007bee:	4620      	mov	r0, r4
 8007bf0:	4629      	mov	r1, r5
 8007bf2:	f7f8 ff91 	bl	8000b18 <__aeabi_dcmpeq>
 8007bf6:	b918      	cbnz	r0, 8007c00 <__cvt+0x8c>
 8007bf8:	f1c6 0601 	rsb	r6, r6, #1
 8007bfc:	f8ca 6000 	str.w	r6, [sl]
 8007c00:	f8da 3000 	ldr.w	r3, [sl]
 8007c04:	4499      	add	r9, r3
 8007c06:	2200      	movs	r2, #0
 8007c08:	2300      	movs	r3, #0
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	4629      	mov	r1, r5
 8007c0e:	f7f8 ff83 	bl	8000b18 <__aeabi_dcmpeq>
 8007c12:	b108      	cbz	r0, 8007c18 <__cvt+0xa4>
 8007c14:	f8cd 900c 	str.w	r9, [sp, #12]
 8007c18:	2230      	movs	r2, #48	; 0x30
 8007c1a:	9b03      	ldr	r3, [sp, #12]
 8007c1c:	454b      	cmp	r3, r9
 8007c1e:	d307      	bcc.n	8007c30 <__cvt+0xbc>
 8007c20:	9b03      	ldr	r3, [sp, #12]
 8007c22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c24:	1bdb      	subs	r3, r3, r7
 8007c26:	4638      	mov	r0, r7
 8007c28:	6013      	str	r3, [r2, #0]
 8007c2a:	b004      	add	sp, #16
 8007c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c30:	1c59      	adds	r1, r3, #1
 8007c32:	9103      	str	r1, [sp, #12]
 8007c34:	701a      	strb	r2, [r3, #0]
 8007c36:	e7f0      	b.n	8007c1a <__cvt+0xa6>

08007c38 <__exponent>:
 8007c38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2900      	cmp	r1, #0
 8007c3e:	bfb8      	it	lt
 8007c40:	4249      	neglt	r1, r1
 8007c42:	f803 2b02 	strb.w	r2, [r3], #2
 8007c46:	bfb4      	ite	lt
 8007c48:	222d      	movlt	r2, #45	; 0x2d
 8007c4a:	222b      	movge	r2, #43	; 0x2b
 8007c4c:	2909      	cmp	r1, #9
 8007c4e:	7042      	strb	r2, [r0, #1]
 8007c50:	dd2a      	ble.n	8007ca8 <__exponent+0x70>
 8007c52:	f10d 0407 	add.w	r4, sp, #7
 8007c56:	46a4      	mov	ip, r4
 8007c58:	270a      	movs	r7, #10
 8007c5a:	46a6      	mov	lr, r4
 8007c5c:	460a      	mov	r2, r1
 8007c5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007c62:	fb07 1516 	mls	r5, r7, r6, r1
 8007c66:	3530      	adds	r5, #48	; 0x30
 8007c68:	2a63      	cmp	r2, #99	; 0x63
 8007c6a:	f104 34ff 	add.w	r4, r4, #4294967295
 8007c6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007c72:	4631      	mov	r1, r6
 8007c74:	dcf1      	bgt.n	8007c5a <__exponent+0x22>
 8007c76:	3130      	adds	r1, #48	; 0x30
 8007c78:	f1ae 0502 	sub.w	r5, lr, #2
 8007c7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007c80:	1c44      	adds	r4, r0, #1
 8007c82:	4629      	mov	r1, r5
 8007c84:	4561      	cmp	r1, ip
 8007c86:	d30a      	bcc.n	8007c9e <__exponent+0x66>
 8007c88:	f10d 0209 	add.w	r2, sp, #9
 8007c8c:	eba2 020e 	sub.w	r2, r2, lr
 8007c90:	4565      	cmp	r5, ip
 8007c92:	bf88      	it	hi
 8007c94:	2200      	movhi	r2, #0
 8007c96:	4413      	add	r3, r2
 8007c98:	1a18      	subs	r0, r3, r0
 8007c9a:	b003      	add	sp, #12
 8007c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ca2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007ca6:	e7ed      	b.n	8007c84 <__exponent+0x4c>
 8007ca8:	2330      	movs	r3, #48	; 0x30
 8007caa:	3130      	adds	r1, #48	; 0x30
 8007cac:	7083      	strb	r3, [r0, #2]
 8007cae:	70c1      	strb	r1, [r0, #3]
 8007cb0:	1d03      	adds	r3, r0, #4
 8007cb2:	e7f1      	b.n	8007c98 <__exponent+0x60>

08007cb4 <_printf_float>:
 8007cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cb8:	ed2d 8b02 	vpush	{d8}
 8007cbc:	b08d      	sub	sp, #52	; 0x34
 8007cbe:	460c      	mov	r4, r1
 8007cc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007cc4:	4616      	mov	r6, r2
 8007cc6:	461f      	mov	r7, r3
 8007cc8:	4605      	mov	r5, r0
 8007cca:	f002 fe8b 	bl	800a9e4 <_localeconv_r>
 8007cce:	f8d0 a000 	ldr.w	sl, [r0]
 8007cd2:	4650      	mov	r0, sl
 8007cd4:	f7f8 faa4 	bl	8000220 <strlen>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	930a      	str	r3, [sp, #40]	; 0x28
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	9305      	str	r3, [sp, #20]
 8007ce0:	f8d8 3000 	ldr.w	r3, [r8]
 8007ce4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007ce8:	3307      	adds	r3, #7
 8007cea:	f023 0307 	bic.w	r3, r3, #7
 8007cee:	f103 0208 	add.w	r2, r3, #8
 8007cf2:	f8c8 2000 	str.w	r2, [r8]
 8007cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007cfe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007d02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007d06:	9307      	str	r3, [sp, #28]
 8007d08:	f8cd 8018 	str.w	r8, [sp, #24]
 8007d0c:	ee08 0a10 	vmov	s16, r0
 8007d10:	4b9f      	ldr	r3, [pc, #636]	; (8007f90 <_printf_float+0x2dc>)
 8007d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d16:	f04f 32ff 	mov.w	r2, #4294967295
 8007d1a:	f7f8 ff2f 	bl	8000b7c <__aeabi_dcmpun>
 8007d1e:	bb88      	cbnz	r0, 8007d84 <_printf_float+0xd0>
 8007d20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d24:	4b9a      	ldr	r3, [pc, #616]	; (8007f90 <_printf_float+0x2dc>)
 8007d26:	f04f 32ff 	mov.w	r2, #4294967295
 8007d2a:	f7f8 ff09 	bl	8000b40 <__aeabi_dcmple>
 8007d2e:	bb48      	cbnz	r0, 8007d84 <_printf_float+0xd0>
 8007d30:	2200      	movs	r2, #0
 8007d32:	2300      	movs	r3, #0
 8007d34:	4640      	mov	r0, r8
 8007d36:	4649      	mov	r1, r9
 8007d38:	f7f8 fef8 	bl	8000b2c <__aeabi_dcmplt>
 8007d3c:	b110      	cbz	r0, 8007d44 <_printf_float+0x90>
 8007d3e:	232d      	movs	r3, #45	; 0x2d
 8007d40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d44:	4b93      	ldr	r3, [pc, #588]	; (8007f94 <_printf_float+0x2e0>)
 8007d46:	4894      	ldr	r0, [pc, #592]	; (8007f98 <_printf_float+0x2e4>)
 8007d48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007d4c:	bf94      	ite	ls
 8007d4e:	4698      	movls	r8, r3
 8007d50:	4680      	movhi	r8, r0
 8007d52:	2303      	movs	r3, #3
 8007d54:	6123      	str	r3, [r4, #16]
 8007d56:	9b05      	ldr	r3, [sp, #20]
 8007d58:	f023 0204 	bic.w	r2, r3, #4
 8007d5c:	6022      	str	r2, [r4, #0]
 8007d5e:	f04f 0900 	mov.w	r9, #0
 8007d62:	9700      	str	r7, [sp, #0]
 8007d64:	4633      	mov	r3, r6
 8007d66:	aa0b      	add	r2, sp, #44	; 0x2c
 8007d68:	4621      	mov	r1, r4
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	f000 f9d8 	bl	8008120 <_printf_common>
 8007d70:	3001      	adds	r0, #1
 8007d72:	f040 8090 	bne.w	8007e96 <_printf_float+0x1e2>
 8007d76:	f04f 30ff 	mov.w	r0, #4294967295
 8007d7a:	b00d      	add	sp, #52	; 0x34
 8007d7c:	ecbd 8b02 	vpop	{d8}
 8007d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d84:	4642      	mov	r2, r8
 8007d86:	464b      	mov	r3, r9
 8007d88:	4640      	mov	r0, r8
 8007d8a:	4649      	mov	r1, r9
 8007d8c:	f7f8 fef6 	bl	8000b7c <__aeabi_dcmpun>
 8007d90:	b140      	cbz	r0, 8007da4 <_printf_float+0xf0>
 8007d92:	464b      	mov	r3, r9
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	bfbc      	itt	lt
 8007d98:	232d      	movlt	r3, #45	; 0x2d
 8007d9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007d9e:	487f      	ldr	r0, [pc, #508]	; (8007f9c <_printf_float+0x2e8>)
 8007da0:	4b7f      	ldr	r3, [pc, #508]	; (8007fa0 <_printf_float+0x2ec>)
 8007da2:	e7d1      	b.n	8007d48 <_printf_float+0x94>
 8007da4:	6863      	ldr	r3, [r4, #4]
 8007da6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007daa:	9206      	str	r2, [sp, #24]
 8007dac:	1c5a      	adds	r2, r3, #1
 8007dae:	d13f      	bne.n	8007e30 <_printf_float+0x17c>
 8007db0:	2306      	movs	r3, #6
 8007db2:	6063      	str	r3, [r4, #4]
 8007db4:	9b05      	ldr	r3, [sp, #20]
 8007db6:	6861      	ldr	r1, [r4, #4]
 8007db8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	9303      	str	r3, [sp, #12]
 8007dc0:	ab0a      	add	r3, sp, #40	; 0x28
 8007dc2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007dc6:	ab09      	add	r3, sp, #36	; 0x24
 8007dc8:	ec49 8b10 	vmov	d0, r8, r9
 8007dcc:	9300      	str	r3, [sp, #0]
 8007dce:	6022      	str	r2, [r4, #0]
 8007dd0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	f7ff fecd 	bl	8007b74 <__cvt>
 8007dda:	9b06      	ldr	r3, [sp, #24]
 8007ddc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dde:	2b47      	cmp	r3, #71	; 0x47
 8007de0:	4680      	mov	r8, r0
 8007de2:	d108      	bne.n	8007df6 <_printf_float+0x142>
 8007de4:	1cc8      	adds	r0, r1, #3
 8007de6:	db02      	blt.n	8007dee <_printf_float+0x13a>
 8007de8:	6863      	ldr	r3, [r4, #4]
 8007dea:	4299      	cmp	r1, r3
 8007dec:	dd41      	ble.n	8007e72 <_printf_float+0x1be>
 8007dee:	f1ab 0b02 	sub.w	fp, fp, #2
 8007df2:	fa5f fb8b 	uxtb.w	fp, fp
 8007df6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007dfa:	d820      	bhi.n	8007e3e <_printf_float+0x18a>
 8007dfc:	3901      	subs	r1, #1
 8007dfe:	465a      	mov	r2, fp
 8007e00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007e04:	9109      	str	r1, [sp, #36]	; 0x24
 8007e06:	f7ff ff17 	bl	8007c38 <__exponent>
 8007e0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e0c:	1813      	adds	r3, r2, r0
 8007e0e:	2a01      	cmp	r2, #1
 8007e10:	4681      	mov	r9, r0
 8007e12:	6123      	str	r3, [r4, #16]
 8007e14:	dc02      	bgt.n	8007e1c <_printf_float+0x168>
 8007e16:	6822      	ldr	r2, [r4, #0]
 8007e18:	07d2      	lsls	r2, r2, #31
 8007e1a:	d501      	bpl.n	8007e20 <_printf_float+0x16c>
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	6123      	str	r3, [r4, #16]
 8007e20:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d09c      	beq.n	8007d62 <_printf_float+0xae>
 8007e28:	232d      	movs	r3, #45	; 0x2d
 8007e2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e2e:	e798      	b.n	8007d62 <_printf_float+0xae>
 8007e30:	9a06      	ldr	r2, [sp, #24]
 8007e32:	2a47      	cmp	r2, #71	; 0x47
 8007e34:	d1be      	bne.n	8007db4 <_printf_float+0x100>
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1bc      	bne.n	8007db4 <_printf_float+0x100>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e7b9      	b.n	8007db2 <_printf_float+0xfe>
 8007e3e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007e42:	d118      	bne.n	8007e76 <_printf_float+0x1c2>
 8007e44:	2900      	cmp	r1, #0
 8007e46:	6863      	ldr	r3, [r4, #4]
 8007e48:	dd0b      	ble.n	8007e62 <_printf_float+0x1ae>
 8007e4a:	6121      	str	r1, [r4, #16]
 8007e4c:	b913      	cbnz	r3, 8007e54 <_printf_float+0x1a0>
 8007e4e:	6822      	ldr	r2, [r4, #0]
 8007e50:	07d0      	lsls	r0, r2, #31
 8007e52:	d502      	bpl.n	8007e5a <_printf_float+0x1a6>
 8007e54:	3301      	adds	r3, #1
 8007e56:	440b      	add	r3, r1
 8007e58:	6123      	str	r3, [r4, #16]
 8007e5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8007e5c:	f04f 0900 	mov.w	r9, #0
 8007e60:	e7de      	b.n	8007e20 <_printf_float+0x16c>
 8007e62:	b913      	cbnz	r3, 8007e6a <_printf_float+0x1b6>
 8007e64:	6822      	ldr	r2, [r4, #0]
 8007e66:	07d2      	lsls	r2, r2, #31
 8007e68:	d501      	bpl.n	8007e6e <_printf_float+0x1ba>
 8007e6a:	3302      	adds	r3, #2
 8007e6c:	e7f4      	b.n	8007e58 <_printf_float+0x1a4>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e7f2      	b.n	8007e58 <_printf_float+0x1a4>
 8007e72:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e78:	4299      	cmp	r1, r3
 8007e7a:	db05      	blt.n	8007e88 <_printf_float+0x1d4>
 8007e7c:	6823      	ldr	r3, [r4, #0]
 8007e7e:	6121      	str	r1, [r4, #16]
 8007e80:	07d8      	lsls	r0, r3, #31
 8007e82:	d5ea      	bpl.n	8007e5a <_printf_float+0x1a6>
 8007e84:	1c4b      	adds	r3, r1, #1
 8007e86:	e7e7      	b.n	8007e58 <_printf_float+0x1a4>
 8007e88:	2900      	cmp	r1, #0
 8007e8a:	bfd4      	ite	le
 8007e8c:	f1c1 0202 	rsble	r2, r1, #2
 8007e90:	2201      	movgt	r2, #1
 8007e92:	4413      	add	r3, r2
 8007e94:	e7e0      	b.n	8007e58 <_printf_float+0x1a4>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	055a      	lsls	r2, r3, #21
 8007e9a:	d407      	bmi.n	8007eac <_printf_float+0x1f8>
 8007e9c:	6923      	ldr	r3, [r4, #16]
 8007e9e:	4642      	mov	r2, r8
 8007ea0:	4631      	mov	r1, r6
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	d12c      	bne.n	8007f04 <_printf_float+0x250>
 8007eaa:	e764      	b.n	8007d76 <_printf_float+0xc2>
 8007eac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007eb0:	f240 80e0 	bls.w	8008074 <_printf_float+0x3c0>
 8007eb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007eb8:	2200      	movs	r2, #0
 8007eba:	2300      	movs	r3, #0
 8007ebc:	f7f8 fe2c 	bl	8000b18 <__aeabi_dcmpeq>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d034      	beq.n	8007f2e <_printf_float+0x27a>
 8007ec4:	4a37      	ldr	r2, [pc, #220]	; (8007fa4 <_printf_float+0x2f0>)
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	4631      	mov	r1, r6
 8007eca:	4628      	mov	r0, r5
 8007ecc:	47b8      	blx	r7
 8007ece:	3001      	adds	r0, #1
 8007ed0:	f43f af51 	beq.w	8007d76 <_printf_float+0xc2>
 8007ed4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	db02      	blt.n	8007ee2 <_printf_float+0x22e>
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	07d8      	lsls	r0, r3, #31
 8007ee0:	d510      	bpl.n	8007f04 <_printf_float+0x250>
 8007ee2:	ee18 3a10 	vmov	r3, s16
 8007ee6:	4652      	mov	r2, sl
 8007ee8:	4631      	mov	r1, r6
 8007eea:	4628      	mov	r0, r5
 8007eec:	47b8      	blx	r7
 8007eee:	3001      	adds	r0, #1
 8007ef0:	f43f af41 	beq.w	8007d76 <_printf_float+0xc2>
 8007ef4:	f04f 0800 	mov.w	r8, #0
 8007ef8:	f104 091a 	add.w	r9, r4, #26
 8007efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007efe:	3b01      	subs	r3, #1
 8007f00:	4543      	cmp	r3, r8
 8007f02:	dc09      	bgt.n	8007f18 <_printf_float+0x264>
 8007f04:	6823      	ldr	r3, [r4, #0]
 8007f06:	079b      	lsls	r3, r3, #30
 8007f08:	f100 8105 	bmi.w	8008116 <_printf_float+0x462>
 8007f0c:	68e0      	ldr	r0, [r4, #12]
 8007f0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f10:	4298      	cmp	r0, r3
 8007f12:	bfb8      	it	lt
 8007f14:	4618      	movlt	r0, r3
 8007f16:	e730      	b.n	8007d7a <_printf_float+0xc6>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	464a      	mov	r2, r9
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	4628      	mov	r0, r5
 8007f20:	47b8      	blx	r7
 8007f22:	3001      	adds	r0, #1
 8007f24:	f43f af27 	beq.w	8007d76 <_printf_float+0xc2>
 8007f28:	f108 0801 	add.w	r8, r8, #1
 8007f2c:	e7e6      	b.n	8007efc <_printf_float+0x248>
 8007f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	dc39      	bgt.n	8007fa8 <_printf_float+0x2f4>
 8007f34:	4a1b      	ldr	r2, [pc, #108]	; (8007fa4 <_printf_float+0x2f0>)
 8007f36:	2301      	movs	r3, #1
 8007f38:	4631      	mov	r1, r6
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	47b8      	blx	r7
 8007f3e:	3001      	adds	r0, #1
 8007f40:	f43f af19 	beq.w	8007d76 <_printf_float+0xc2>
 8007f44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	d102      	bne.n	8007f52 <_printf_float+0x29e>
 8007f4c:	6823      	ldr	r3, [r4, #0]
 8007f4e:	07d9      	lsls	r1, r3, #31
 8007f50:	d5d8      	bpl.n	8007f04 <_printf_float+0x250>
 8007f52:	ee18 3a10 	vmov	r3, s16
 8007f56:	4652      	mov	r2, sl
 8007f58:	4631      	mov	r1, r6
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	47b8      	blx	r7
 8007f5e:	3001      	adds	r0, #1
 8007f60:	f43f af09 	beq.w	8007d76 <_printf_float+0xc2>
 8007f64:	f04f 0900 	mov.w	r9, #0
 8007f68:	f104 0a1a 	add.w	sl, r4, #26
 8007f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f6e:	425b      	negs	r3, r3
 8007f70:	454b      	cmp	r3, r9
 8007f72:	dc01      	bgt.n	8007f78 <_printf_float+0x2c4>
 8007f74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f76:	e792      	b.n	8007e9e <_printf_float+0x1ea>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	4652      	mov	r2, sl
 8007f7c:	4631      	mov	r1, r6
 8007f7e:	4628      	mov	r0, r5
 8007f80:	47b8      	blx	r7
 8007f82:	3001      	adds	r0, #1
 8007f84:	f43f aef7 	beq.w	8007d76 <_printf_float+0xc2>
 8007f88:	f109 0901 	add.w	r9, r9, #1
 8007f8c:	e7ee      	b.n	8007f6c <_printf_float+0x2b8>
 8007f8e:	bf00      	nop
 8007f90:	7fefffff 	.word	0x7fefffff
 8007f94:	0800c4b4 	.word	0x0800c4b4
 8007f98:	0800c4b8 	.word	0x0800c4b8
 8007f9c:	0800c4c0 	.word	0x0800c4c0
 8007fa0:	0800c4bc 	.word	0x0800c4bc
 8007fa4:	0800c4c4 	.word	0x0800c4c4
 8007fa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007faa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007fac:	429a      	cmp	r2, r3
 8007fae:	bfa8      	it	ge
 8007fb0:	461a      	movge	r2, r3
 8007fb2:	2a00      	cmp	r2, #0
 8007fb4:	4691      	mov	r9, r2
 8007fb6:	dc37      	bgt.n	8008028 <_printf_float+0x374>
 8007fb8:	f04f 0b00 	mov.w	fp, #0
 8007fbc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fc0:	f104 021a 	add.w	r2, r4, #26
 8007fc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007fc6:	9305      	str	r3, [sp, #20]
 8007fc8:	eba3 0309 	sub.w	r3, r3, r9
 8007fcc:	455b      	cmp	r3, fp
 8007fce:	dc33      	bgt.n	8008038 <_printf_float+0x384>
 8007fd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	db3b      	blt.n	8008050 <_printf_float+0x39c>
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	07da      	lsls	r2, r3, #31
 8007fdc:	d438      	bmi.n	8008050 <_printf_float+0x39c>
 8007fde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fe0:	9a05      	ldr	r2, [sp, #20]
 8007fe2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fe4:	1a9a      	subs	r2, r3, r2
 8007fe6:	eba3 0901 	sub.w	r9, r3, r1
 8007fea:	4591      	cmp	r9, r2
 8007fec:	bfa8      	it	ge
 8007fee:	4691      	movge	r9, r2
 8007ff0:	f1b9 0f00 	cmp.w	r9, #0
 8007ff4:	dc35      	bgt.n	8008062 <_printf_float+0x3ae>
 8007ff6:	f04f 0800 	mov.w	r8, #0
 8007ffa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ffe:	f104 0a1a 	add.w	sl, r4, #26
 8008002:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008006:	1a9b      	subs	r3, r3, r2
 8008008:	eba3 0309 	sub.w	r3, r3, r9
 800800c:	4543      	cmp	r3, r8
 800800e:	f77f af79 	ble.w	8007f04 <_printf_float+0x250>
 8008012:	2301      	movs	r3, #1
 8008014:	4652      	mov	r2, sl
 8008016:	4631      	mov	r1, r6
 8008018:	4628      	mov	r0, r5
 800801a:	47b8      	blx	r7
 800801c:	3001      	adds	r0, #1
 800801e:	f43f aeaa 	beq.w	8007d76 <_printf_float+0xc2>
 8008022:	f108 0801 	add.w	r8, r8, #1
 8008026:	e7ec      	b.n	8008002 <_printf_float+0x34e>
 8008028:	4613      	mov	r3, r2
 800802a:	4631      	mov	r1, r6
 800802c:	4642      	mov	r2, r8
 800802e:	4628      	mov	r0, r5
 8008030:	47b8      	blx	r7
 8008032:	3001      	adds	r0, #1
 8008034:	d1c0      	bne.n	8007fb8 <_printf_float+0x304>
 8008036:	e69e      	b.n	8007d76 <_printf_float+0xc2>
 8008038:	2301      	movs	r3, #1
 800803a:	4631      	mov	r1, r6
 800803c:	4628      	mov	r0, r5
 800803e:	9205      	str	r2, [sp, #20]
 8008040:	47b8      	blx	r7
 8008042:	3001      	adds	r0, #1
 8008044:	f43f ae97 	beq.w	8007d76 <_printf_float+0xc2>
 8008048:	9a05      	ldr	r2, [sp, #20]
 800804a:	f10b 0b01 	add.w	fp, fp, #1
 800804e:	e7b9      	b.n	8007fc4 <_printf_float+0x310>
 8008050:	ee18 3a10 	vmov	r3, s16
 8008054:	4652      	mov	r2, sl
 8008056:	4631      	mov	r1, r6
 8008058:	4628      	mov	r0, r5
 800805a:	47b8      	blx	r7
 800805c:	3001      	adds	r0, #1
 800805e:	d1be      	bne.n	8007fde <_printf_float+0x32a>
 8008060:	e689      	b.n	8007d76 <_printf_float+0xc2>
 8008062:	9a05      	ldr	r2, [sp, #20]
 8008064:	464b      	mov	r3, r9
 8008066:	4442      	add	r2, r8
 8008068:	4631      	mov	r1, r6
 800806a:	4628      	mov	r0, r5
 800806c:	47b8      	blx	r7
 800806e:	3001      	adds	r0, #1
 8008070:	d1c1      	bne.n	8007ff6 <_printf_float+0x342>
 8008072:	e680      	b.n	8007d76 <_printf_float+0xc2>
 8008074:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008076:	2a01      	cmp	r2, #1
 8008078:	dc01      	bgt.n	800807e <_printf_float+0x3ca>
 800807a:	07db      	lsls	r3, r3, #31
 800807c:	d538      	bpl.n	80080f0 <_printf_float+0x43c>
 800807e:	2301      	movs	r3, #1
 8008080:	4642      	mov	r2, r8
 8008082:	4631      	mov	r1, r6
 8008084:	4628      	mov	r0, r5
 8008086:	47b8      	blx	r7
 8008088:	3001      	adds	r0, #1
 800808a:	f43f ae74 	beq.w	8007d76 <_printf_float+0xc2>
 800808e:	ee18 3a10 	vmov	r3, s16
 8008092:	4652      	mov	r2, sl
 8008094:	4631      	mov	r1, r6
 8008096:	4628      	mov	r0, r5
 8008098:	47b8      	blx	r7
 800809a:	3001      	adds	r0, #1
 800809c:	f43f ae6b 	beq.w	8007d76 <_printf_float+0xc2>
 80080a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80080a4:	2200      	movs	r2, #0
 80080a6:	2300      	movs	r3, #0
 80080a8:	f7f8 fd36 	bl	8000b18 <__aeabi_dcmpeq>
 80080ac:	b9d8      	cbnz	r0, 80080e6 <_printf_float+0x432>
 80080ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080b0:	f108 0201 	add.w	r2, r8, #1
 80080b4:	3b01      	subs	r3, #1
 80080b6:	4631      	mov	r1, r6
 80080b8:	4628      	mov	r0, r5
 80080ba:	47b8      	blx	r7
 80080bc:	3001      	adds	r0, #1
 80080be:	d10e      	bne.n	80080de <_printf_float+0x42a>
 80080c0:	e659      	b.n	8007d76 <_printf_float+0xc2>
 80080c2:	2301      	movs	r3, #1
 80080c4:	4652      	mov	r2, sl
 80080c6:	4631      	mov	r1, r6
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b8      	blx	r7
 80080cc:	3001      	adds	r0, #1
 80080ce:	f43f ae52 	beq.w	8007d76 <_printf_float+0xc2>
 80080d2:	f108 0801 	add.w	r8, r8, #1
 80080d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080d8:	3b01      	subs	r3, #1
 80080da:	4543      	cmp	r3, r8
 80080dc:	dcf1      	bgt.n	80080c2 <_printf_float+0x40e>
 80080de:	464b      	mov	r3, r9
 80080e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80080e4:	e6dc      	b.n	8007ea0 <_printf_float+0x1ec>
 80080e6:	f04f 0800 	mov.w	r8, #0
 80080ea:	f104 0a1a 	add.w	sl, r4, #26
 80080ee:	e7f2      	b.n	80080d6 <_printf_float+0x422>
 80080f0:	2301      	movs	r3, #1
 80080f2:	4642      	mov	r2, r8
 80080f4:	e7df      	b.n	80080b6 <_printf_float+0x402>
 80080f6:	2301      	movs	r3, #1
 80080f8:	464a      	mov	r2, r9
 80080fa:	4631      	mov	r1, r6
 80080fc:	4628      	mov	r0, r5
 80080fe:	47b8      	blx	r7
 8008100:	3001      	adds	r0, #1
 8008102:	f43f ae38 	beq.w	8007d76 <_printf_float+0xc2>
 8008106:	f108 0801 	add.w	r8, r8, #1
 800810a:	68e3      	ldr	r3, [r4, #12]
 800810c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800810e:	1a5b      	subs	r3, r3, r1
 8008110:	4543      	cmp	r3, r8
 8008112:	dcf0      	bgt.n	80080f6 <_printf_float+0x442>
 8008114:	e6fa      	b.n	8007f0c <_printf_float+0x258>
 8008116:	f04f 0800 	mov.w	r8, #0
 800811a:	f104 0919 	add.w	r9, r4, #25
 800811e:	e7f4      	b.n	800810a <_printf_float+0x456>

08008120 <_printf_common>:
 8008120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008124:	4616      	mov	r6, r2
 8008126:	4699      	mov	r9, r3
 8008128:	688a      	ldr	r2, [r1, #8]
 800812a:	690b      	ldr	r3, [r1, #16]
 800812c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008130:	4293      	cmp	r3, r2
 8008132:	bfb8      	it	lt
 8008134:	4613      	movlt	r3, r2
 8008136:	6033      	str	r3, [r6, #0]
 8008138:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800813c:	4607      	mov	r7, r0
 800813e:	460c      	mov	r4, r1
 8008140:	b10a      	cbz	r2, 8008146 <_printf_common+0x26>
 8008142:	3301      	adds	r3, #1
 8008144:	6033      	str	r3, [r6, #0]
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	0699      	lsls	r1, r3, #26
 800814a:	bf42      	ittt	mi
 800814c:	6833      	ldrmi	r3, [r6, #0]
 800814e:	3302      	addmi	r3, #2
 8008150:	6033      	strmi	r3, [r6, #0]
 8008152:	6825      	ldr	r5, [r4, #0]
 8008154:	f015 0506 	ands.w	r5, r5, #6
 8008158:	d106      	bne.n	8008168 <_printf_common+0x48>
 800815a:	f104 0a19 	add.w	sl, r4, #25
 800815e:	68e3      	ldr	r3, [r4, #12]
 8008160:	6832      	ldr	r2, [r6, #0]
 8008162:	1a9b      	subs	r3, r3, r2
 8008164:	42ab      	cmp	r3, r5
 8008166:	dc26      	bgt.n	80081b6 <_printf_common+0x96>
 8008168:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800816c:	1e13      	subs	r3, r2, #0
 800816e:	6822      	ldr	r2, [r4, #0]
 8008170:	bf18      	it	ne
 8008172:	2301      	movne	r3, #1
 8008174:	0692      	lsls	r2, r2, #26
 8008176:	d42b      	bmi.n	80081d0 <_printf_common+0xb0>
 8008178:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800817c:	4649      	mov	r1, r9
 800817e:	4638      	mov	r0, r7
 8008180:	47c0      	blx	r8
 8008182:	3001      	adds	r0, #1
 8008184:	d01e      	beq.n	80081c4 <_printf_common+0xa4>
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	68e5      	ldr	r5, [r4, #12]
 800818a:	6832      	ldr	r2, [r6, #0]
 800818c:	f003 0306 	and.w	r3, r3, #6
 8008190:	2b04      	cmp	r3, #4
 8008192:	bf08      	it	eq
 8008194:	1aad      	subeq	r5, r5, r2
 8008196:	68a3      	ldr	r3, [r4, #8]
 8008198:	6922      	ldr	r2, [r4, #16]
 800819a:	bf0c      	ite	eq
 800819c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081a0:	2500      	movne	r5, #0
 80081a2:	4293      	cmp	r3, r2
 80081a4:	bfc4      	itt	gt
 80081a6:	1a9b      	subgt	r3, r3, r2
 80081a8:	18ed      	addgt	r5, r5, r3
 80081aa:	2600      	movs	r6, #0
 80081ac:	341a      	adds	r4, #26
 80081ae:	42b5      	cmp	r5, r6
 80081b0:	d11a      	bne.n	80081e8 <_printf_common+0xc8>
 80081b2:	2000      	movs	r0, #0
 80081b4:	e008      	b.n	80081c8 <_printf_common+0xa8>
 80081b6:	2301      	movs	r3, #1
 80081b8:	4652      	mov	r2, sl
 80081ba:	4649      	mov	r1, r9
 80081bc:	4638      	mov	r0, r7
 80081be:	47c0      	blx	r8
 80081c0:	3001      	adds	r0, #1
 80081c2:	d103      	bne.n	80081cc <_printf_common+0xac>
 80081c4:	f04f 30ff 	mov.w	r0, #4294967295
 80081c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081cc:	3501      	adds	r5, #1
 80081ce:	e7c6      	b.n	800815e <_printf_common+0x3e>
 80081d0:	18e1      	adds	r1, r4, r3
 80081d2:	1c5a      	adds	r2, r3, #1
 80081d4:	2030      	movs	r0, #48	; 0x30
 80081d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081da:	4422      	add	r2, r4
 80081dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081e4:	3302      	adds	r3, #2
 80081e6:	e7c7      	b.n	8008178 <_printf_common+0x58>
 80081e8:	2301      	movs	r3, #1
 80081ea:	4622      	mov	r2, r4
 80081ec:	4649      	mov	r1, r9
 80081ee:	4638      	mov	r0, r7
 80081f0:	47c0      	blx	r8
 80081f2:	3001      	adds	r0, #1
 80081f4:	d0e6      	beq.n	80081c4 <_printf_common+0xa4>
 80081f6:	3601      	adds	r6, #1
 80081f8:	e7d9      	b.n	80081ae <_printf_common+0x8e>
	...

080081fc <_printf_i>:
 80081fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008200:	7e0f      	ldrb	r7, [r1, #24]
 8008202:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008204:	2f78      	cmp	r7, #120	; 0x78
 8008206:	4691      	mov	r9, r2
 8008208:	4680      	mov	r8, r0
 800820a:	460c      	mov	r4, r1
 800820c:	469a      	mov	sl, r3
 800820e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008212:	d807      	bhi.n	8008224 <_printf_i+0x28>
 8008214:	2f62      	cmp	r7, #98	; 0x62
 8008216:	d80a      	bhi.n	800822e <_printf_i+0x32>
 8008218:	2f00      	cmp	r7, #0
 800821a:	f000 80d8 	beq.w	80083ce <_printf_i+0x1d2>
 800821e:	2f58      	cmp	r7, #88	; 0x58
 8008220:	f000 80a3 	beq.w	800836a <_printf_i+0x16e>
 8008224:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008228:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800822c:	e03a      	b.n	80082a4 <_printf_i+0xa8>
 800822e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008232:	2b15      	cmp	r3, #21
 8008234:	d8f6      	bhi.n	8008224 <_printf_i+0x28>
 8008236:	a101      	add	r1, pc, #4	; (adr r1, 800823c <_printf_i+0x40>)
 8008238:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800823c:	08008295 	.word	0x08008295
 8008240:	080082a9 	.word	0x080082a9
 8008244:	08008225 	.word	0x08008225
 8008248:	08008225 	.word	0x08008225
 800824c:	08008225 	.word	0x08008225
 8008250:	08008225 	.word	0x08008225
 8008254:	080082a9 	.word	0x080082a9
 8008258:	08008225 	.word	0x08008225
 800825c:	08008225 	.word	0x08008225
 8008260:	08008225 	.word	0x08008225
 8008264:	08008225 	.word	0x08008225
 8008268:	080083b5 	.word	0x080083b5
 800826c:	080082d9 	.word	0x080082d9
 8008270:	08008397 	.word	0x08008397
 8008274:	08008225 	.word	0x08008225
 8008278:	08008225 	.word	0x08008225
 800827c:	080083d7 	.word	0x080083d7
 8008280:	08008225 	.word	0x08008225
 8008284:	080082d9 	.word	0x080082d9
 8008288:	08008225 	.word	0x08008225
 800828c:	08008225 	.word	0x08008225
 8008290:	0800839f 	.word	0x0800839f
 8008294:	682b      	ldr	r3, [r5, #0]
 8008296:	1d1a      	adds	r2, r3, #4
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	602a      	str	r2, [r5, #0]
 800829c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082a4:	2301      	movs	r3, #1
 80082a6:	e0a3      	b.n	80083f0 <_printf_i+0x1f4>
 80082a8:	6820      	ldr	r0, [r4, #0]
 80082aa:	6829      	ldr	r1, [r5, #0]
 80082ac:	0606      	lsls	r6, r0, #24
 80082ae:	f101 0304 	add.w	r3, r1, #4
 80082b2:	d50a      	bpl.n	80082ca <_printf_i+0xce>
 80082b4:	680e      	ldr	r6, [r1, #0]
 80082b6:	602b      	str	r3, [r5, #0]
 80082b8:	2e00      	cmp	r6, #0
 80082ba:	da03      	bge.n	80082c4 <_printf_i+0xc8>
 80082bc:	232d      	movs	r3, #45	; 0x2d
 80082be:	4276      	negs	r6, r6
 80082c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082c4:	485e      	ldr	r0, [pc, #376]	; (8008440 <_printf_i+0x244>)
 80082c6:	230a      	movs	r3, #10
 80082c8:	e019      	b.n	80082fe <_printf_i+0x102>
 80082ca:	680e      	ldr	r6, [r1, #0]
 80082cc:	602b      	str	r3, [r5, #0]
 80082ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80082d2:	bf18      	it	ne
 80082d4:	b236      	sxthne	r6, r6
 80082d6:	e7ef      	b.n	80082b8 <_printf_i+0xbc>
 80082d8:	682b      	ldr	r3, [r5, #0]
 80082da:	6820      	ldr	r0, [r4, #0]
 80082dc:	1d19      	adds	r1, r3, #4
 80082de:	6029      	str	r1, [r5, #0]
 80082e0:	0601      	lsls	r1, r0, #24
 80082e2:	d501      	bpl.n	80082e8 <_printf_i+0xec>
 80082e4:	681e      	ldr	r6, [r3, #0]
 80082e6:	e002      	b.n	80082ee <_printf_i+0xf2>
 80082e8:	0646      	lsls	r6, r0, #25
 80082ea:	d5fb      	bpl.n	80082e4 <_printf_i+0xe8>
 80082ec:	881e      	ldrh	r6, [r3, #0]
 80082ee:	4854      	ldr	r0, [pc, #336]	; (8008440 <_printf_i+0x244>)
 80082f0:	2f6f      	cmp	r7, #111	; 0x6f
 80082f2:	bf0c      	ite	eq
 80082f4:	2308      	moveq	r3, #8
 80082f6:	230a      	movne	r3, #10
 80082f8:	2100      	movs	r1, #0
 80082fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082fe:	6865      	ldr	r5, [r4, #4]
 8008300:	60a5      	str	r5, [r4, #8]
 8008302:	2d00      	cmp	r5, #0
 8008304:	bfa2      	ittt	ge
 8008306:	6821      	ldrge	r1, [r4, #0]
 8008308:	f021 0104 	bicge.w	r1, r1, #4
 800830c:	6021      	strge	r1, [r4, #0]
 800830e:	b90e      	cbnz	r6, 8008314 <_printf_i+0x118>
 8008310:	2d00      	cmp	r5, #0
 8008312:	d04d      	beq.n	80083b0 <_printf_i+0x1b4>
 8008314:	4615      	mov	r5, r2
 8008316:	fbb6 f1f3 	udiv	r1, r6, r3
 800831a:	fb03 6711 	mls	r7, r3, r1, r6
 800831e:	5dc7      	ldrb	r7, [r0, r7]
 8008320:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008324:	4637      	mov	r7, r6
 8008326:	42bb      	cmp	r3, r7
 8008328:	460e      	mov	r6, r1
 800832a:	d9f4      	bls.n	8008316 <_printf_i+0x11a>
 800832c:	2b08      	cmp	r3, #8
 800832e:	d10b      	bne.n	8008348 <_printf_i+0x14c>
 8008330:	6823      	ldr	r3, [r4, #0]
 8008332:	07de      	lsls	r6, r3, #31
 8008334:	d508      	bpl.n	8008348 <_printf_i+0x14c>
 8008336:	6923      	ldr	r3, [r4, #16]
 8008338:	6861      	ldr	r1, [r4, #4]
 800833a:	4299      	cmp	r1, r3
 800833c:	bfde      	ittt	le
 800833e:	2330      	movle	r3, #48	; 0x30
 8008340:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008344:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008348:	1b52      	subs	r2, r2, r5
 800834a:	6122      	str	r2, [r4, #16]
 800834c:	f8cd a000 	str.w	sl, [sp]
 8008350:	464b      	mov	r3, r9
 8008352:	aa03      	add	r2, sp, #12
 8008354:	4621      	mov	r1, r4
 8008356:	4640      	mov	r0, r8
 8008358:	f7ff fee2 	bl	8008120 <_printf_common>
 800835c:	3001      	adds	r0, #1
 800835e:	d14c      	bne.n	80083fa <_printf_i+0x1fe>
 8008360:	f04f 30ff 	mov.w	r0, #4294967295
 8008364:	b004      	add	sp, #16
 8008366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800836a:	4835      	ldr	r0, [pc, #212]	; (8008440 <_printf_i+0x244>)
 800836c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008370:	6829      	ldr	r1, [r5, #0]
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	f851 6b04 	ldr.w	r6, [r1], #4
 8008378:	6029      	str	r1, [r5, #0]
 800837a:	061d      	lsls	r5, r3, #24
 800837c:	d514      	bpl.n	80083a8 <_printf_i+0x1ac>
 800837e:	07df      	lsls	r7, r3, #31
 8008380:	bf44      	itt	mi
 8008382:	f043 0320 	orrmi.w	r3, r3, #32
 8008386:	6023      	strmi	r3, [r4, #0]
 8008388:	b91e      	cbnz	r6, 8008392 <_printf_i+0x196>
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	f023 0320 	bic.w	r3, r3, #32
 8008390:	6023      	str	r3, [r4, #0]
 8008392:	2310      	movs	r3, #16
 8008394:	e7b0      	b.n	80082f8 <_printf_i+0xfc>
 8008396:	6823      	ldr	r3, [r4, #0]
 8008398:	f043 0320 	orr.w	r3, r3, #32
 800839c:	6023      	str	r3, [r4, #0]
 800839e:	2378      	movs	r3, #120	; 0x78
 80083a0:	4828      	ldr	r0, [pc, #160]	; (8008444 <_printf_i+0x248>)
 80083a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80083a6:	e7e3      	b.n	8008370 <_printf_i+0x174>
 80083a8:	0659      	lsls	r1, r3, #25
 80083aa:	bf48      	it	mi
 80083ac:	b2b6      	uxthmi	r6, r6
 80083ae:	e7e6      	b.n	800837e <_printf_i+0x182>
 80083b0:	4615      	mov	r5, r2
 80083b2:	e7bb      	b.n	800832c <_printf_i+0x130>
 80083b4:	682b      	ldr	r3, [r5, #0]
 80083b6:	6826      	ldr	r6, [r4, #0]
 80083b8:	6961      	ldr	r1, [r4, #20]
 80083ba:	1d18      	adds	r0, r3, #4
 80083bc:	6028      	str	r0, [r5, #0]
 80083be:	0635      	lsls	r5, r6, #24
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	d501      	bpl.n	80083c8 <_printf_i+0x1cc>
 80083c4:	6019      	str	r1, [r3, #0]
 80083c6:	e002      	b.n	80083ce <_printf_i+0x1d2>
 80083c8:	0670      	lsls	r0, r6, #25
 80083ca:	d5fb      	bpl.n	80083c4 <_printf_i+0x1c8>
 80083cc:	8019      	strh	r1, [r3, #0]
 80083ce:	2300      	movs	r3, #0
 80083d0:	6123      	str	r3, [r4, #16]
 80083d2:	4615      	mov	r5, r2
 80083d4:	e7ba      	b.n	800834c <_printf_i+0x150>
 80083d6:	682b      	ldr	r3, [r5, #0]
 80083d8:	1d1a      	adds	r2, r3, #4
 80083da:	602a      	str	r2, [r5, #0]
 80083dc:	681d      	ldr	r5, [r3, #0]
 80083de:	6862      	ldr	r2, [r4, #4]
 80083e0:	2100      	movs	r1, #0
 80083e2:	4628      	mov	r0, r5
 80083e4:	f7f7 ff24 	bl	8000230 <memchr>
 80083e8:	b108      	cbz	r0, 80083ee <_printf_i+0x1f2>
 80083ea:	1b40      	subs	r0, r0, r5
 80083ec:	6060      	str	r0, [r4, #4]
 80083ee:	6863      	ldr	r3, [r4, #4]
 80083f0:	6123      	str	r3, [r4, #16]
 80083f2:	2300      	movs	r3, #0
 80083f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083f8:	e7a8      	b.n	800834c <_printf_i+0x150>
 80083fa:	6923      	ldr	r3, [r4, #16]
 80083fc:	462a      	mov	r2, r5
 80083fe:	4649      	mov	r1, r9
 8008400:	4640      	mov	r0, r8
 8008402:	47d0      	blx	sl
 8008404:	3001      	adds	r0, #1
 8008406:	d0ab      	beq.n	8008360 <_printf_i+0x164>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	079b      	lsls	r3, r3, #30
 800840c:	d413      	bmi.n	8008436 <_printf_i+0x23a>
 800840e:	68e0      	ldr	r0, [r4, #12]
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	4298      	cmp	r0, r3
 8008414:	bfb8      	it	lt
 8008416:	4618      	movlt	r0, r3
 8008418:	e7a4      	b.n	8008364 <_printf_i+0x168>
 800841a:	2301      	movs	r3, #1
 800841c:	4632      	mov	r2, r6
 800841e:	4649      	mov	r1, r9
 8008420:	4640      	mov	r0, r8
 8008422:	47d0      	blx	sl
 8008424:	3001      	adds	r0, #1
 8008426:	d09b      	beq.n	8008360 <_printf_i+0x164>
 8008428:	3501      	adds	r5, #1
 800842a:	68e3      	ldr	r3, [r4, #12]
 800842c:	9903      	ldr	r1, [sp, #12]
 800842e:	1a5b      	subs	r3, r3, r1
 8008430:	42ab      	cmp	r3, r5
 8008432:	dcf2      	bgt.n	800841a <_printf_i+0x21e>
 8008434:	e7eb      	b.n	800840e <_printf_i+0x212>
 8008436:	2500      	movs	r5, #0
 8008438:	f104 0619 	add.w	r6, r4, #25
 800843c:	e7f5      	b.n	800842a <_printf_i+0x22e>
 800843e:	bf00      	nop
 8008440:	0800c4c6 	.word	0x0800c4c6
 8008444:	0800c4d7 	.word	0x0800c4d7

08008448 <_scanf_float>:
 8008448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800844c:	b087      	sub	sp, #28
 800844e:	4617      	mov	r7, r2
 8008450:	9303      	str	r3, [sp, #12]
 8008452:	688b      	ldr	r3, [r1, #8]
 8008454:	1e5a      	subs	r2, r3, #1
 8008456:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800845a:	bf83      	ittte	hi
 800845c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008460:	195b      	addhi	r3, r3, r5
 8008462:	9302      	strhi	r3, [sp, #8]
 8008464:	2300      	movls	r3, #0
 8008466:	bf86      	itte	hi
 8008468:	f240 135d 	movwhi	r3, #349	; 0x15d
 800846c:	608b      	strhi	r3, [r1, #8]
 800846e:	9302      	strls	r3, [sp, #8]
 8008470:	680b      	ldr	r3, [r1, #0]
 8008472:	468b      	mov	fp, r1
 8008474:	2500      	movs	r5, #0
 8008476:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800847a:	f84b 3b1c 	str.w	r3, [fp], #28
 800847e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008482:	4680      	mov	r8, r0
 8008484:	460c      	mov	r4, r1
 8008486:	465e      	mov	r6, fp
 8008488:	46aa      	mov	sl, r5
 800848a:	46a9      	mov	r9, r5
 800848c:	9501      	str	r5, [sp, #4]
 800848e:	68a2      	ldr	r2, [r4, #8]
 8008490:	b152      	cbz	r2, 80084a8 <_scanf_float+0x60>
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	2b4e      	cmp	r3, #78	; 0x4e
 8008498:	d864      	bhi.n	8008564 <_scanf_float+0x11c>
 800849a:	2b40      	cmp	r3, #64	; 0x40
 800849c:	d83c      	bhi.n	8008518 <_scanf_float+0xd0>
 800849e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80084a2:	b2c8      	uxtb	r0, r1
 80084a4:	280e      	cmp	r0, #14
 80084a6:	d93a      	bls.n	800851e <_scanf_float+0xd6>
 80084a8:	f1b9 0f00 	cmp.w	r9, #0
 80084ac:	d003      	beq.n	80084b6 <_scanf_float+0x6e>
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084b4:	6023      	str	r3, [r4, #0]
 80084b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084ba:	f1ba 0f01 	cmp.w	sl, #1
 80084be:	f200 8113 	bhi.w	80086e8 <_scanf_float+0x2a0>
 80084c2:	455e      	cmp	r6, fp
 80084c4:	f200 8105 	bhi.w	80086d2 <_scanf_float+0x28a>
 80084c8:	2501      	movs	r5, #1
 80084ca:	4628      	mov	r0, r5
 80084cc:	b007      	add	sp, #28
 80084ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80084d6:	2a0d      	cmp	r2, #13
 80084d8:	d8e6      	bhi.n	80084a8 <_scanf_float+0x60>
 80084da:	a101      	add	r1, pc, #4	; (adr r1, 80084e0 <_scanf_float+0x98>)
 80084dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80084e0:	0800861f 	.word	0x0800861f
 80084e4:	080084a9 	.word	0x080084a9
 80084e8:	080084a9 	.word	0x080084a9
 80084ec:	080084a9 	.word	0x080084a9
 80084f0:	0800867f 	.word	0x0800867f
 80084f4:	08008657 	.word	0x08008657
 80084f8:	080084a9 	.word	0x080084a9
 80084fc:	080084a9 	.word	0x080084a9
 8008500:	0800862d 	.word	0x0800862d
 8008504:	080084a9 	.word	0x080084a9
 8008508:	080084a9 	.word	0x080084a9
 800850c:	080084a9 	.word	0x080084a9
 8008510:	080084a9 	.word	0x080084a9
 8008514:	080085e5 	.word	0x080085e5
 8008518:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800851c:	e7db      	b.n	80084d6 <_scanf_float+0x8e>
 800851e:	290e      	cmp	r1, #14
 8008520:	d8c2      	bhi.n	80084a8 <_scanf_float+0x60>
 8008522:	a001      	add	r0, pc, #4	; (adr r0, 8008528 <_scanf_float+0xe0>)
 8008524:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008528:	080085d7 	.word	0x080085d7
 800852c:	080084a9 	.word	0x080084a9
 8008530:	080085d7 	.word	0x080085d7
 8008534:	0800866b 	.word	0x0800866b
 8008538:	080084a9 	.word	0x080084a9
 800853c:	08008585 	.word	0x08008585
 8008540:	080085c1 	.word	0x080085c1
 8008544:	080085c1 	.word	0x080085c1
 8008548:	080085c1 	.word	0x080085c1
 800854c:	080085c1 	.word	0x080085c1
 8008550:	080085c1 	.word	0x080085c1
 8008554:	080085c1 	.word	0x080085c1
 8008558:	080085c1 	.word	0x080085c1
 800855c:	080085c1 	.word	0x080085c1
 8008560:	080085c1 	.word	0x080085c1
 8008564:	2b6e      	cmp	r3, #110	; 0x6e
 8008566:	d809      	bhi.n	800857c <_scanf_float+0x134>
 8008568:	2b60      	cmp	r3, #96	; 0x60
 800856a:	d8b2      	bhi.n	80084d2 <_scanf_float+0x8a>
 800856c:	2b54      	cmp	r3, #84	; 0x54
 800856e:	d077      	beq.n	8008660 <_scanf_float+0x218>
 8008570:	2b59      	cmp	r3, #89	; 0x59
 8008572:	d199      	bne.n	80084a8 <_scanf_float+0x60>
 8008574:	2d07      	cmp	r5, #7
 8008576:	d197      	bne.n	80084a8 <_scanf_float+0x60>
 8008578:	2508      	movs	r5, #8
 800857a:	e029      	b.n	80085d0 <_scanf_float+0x188>
 800857c:	2b74      	cmp	r3, #116	; 0x74
 800857e:	d06f      	beq.n	8008660 <_scanf_float+0x218>
 8008580:	2b79      	cmp	r3, #121	; 0x79
 8008582:	e7f6      	b.n	8008572 <_scanf_float+0x12a>
 8008584:	6821      	ldr	r1, [r4, #0]
 8008586:	05c8      	lsls	r0, r1, #23
 8008588:	d51a      	bpl.n	80085c0 <_scanf_float+0x178>
 800858a:	9b02      	ldr	r3, [sp, #8]
 800858c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008590:	6021      	str	r1, [r4, #0]
 8008592:	f109 0901 	add.w	r9, r9, #1
 8008596:	b11b      	cbz	r3, 80085a0 <_scanf_float+0x158>
 8008598:	3b01      	subs	r3, #1
 800859a:	3201      	adds	r2, #1
 800859c:	9302      	str	r3, [sp, #8]
 800859e:	60a2      	str	r2, [r4, #8]
 80085a0:	68a3      	ldr	r3, [r4, #8]
 80085a2:	3b01      	subs	r3, #1
 80085a4:	60a3      	str	r3, [r4, #8]
 80085a6:	6923      	ldr	r3, [r4, #16]
 80085a8:	3301      	adds	r3, #1
 80085aa:	6123      	str	r3, [r4, #16]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	3b01      	subs	r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	607b      	str	r3, [r7, #4]
 80085b4:	f340 8084 	ble.w	80086c0 <_scanf_float+0x278>
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	3301      	adds	r3, #1
 80085bc:	603b      	str	r3, [r7, #0]
 80085be:	e766      	b.n	800848e <_scanf_float+0x46>
 80085c0:	eb1a 0f05 	cmn.w	sl, r5
 80085c4:	f47f af70 	bne.w	80084a8 <_scanf_float+0x60>
 80085c8:	6822      	ldr	r2, [r4, #0]
 80085ca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80085ce:	6022      	str	r2, [r4, #0]
 80085d0:	f806 3b01 	strb.w	r3, [r6], #1
 80085d4:	e7e4      	b.n	80085a0 <_scanf_float+0x158>
 80085d6:	6822      	ldr	r2, [r4, #0]
 80085d8:	0610      	lsls	r0, r2, #24
 80085da:	f57f af65 	bpl.w	80084a8 <_scanf_float+0x60>
 80085de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80085e2:	e7f4      	b.n	80085ce <_scanf_float+0x186>
 80085e4:	f1ba 0f00 	cmp.w	sl, #0
 80085e8:	d10e      	bne.n	8008608 <_scanf_float+0x1c0>
 80085ea:	f1b9 0f00 	cmp.w	r9, #0
 80085ee:	d10e      	bne.n	800860e <_scanf_float+0x1c6>
 80085f0:	6822      	ldr	r2, [r4, #0]
 80085f2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80085f6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80085fa:	d108      	bne.n	800860e <_scanf_float+0x1c6>
 80085fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008600:	6022      	str	r2, [r4, #0]
 8008602:	f04f 0a01 	mov.w	sl, #1
 8008606:	e7e3      	b.n	80085d0 <_scanf_float+0x188>
 8008608:	f1ba 0f02 	cmp.w	sl, #2
 800860c:	d055      	beq.n	80086ba <_scanf_float+0x272>
 800860e:	2d01      	cmp	r5, #1
 8008610:	d002      	beq.n	8008618 <_scanf_float+0x1d0>
 8008612:	2d04      	cmp	r5, #4
 8008614:	f47f af48 	bne.w	80084a8 <_scanf_float+0x60>
 8008618:	3501      	adds	r5, #1
 800861a:	b2ed      	uxtb	r5, r5
 800861c:	e7d8      	b.n	80085d0 <_scanf_float+0x188>
 800861e:	f1ba 0f01 	cmp.w	sl, #1
 8008622:	f47f af41 	bne.w	80084a8 <_scanf_float+0x60>
 8008626:	f04f 0a02 	mov.w	sl, #2
 800862a:	e7d1      	b.n	80085d0 <_scanf_float+0x188>
 800862c:	b97d      	cbnz	r5, 800864e <_scanf_float+0x206>
 800862e:	f1b9 0f00 	cmp.w	r9, #0
 8008632:	f47f af3c 	bne.w	80084ae <_scanf_float+0x66>
 8008636:	6822      	ldr	r2, [r4, #0]
 8008638:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800863c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008640:	f47f af39 	bne.w	80084b6 <_scanf_float+0x6e>
 8008644:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008648:	6022      	str	r2, [r4, #0]
 800864a:	2501      	movs	r5, #1
 800864c:	e7c0      	b.n	80085d0 <_scanf_float+0x188>
 800864e:	2d03      	cmp	r5, #3
 8008650:	d0e2      	beq.n	8008618 <_scanf_float+0x1d0>
 8008652:	2d05      	cmp	r5, #5
 8008654:	e7de      	b.n	8008614 <_scanf_float+0x1cc>
 8008656:	2d02      	cmp	r5, #2
 8008658:	f47f af26 	bne.w	80084a8 <_scanf_float+0x60>
 800865c:	2503      	movs	r5, #3
 800865e:	e7b7      	b.n	80085d0 <_scanf_float+0x188>
 8008660:	2d06      	cmp	r5, #6
 8008662:	f47f af21 	bne.w	80084a8 <_scanf_float+0x60>
 8008666:	2507      	movs	r5, #7
 8008668:	e7b2      	b.n	80085d0 <_scanf_float+0x188>
 800866a:	6822      	ldr	r2, [r4, #0]
 800866c:	0591      	lsls	r1, r2, #22
 800866e:	f57f af1b 	bpl.w	80084a8 <_scanf_float+0x60>
 8008672:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008676:	6022      	str	r2, [r4, #0]
 8008678:	f8cd 9004 	str.w	r9, [sp, #4]
 800867c:	e7a8      	b.n	80085d0 <_scanf_float+0x188>
 800867e:	6822      	ldr	r2, [r4, #0]
 8008680:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008684:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008688:	d006      	beq.n	8008698 <_scanf_float+0x250>
 800868a:	0550      	lsls	r0, r2, #21
 800868c:	f57f af0c 	bpl.w	80084a8 <_scanf_float+0x60>
 8008690:	f1b9 0f00 	cmp.w	r9, #0
 8008694:	f43f af0f 	beq.w	80084b6 <_scanf_float+0x6e>
 8008698:	0591      	lsls	r1, r2, #22
 800869a:	bf58      	it	pl
 800869c:	9901      	ldrpl	r1, [sp, #4]
 800869e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80086a2:	bf58      	it	pl
 80086a4:	eba9 0101 	subpl.w	r1, r9, r1
 80086a8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80086ac:	bf58      	it	pl
 80086ae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80086b2:	6022      	str	r2, [r4, #0]
 80086b4:	f04f 0900 	mov.w	r9, #0
 80086b8:	e78a      	b.n	80085d0 <_scanf_float+0x188>
 80086ba:	f04f 0a03 	mov.w	sl, #3
 80086be:	e787      	b.n	80085d0 <_scanf_float+0x188>
 80086c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80086c4:	4639      	mov	r1, r7
 80086c6:	4640      	mov	r0, r8
 80086c8:	4798      	blx	r3
 80086ca:	2800      	cmp	r0, #0
 80086cc:	f43f aedf 	beq.w	800848e <_scanf_float+0x46>
 80086d0:	e6ea      	b.n	80084a8 <_scanf_float+0x60>
 80086d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80086d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80086da:	463a      	mov	r2, r7
 80086dc:	4640      	mov	r0, r8
 80086de:	4798      	blx	r3
 80086e0:	6923      	ldr	r3, [r4, #16]
 80086e2:	3b01      	subs	r3, #1
 80086e4:	6123      	str	r3, [r4, #16]
 80086e6:	e6ec      	b.n	80084c2 <_scanf_float+0x7a>
 80086e8:	1e6b      	subs	r3, r5, #1
 80086ea:	2b06      	cmp	r3, #6
 80086ec:	d825      	bhi.n	800873a <_scanf_float+0x2f2>
 80086ee:	2d02      	cmp	r5, #2
 80086f0:	d836      	bhi.n	8008760 <_scanf_float+0x318>
 80086f2:	455e      	cmp	r6, fp
 80086f4:	f67f aee8 	bls.w	80084c8 <_scanf_float+0x80>
 80086f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80086fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008700:	463a      	mov	r2, r7
 8008702:	4640      	mov	r0, r8
 8008704:	4798      	blx	r3
 8008706:	6923      	ldr	r3, [r4, #16]
 8008708:	3b01      	subs	r3, #1
 800870a:	6123      	str	r3, [r4, #16]
 800870c:	e7f1      	b.n	80086f2 <_scanf_float+0x2aa>
 800870e:	9802      	ldr	r0, [sp, #8]
 8008710:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008714:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008718:	9002      	str	r0, [sp, #8]
 800871a:	463a      	mov	r2, r7
 800871c:	4640      	mov	r0, r8
 800871e:	4798      	blx	r3
 8008720:	6923      	ldr	r3, [r4, #16]
 8008722:	3b01      	subs	r3, #1
 8008724:	6123      	str	r3, [r4, #16]
 8008726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800872a:	fa5f fa8a 	uxtb.w	sl, sl
 800872e:	f1ba 0f02 	cmp.w	sl, #2
 8008732:	d1ec      	bne.n	800870e <_scanf_float+0x2c6>
 8008734:	3d03      	subs	r5, #3
 8008736:	b2ed      	uxtb	r5, r5
 8008738:	1b76      	subs	r6, r6, r5
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	05da      	lsls	r2, r3, #23
 800873e:	d52f      	bpl.n	80087a0 <_scanf_float+0x358>
 8008740:	055b      	lsls	r3, r3, #21
 8008742:	d510      	bpl.n	8008766 <_scanf_float+0x31e>
 8008744:	455e      	cmp	r6, fp
 8008746:	f67f aebf 	bls.w	80084c8 <_scanf_float+0x80>
 800874a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800874e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008752:	463a      	mov	r2, r7
 8008754:	4640      	mov	r0, r8
 8008756:	4798      	blx	r3
 8008758:	6923      	ldr	r3, [r4, #16]
 800875a:	3b01      	subs	r3, #1
 800875c:	6123      	str	r3, [r4, #16]
 800875e:	e7f1      	b.n	8008744 <_scanf_float+0x2fc>
 8008760:	46aa      	mov	sl, r5
 8008762:	9602      	str	r6, [sp, #8]
 8008764:	e7df      	b.n	8008726 <_scanf_float+0x2de>
 8008766:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800876a:	6923      	ldr	r3, [r4, #16]
 800876c:	2965      	cmp	r1, #101	; 0x65
 800876e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008772:	f106 35ff 	add.w	r5, r6, #4294967295
 8008776:	6123      	str	r3, [r4, #16]
 8008778:	d00c      	beq.n	8008794 <_scanf_float+0x34c>
 800877a:	2945      	cmp	r1, #69	; 0x45
 800877c:	d00a      	beq.n	8008794 <_scanf_float+0x34c>
 800877e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008782:	463a      	mov	r2, r7
 8008784:	4640      	mov	r0, r8
 8008786:	4798      	blx	r3
 8008788:	6923      	ldr	r3, [r4, #16]
 800878a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800878e:	3b01      	subs	r3, #1
 8008790:	1eb5      	subs	r5, r6, #2
 8008792:	6123      	str	r3, [r4, #16]
 8008794:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008798:	463a      	mov	r2, r7
 800879a:	4640      	mov	r0, r8
 800879c:	4798      	blx	r3
 800879e:	462e      	mov	r6, r5
 80087a0:	6825      	ldr	r5, [r4, #0]
 80087a2:	f015 0510 	ands.w	r5, r5, #16
 80087a6:	d159      	bne.n	800885c <_scanf_float+0x414>
 80087a8:	7035      	strb	r5, [r6, #0]
 80087aa:	6823      	ldr	r3, [r4, #0]
 80087ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80087b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087b4:	d11b      	bne.n	80087ee <_scanf_float+0x3a6>
 80087b6:	9b01      	ldr	r3, [sp, #4]
 80087b8:	454b      	cmp	r3, r9
 80087ba:	eba3 0209 	sub.w	r2, r3, r9
 80087be:	d123      	bne.n	8008808 <_scanf_float+0x3c0>
 80087c0:	2200      	movs	r2, #0
 80087c2:	4659      	mov	r1, fp
 80087c4:	4640      	mov	r0, r8
 80087c6:	f000 fe99 	bl	80094fc <_strtod_r>
 80087ca:	6822      	ldr	r2, [r4, #0]
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	f012 0f02 	tst.w	r2, #2
 80087d2:	ec57 6b10 	vmov	r6, r7, d0
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	d021      	beq.n	800881e <_scanf_float+0x3d6>
 80087da:	9903      	ldr	r1, [sp, #12]
 80087dc:	1d1a      	adds	r2, r3, #4
 80087de:	600a      	str	r2, [r1, #0]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	e9c3 6700 	strd	r6, r7, [r3]
 80087e6:	68e3      	ldr	r3, [r4, #12]
 80087e8:	3301      	adds	r3, #1
 80087ea:	60e3      	str	r3, [r4, #12]
 80087ec:	e66d      	b.n	80084ca <_scanf_float+0x82>
 80087ee:	9b04      	ldr	r3, [sp, #16]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d0e5      	beq.n	80087c0 <_scanf_float+0x378>
 80087f4:	9905      	ldr	r1, [sp, #20]
 80087f6:	230a      	movs	r3, #10
 80087f8:	462a      	mov	r2, r5
 80087fa:	3101      	adds	r1, #1
 80087fc:	4640      	mov	r0, r8
 80087fe:	f000 ff05 	bl	800960c <_strtol_r>
 8008802:	9b04      	ldr	r3, [sp, #16]
 8008804:	9e05      	ldr	r6, [sp, #20]
 8008806:	1ac2      	subs	r2, r0, r3
 8008808:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800880c:	429e      	cmp	r6, r3
 800880e:	bf28      	it	cs
 8008810:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008814:	4912      	ldr	r1, [pc, #72]	; (8008860 <_scanf_float+0x418>)
 8008816:	4630      	mov	r0, r6
 8008818:	f000 f82c 	bl	8008874 <siprintf>
 800881c:	e7d0      	b.n	80087c0 <_scanf_float+0x378>
 800881e:	9903      	ldr	r1, [sp, #12]
 8008820:	f012 0f04 	tst.w	r2, #4
 8008824:	f103 0204 	add.w	r2, r3, #4
 8008828:	600a      	str	r2, [r1, #0]
 800882a:	d1d9      	bne.n	80087e0 <_scanf_float+0x398>
 800882c:	f8d3 8000 	ldr.w	r8, [r3]
 8008830:	ee10 2a10 	vmov	r2, s0
 8008834:	ee10 0a10 	vmov	r0, s0
 8008838:	463b      	mov	r3, r7
 800883a:	4639      	mov	r1, r7
 800883c:	f7f8 f99e 	bl	8000b7c <__aeabi_dcmpun>
 8008840:	b128      	cbz	r0, 800884e <_scanf_float+0x406>
 8008842:	4808      	ldr	r0, [pc, #32]	; (8008864 <_scanf_float+0x41c>)
 8008844:	f000 f810 	bl	8008868 <nanf>
 8008848:	ed88 0a00 	vstr	s0, [r8]
 800884c:	e7cb      	b.n	80087e6 <_scanf_float+0x39e>
 800884e:	4630      	mov	r0, r6
 8008850:	4639      	mov	r1, r7
 8008852:	f7f8 f9f1 	bl	8000c38 <__aeabi_d2f>
 8008856:	f8c8 0000 	str.w	r0, [r8]
 800885a:	e7c4      	b.n	80087e6 <_scanf_float+0x39e>
 800885c:	2500      	movs	r5, #0
 800885e:	e634      	b.n	80084ca <_scanf_float+0x82>
 8008860:	0800c4e8 	.word	0x0800c4e8
 8008864:	0800c8f0 	.word	0x0800c8f0

08008868 <nanf>:
 8008868:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008870 <nanf+0x8>
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	7fc00000 	.word	0x7fc00000

08008874 <siprintf>:
 8008874:	b40e      	push	{r1, r2, r3}
 8008876:	b500      	push	{lr}
 8008878:	b09c      	sub	sp, #112	; 0x70
 800887a:	ab1d      	add	r3, sp, #116	; 0x74
 800887c:	9002      	str	r0, [sp, #8]
 800887e:	9006      	str	r0, [sp, #24]
 8008880:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008884:	4809      	ldr	r0, [pc, #36]	; (80088ac <siprintf+0x38>)
 8008886:	9107      	str	r1, [sp, #28]
 8008888:	9104      	str	r1, [sp, #16]
 800888a:	4909      	ldr	r1, [pc, #36]	; (80088b0 <siprintf+0x3c>)
 800888c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008890:	9105      	str	r1, [sp, #20]
 8008892:	6800      	ldr	r0, [r0, #0]
 8008894:	9301      	str	r3, [sp, #4]
 8008896:	a902      	add	r1, sp, #8
 8008898:	f002 fee4 	bl	800b664 <_svfiprintf_r>
 800889c:	9b02      	ldr	r3, [sp, #8]
 800889e:	2200      	movs	r2, #0
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	b01c      	add	sp, #112	; 0x70
 80088a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80088a8:	b003      	add	sp, #12
 80088aa:	4770      	bx	lr
 80088ac:	2000000c 	.word	0x2000000c
 80088b0:	ffff0208 	.word	0xffff0208

080088b4 <sulp>:
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	4604      	mov	r4, r0
 80088b8:	460d      	mov	r5, r1
 80088ba:	ec45 4b10 	vmov	d0, r4, r5
 80088be:	4616      	mov	r6, r2
 80088c0:	f002 fc2e 	bl	800b120 <__ulp>
 80088c4:	ec51 0b10 	vmov	r0, r1, d0
 80088c8:	b17e      	cbz	r6, 80088ea <sulp+0x36>
 80088ca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80088ce:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	dd09      	ble.n	80088ea <sulp+0x36>
 80088d6:	051b      	lsls	r3, r3, #20
 80088d8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80088dc:	2400      	movs	r4, #0
 80088de:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80088e2:	4622      	mov	r2, r4
 80088e4:	462b      	mov	r3, r5
 80088e6:	f7f7 feaf 	bl	8000648 <__aeabi_dmul>
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	0000      	movs	r0, r0
	...

080088f0 <_strtod_l>:
 80088f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f4:	ed2d 8b02 	vpush	{d8}
 80088f8:	b09d      	sub	sp, #116	; 0x74
 80088fa:	461f      	mov	r7, r3
 80088fc:	2300      	movs	r3, #0
 80088fe:	9318      	str	r3, [sp, #96]	; 0x60
 8008900:	4ba2      	ldr	r3, [pc, #648]	; (8008b8c <_strtod_l+0x29c>)
 8008902:	9213      	str	r2, [sp, #76]	; 0x4c
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	9305      	str	r3, [sp, #20]
 8008908:	4604      	mov	r4, r0
 800890a:	4618      	mov	r0, r3
 800890c:	4688      	mov	r8, r1
 800890e:	f7f7 fc87 	bl	8000220 <strlen>
 8008912:	f04f 0a00 	mov.w	sl, #0
 8008916:	4605      	mov	r5, r0
 8008918:	f04f 0b00 	mov.w	fp, #0
 800891c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008920:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008922:	781a      	ldrb	r2, [r3, #0]
 8008924:	2a2b      	cmp	r2, #43	; 0x2b
 8008926:	d04e      	beq.n	80089c6 <_strtod_l+0xd6>
 8008928:	d83b      	bhi.n	80089a2 <_strtod_l+0xb2>
 800892a:	2a0d      	cmp	r2, #13
 800892c:	d834      	bhi.n	8008998 <_strtod_l+0xa8>
 800892e:	2a08      	cmp	r2, #8
 8008930:	d834      	bhi.n	800899c <_strtod_l+0xac>
 8008932:	2a00      	cmp	r2, #0
 8008934:	d03e      	beq.n	80089b4 <_strtod_l+0xc4>
 8008936:	2300      	movs	r3, #0
 8008938:	930a      	str	r3, [sp, #40]	; 0x28
 800893a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800893c:	7833      	ldrb	r3, [r6, #0]
 800893e:	2b30      	cmp	r3, #48	; 0x30
 8008940:	f040 80b0 	bne.w	8008aa4 <_strtod_l+0x1b4>
 8008944:	7873      	ldrb	r3, [r6, #1]
 8008946:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800894a:	2b58      	cmp	r3, #88	; 0x58
 800894c:	d168      	bne.n	8008a20 <_strtod_l+0x130>
 800894e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008950:	9301      	str	r3, [sp, #4]
 8008952:	ab18      	add	r3, sp, #96	; 0x60
 8008954:	9702      	str	r7, [sp, #8]
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	4a8d      	ldr	r2, [pc, #564]	; (8008b90 <_strtod_l+0x2a0>)
 800895a:	ab19      	add	r3, sp, #100	; 0x64
 800895c:	a917      	add	r1, sp, #92	; 0x5c
 800895e:	4620      	mov	r0, r4
 8008960:	f001 fd38 	bl	800a3d4 <__gethex>
 8008964:	f010 0707 	ands.w	r7, r0, #7
 8008968:	4605      	mov	r5, r0
 800896a:	d005      	beq.n	8008978 <_strtod_l+0x88>
 800896c:	2f06      	cmp	r7, #6
 800896e:	d12c      	bne.n	80089ca <_strtod_l+0xda>
 8008970:	3601      	adds	r6, #1
 8008972:	2300      	movs	r3, #0
 8008974:	9617      	str	r6, [sp, #92]	; 0x5c
 8008976:	930a      	str	r3, [sp, #40]	; 0x28
 8008978:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800897a:	2b00      	cmp	r3, #0
 800897c:	f040 8590 	bne.w	80094a0 <_strtod_l+0xbb0>
 8008980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008982:	b1eb      	cbz	r3, 80089c0 <_strtod_l+0xd0>
 8008984:	4652      	mov	r2, sl
 8008986:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800898a:	ec43 2b10 	vmov	d0, r2, r3
 800898e:	b01d      	add	sp, #116	; 0x74
 8008990:	ecbd 8b02 	vpop	{d8}
 8008994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008998:	2a20      	cmp	r2, #32
 800899a:	d1cc      	bne.n	8008936 <_strtod_l+0x46>
 800899c:	3301      	adds	r3, #1
 800899e:	9317      	str	r3, [sp, #92]	; 0x5c
 80089a0:	e7be      	b.n	8008920 <_strtod_l+0x30>
 80089a2:	2a2d      	cmp	r2, #45	; 0x2d
 80089a4:	d1c7      	bne.n	8008936 <_strtod_l+0x46>
 80089a6:	2201      	movs	r2, #1
 80089a8:	920a      	str	r2, [sp, #40]	; 0x28
 80089aa:	1c5a      	adds	r2, r3, #1
 80089ac:	9217      	str	r2, [sp, #92]	; 0x5c
 80089ae:	785b      	ldrb	r3, [r3, #1]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1c2      	bne.n	800893a <_strtod_l+0x4a>
 80089b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80089b6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f040 856e 	bne.w	800949c <_strtod_l+0xbac>
 80089c0:	4652      	mov	r2, sl
 80089c2:	465b      	mov	r3, fp
 80089c4:	e7e1      	b.n	800898a <_strtod_l+0x9a>
 80089c6:	2200      	movs	r2, #0
 80089c8:	e7ee      	b.n	80089a8 <_strtod_l+0xb8>
 80089ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80089cc:	b13a      	cbz	r2, 80089de <_strtod_l+0xee>
 80089ce:	2135      	movs	r1, #53	; 0x35
 80089d0:	a81a      	add	r0, sp, #104	; 0x68
 80089d2:	f002 fcb0 	bl	800b336 <__copybits>
 80089d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80089d8:	4620      	mov	r0, r4
 80089da:	f002 f86f 	bl	800aabc <_Bfree>
 80089de:	3f01      	subs	r7, #1
 80089e0:	2f04      	cmp	r7, #4
 80089e2:	d806      	bhi.n	80089f2 <_strtod_l+0x102>
 80089e4:	e8df f007 	tbb	[pc, r7]
 80089e8:	1714030a 	.word	0x1714030a
 80089ec:	0a          	.byte	0x0a
 80089ed:	00          	.byte	0x00
 80089ee:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80089f2:	0728      	lsls	r0, r5, #28
 80089f4:	d5c0      	bpl.n	8008978 <_strtod_l+0x88>
 80089f6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80089fa:	e7bd      	b.n	8008978 <_strtod_l+0x88>
 80089fc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008a00:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008a02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008a06:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008a0a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008a0e:	e7f0      	b.n	80089f2 <_strtod_l+0x102>
 8008a10:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008b94 <_strtod_l+0x2a4>
 8008a14:	e7ed      	b.n	80089f2 <_strtod_l+0x102>
 8008a16:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008a1a:	f04f 3aff 	mov.w	sl, #4294967295
 8008a1e:	e7e8      	b.n	80089f2 <_strtod_l+0x102>
 8008a20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a22:	1c5a      	adds	r2, r3, #1
 8008a24:	9217      	str	r2, [sp, #92]	; 0x5c
 8008a26:	785b      	ldrb	r3, [r3, #1]
 8008a28:	2b30      	cmp	r3, #48	; 0x30
 8008a2a:	d0f9      	beq.n	8008a20 <_strtod_l+0x130>
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d0a3      	beq.n	8008978 <_strtod_l+0x88>
 8008a30:	2301      	movs	r3, #1
 8008a32:	f04f 0900 	mov.w	r9, #0
 8008a36:	9304      	str	r3, [sp, #16]
 8008a38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a3a:	9308      	str	r3, [sp, #32]
 8008a3c:	f8cd 901c 	str.w	r9, [sp, #28]
 8008a40:	464f      	mov	r7, r9
 8008a42:	220a      	movs	r2, #10
 8008a44:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008a46:	7806      	ldrb	r6, [r0, #0]
 8008a48:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008a4c:	b2d9      	uxtb	r1, r3
 8008a4e:	2909      	cmp	r1, #9
 8008a50:	d92a      	bls.n	8008aa8 <_strtod_l+0x1b8>
 8008a52:	9905      	ldr	r1, [sp, #20]
 8008a54:	462a      	mov	r2, r5
 8008a56:	f002 ff1f 	bl	800b898 <strncmp>
 8008a5a:	b398      	cbz	r0, 8008ac4 <_strtod_l+0x1d4>
 8008a5c:	2000      	movs	r0, #0
 8008a5e:	4632      	mov	r2, r6
 8008a60:	463d      	mov	r5, r7
 8008a62:	9005      	str	r0, [sp, #20]
 8008a64:	4603      	mov	r3, r0
 8008a66:	2a65      	cmp	r2, #101	; 0x65
 8008a68:	d001      	beq.n	8008a6e <_strtod_l+0x17e>
 8008a6a:	2a45      	cmp	r2, #69	; 0x45
 8008a6c:	d118      	bne.n	8008aa0 <_strtod_l+0x1b0>
 8008a6e:	b91d      	cbnz	r5, 8008a78 <_strtod_l+0x188>
 8008a70:	9a04      	ldr	r2, [sp, #16]
 8008a72:	4302      	orrs	r2, r0
 8008a74:	d09e      	beq.n	80089b4 <_strtod_l+0xc4>
 8008a76:	2500      	movs	r5, #0
 8008a78:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008a7c:	f108 0201 	add.w	r2, r8, #1
 8008a80:	9217      	str	r2, [sp, #92]	; 0x5c
 8008a82:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008a86:	2a2b      	cmp	r2, #43	; 0x2b
 8008a88:	d075      	beq.n	8008b76 <_strtod_l+0x286>
 8008a8a:	2a2d      	cmp	r2, #45	; 0x2d
 8008a8c:	d07b      	beq.n	8008b86 <_strtod_l+0x296>
 8008a8e:	f04f 0c00 	mov.w	ip, #0
 8008a92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008a96:	2909      	cmp	r1, #9
 8008a98:	f240 8082 	bls.w	8008ba0 <_strtod_l+0x2b0>
 8008a9c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008aa0:	2600      	movs	r6, #0
 8008aa2:	e09d      	b.n	8008be0 <_strtod_l+0x2f0>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	e7c4      	b.n	8008a32 <_strtod_l+0x142>
 8008aa8:	2f08      	cmp	r7, #8
 8008aaa:	bfd8      	it	le
 8008aac:	9907      	ldrle	r1, [sp, #28]
 8008aae:	f100 0001 	add.w	r0, r0, #1
 8008ab2:	bfda      	itte	le
 8008ab4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ab8:	9307      	strle	r3, [sp, #28]
 8008aba:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008abe:	3701      	adds	r7, #1
 8008ac0:	9017      	str	r0, [sp, #92]	; 0x5c
 8008ac2:	e7bf      	b.n	8008a44 <_strtod_l+0x154>
 8008ac4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ac6:	195a      	adds	r2, r3, r5
 8008ac8:	9217      	str	r2, [sp, #92]	; 0x5c
 8008aca:	5d5a      	ldrb	r2, [r3, r5]
 8008acc:	2f00      	cmp	r7, #0
 8008ace:	d037      	beq.n	8008b40 <_strtod_l+0x250>
 8008ad0:	9005      	str	r0, [sp, #20]
 8008ad2:	463d      	mov	r5, r7
 8008ad4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008ad8:	2b09      	cmp	r3, #9
 8008ada:	d912      	bls.n	8008b02 <_strtod_l+0x212>
 8008adc:	2301      	movs	r3, #1
 8008ade:	e7c2      	b.n	8008a66 <_strtod_l+0x176>
 8008ae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ae2:	1c5a      	adds	r2, r3, #1
 8008ae4:	9217      	str	r2, [sp, #92]	; 0x5c
 8008ae6:	785a      	ldrb	r2, [r3, #1]
 8008ae8:	3001      	adds	r0, #1
 8008aea:	2a30      	cmp	r2, #48	; 0x30
 8008aec:	d0f8      	beq.n	8008ae0 <_strtod_l+0x1f0>
 8008aee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008af2:	2b08      	cmp	r3, #8
 8008af4:	f200 84d9 	bhi.w	80094aa <_strtod_l+0xbba>
 8008af8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008afa:	9005      	str	r0, [sp, #20]
 8008afc:	2000      	movs	r0, #0
 8008afe:	9308      	str	r3, [sp, #32]
 8008b00:	4605      	mov	r5, r0
 8008b02:	3a30      	subs	r2, #48	; 0x30
 8008b04:	f100 0301 	add.w	r3, r0, #1
 8008b08:	d014      	beq.n	8008b34 <_strtod_l+0x244>
 8008b0a:	9905      	ldr	r1, [sp, #20]
 8008b0c:	4419      	add	r1, r3
 8008b0e:	9105      	str	r1, [sp, #20]
 8008b10:	462b      	mov	r3, r5
 8008b12:	eb00 0e05 	add.w	lr, r0, r5
 8008b16:	210a      	movs	r1, #10
 8008b18:	4573      	cmp	r3, lr
 8008b1a:	d113      	bne.n	8008b44 <_strtod_l+0x254>
 8008b1c:	182b      	adds	r3, r5, r0
 8008b1e:	2b08      	cmp	r3, #8
 8008b20:	f105 0501 	add.w	r5, r5, #1
 8008b24:	4405      	add	r5, r0
 8008b26:	dc1c      	bgt.n	8008b62 <_strtod_l+0x272>
 8008b28:	9907      	ldr	r1, [sp, #28]
 8008b2a:	230a      	movs	r3, #10
 8008b2c:	fb03 2301 	mla	r3, r3, r1, r2
 8008b30:	9307      	str	r3, [sp, #28]
 8008b32:	2300      	movs	r3, #0
 8008b34:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008b36:	1c51      	adds	r1, r2, #1
 8008b38:	9117      	str	r1, [sp, #92]	; 0x5c
 8008b3a:	7852      	ldrb	r2, [r2, #1]
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	e7c9      	b.n	8008ad4 <_strtod_l+0x1e4>
 8008b40:	4638      	mov	r0, r7
 8008b42:	e7d2      	b.n	8008aea <_strtod_l+0x1fa>
 8008b44:	2b08      	cmp	r3, #8
 8008b46:	dc04      	bgt.n	8008b52 <_strtod_l+0x262>
 8008b48:	9e07      	ldr	r6, [sp, #28]
 8008b4a:	434e      	muls	r6, r1
 8008b4c:	9607      	str	r6, [sp, #28]
 8008b4e:	3301      	adds	r3, #1
 8008b50:	e7e2      	b.n	8008b18 <_strtod_l+0x228>
 8008b52:	f103 0c01 	add.w	ip, r3, #1
 8008b56:	f1bc 0f10 	cmp.w	ip, #16
 8008b5a:	bfd8      	it	le
 8008b5c:	fb01 f909 	mulle.w	r9, r1, r9
 8008b60:	e7f5      	b.n	8008b4e <_strtod_l+0x25e>
 8008b62:	2d10      	cmp	r5, #16
 8008b64:	bfdc      	itt	le
 8008b66:	230a      	movle	r3, #10
 8008b68:	fb03 2909 	mlale	r9, r3, r9, r2
 8008b6c:	e7e1      	b.n	8008b32 <_strtod_l+0x242>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9305      	str	r3, [sp, #20]
 8008b72:	2301      	movs	r3, #1
 8008b74:	e77c      	b.n	8008a70 <_strtod_l+0x180>
 8008b76:	f04f 0c00 	mov.w	ip, #0
 8008b7a:	f108 0202 	add.w	r2, r8, #2
 8008b7e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b80:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008b84:	e785      	b.n	8008a92 <_strtod_l+0x1a2>
 8008b86:	f04f 0c01 	mov.w	ip, #1
 8008b8a:	e7f6      	b.n	8008b7a <_strtod_l+0x28a>
 8008b8c:	0800c738 	.word	0x0800c738
 8008b90:	0800c4f0 	.word	0x0800c4f0
 8008b94:	7ff00000 	.word	0x7ff00000
 8008b98:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008b9a:	1c51      	adds	r1, r2, #1
 8008b9c:	9117      	str	r1, [sp, #92]	; 0x5c
 8008b9e:	7852      	ldrb	r2, [r2, #1]
 8008ba0:	2a30      	cmp	r2, #48	; 0x30
 8008ba2:	d0f9      	beq.n	8008b98 <_strtod_l+0x2a8>
 8008ba4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008ba8:	2908      	cmp	r1, #8
 8008baa:	f63f af79 	bhi.w	8008aa0 <_strtod_l+0x1b0>
 8008bae:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008bb2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008bb4:	9206      	str	r2, [sp, #24]
 8008bb6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008bb8:	1c51      	adds	r1, r2, #1
 8008bba:	9117      	str	r1, [sp, #92]	; 0x5c
 8008bbc:	7852      	ldrb	r2, [r2, #1]
 8008bbe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008bc2:	2e09      	cmp	r6, #9
 8008bc4:	d937      	bls.n	8008c36 <_strtod_l+0x346>
 8008bc6:	9e06      	ldr	r6, [sp, #24]
 8008bc8:	1b89      	subs	r1, r1, r6
 8008bca:	2908      	cmp	r1, #8
 8008bcc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008bd0:	dc02      	bgt.n	8008bd8 <_strtod_l+0x2e8>
 8008bd2:	4576      	cmp	r6, lr
 8008bd4:	bfa8      	it	ge
 8008bd6:	4676      	movge	r6, lr
 8008bd8:	f1bc 0f00 	cmp.w	ip, #0
 8008bdc:	d000      	beq.n	8008be0 <_strtod_l+0x2f0>
 8008bde:	4276      	negs	r6, r6
 8008be0:	2d00      	cmp	r5, #0
 8008be2:	d14d      	bne.n	8008c80 <_strtod_l+0x390>
 8008be4:	9904      	ldr	r1, [sp, #16]
 8008be6:	4301      	orrs	r1, r0
 8008be8:	f47f aec6 	bne.w	8008978 <_strtod_l+0x88>
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	f47f aee1 	bne.w	80089b4 <_strtod_l+0xc4>
 8008bf2:	2a69      	cmp	r2, #105	; 0x69
 8008bf4:	d027      	beq.n	8008c46 <_strtod_l+0x356>
 8008bf6:	dc24      	bgt.n	8008c42 <_strtod_l+0x352>
 8008bf8:	2a49      	cmp	r2, #73	; 0x49
 8008bfa:	d024      	beq.n	8008c46 <_strtod_l+0x356>
 8008bfc:	2a4e      	cmp	r2, #78	; 0x4e
 8008bfe:	f47f aed9 	bne.w	80089b4 <_strtod_l+0xc4>
 8008c02:	499f      	ldr	r1, [pc, #636]	; (8008e80 <_strtod_l+0x590>)
 8008c04:	a817      	add	r0, sp, #92	; 0x5c
 8008c06:	f001 fe3d 	bl	800a884 <__match>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f43f aed2 	beq.w	80089b4 <_strtod_l+0xc4>
 8008c10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	2b28      	cmp	r3, #40	; 0x28
 8008c16:	d12d      	bne.n	8008c74 <_strtod_l+0x384>
 8008c18:	499a      	ldr	r1, [pc, #616]	; (8008e84 <_strtod_l+0x594>)
 8008c1a:	aa1a      	add	r2, sp, #104	; 0x68
 8008c1c:	a817      	add	r0, sp, #92	; 0x5c
 8008c1e:	f001 fe45 	bl	800a8ac <__hexnan>
 8008c22:	2805      	cmp	r0, #5
 8008c24:	d126      	bne.n	8008c74 <_strtod_l+0x384>
 8008c26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008c28:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008c2c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008c30:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008c34:	e6a0      	b.n	8008978 <_strtod_l+0x88>
 8008c36:	210a      	movs	r1, #10
 8008c38:	fb01 2e0e 	mla	lr, r1, lr, r2
 8008c3c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008c40:	e7b9      	b.n	8008bb6 <_strtod_l+0x2c6>
 8008c42:	2a6e      	cmp	r2, #110	; 0x6e
 8008c44:	e7db      	b.n	8008bfe <_strtod_l+0x30e>
 8008c46:	4990      	ldr	r1, [pc, #576]	; (8008e88 <_strtod_l+0x598>)
 8008c48:	a817      	add	r0, sp, #92	; 0x5c
 8008c4a:	f001 fe1b 	bl	800a884 <__match>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	f43f aeb0 	beq.w	80089b4 <_strtod_l+0xc4>
 8008c54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c56:	498d      	ldr	r1, [pc, #564]	; (8008e8c <_strtod_l+0x59c>)
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	a817      	add	r0, sp, #92	; 0x5c
 8008c5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8008c5e:	f001 fe11 	bl	800a884 <__match>
 8008c62:	b910      	cbnz	r0, 8008c6a <_strtod_l+0x37a>
 8008c64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c66:	3301      	adds	r3, #1
 8008c68:	9317      	str	r3, [sp, #92]	; 0x5c
 8008c6a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008e9c <_strtod_l+0x5ac>
 8008c6e:	f04f 0a00 	mov.w	sl, #0
 8008c72:	e681      	b.n	8008978 <_strtod_l+0x88>
 8008c74:	4886      	ldr	r0, [pc, #536]	; (8008e90 <_strtod_l+0x5a0>)
 8008c76:	f002 fdf7 	bl	800b868 <nan>
 8008c7a:	ec5b ab10 	vmov	sl, fp, d0
 8008c7e:	e67b      	b.n	8008978 <_strtod_l+0x88>
 8008c80:	9b05      	ldr	r3, [sp, #20]
 8008c82:	9807      	ldr	r0, [sp, #28]
 8008c84:	1af3      	subs	r3, r6, r3
 8008c86:	2f00      	cmp	r7, #0
 8008c88:	bf08      	it	eq
 8008c8a:	462f      	moveq	r7, r5
 8008c8c:	2d10      	cmp	r5, #16
 8008c8e:	9306      	str	r3, [sp, #24]
 8008c90:	46a8      	mov	r8, r5
 8008c92:	bfa8      	it	ge
 8008c94:	f04f 0810 	movge.w	r8, #16
 8008c98:	f7f7 fc5c 	bl	8000554 <__aeabi_ui2d>
 8008c9c:	2d09      	cmp	r5, #9
 8008c9e:	4682      	mov	sl, r0
 8008ca0:	468b      	mov	fp, r1
 8008ca2:	dd13      	ble.n	8008ccc <_strtod_l+0x3dc>
 8008ca4:	4b7b      	ldr	r3, [pc, #492]	; (8008e94 <_strtod_l+0x5a4>)
 8008ca6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008caa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008cae:	f7f7 fccb 	bl	8000648 <__aeabi_dmul>
 8008cb2:	4682      	mov	sl, r0
 8008cb4:	4648      	mov	r0, r9
 8008cb6:	468b      	mov	fp, r1
 8008cb8:	f7f7 fc4c 	bl	8000554 <__aeabi_ui2d>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	4650      	mov	r0, sl
 8008cc2:	4659      	mov	r1, fp
 8008cc4:	f7f7 fb0a 	bl	80002dc <__adddf3>
 8008cc8:	4682      	mov	sl, r0
 8008cca:	468b      	mov	fp, r1
 8008ccc:	2d0f      	cmp	r5, #15
 8008cce:	dc38      	bgt.n	8008d42 <_strtod_l+0x452>
 8008cd0:	9b06      	ldr	r3, [sp, #24]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f43f ae50 	beq.w	8008978 <_strtod_l+0x88>
 8008cd8:	dd24      	ble.n	8008d24 <_strtod_l+0x434>
 8008cda:	2b16      	cmp	r3, #22
 8008cdc:	dc0b      	bgt.n	8008cf6 <_strtod_l+0x406>
 8008cde:	496d      	ldr	r1, [pc, #436]	; (8008e94 <_strtod_l+0x5a4>)
 8008ce0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008ce4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ce8:	4652      	mov	r2, sl
 8008cea:	465b      	mov	r3, fp
 8008cec:	f7f7 fcac 	bl	8000648 <__aeabi_dmul>
 8008cf0:	4682      	mov	sl, r0
 8008cf2:	468b      	mov	fp, r1
 8008cf4:	e640      	b.n	8008978 <_strtod_l+0x88>
 8008cf6:	9a06      	ldr	r2, [sp, #24]
 8008cf8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	db20      	blt.n	8008d42 <_strtod_l+0x452>
 8008d00:	4c64      	ldr	r4, [pc, #400]	; (8008e94 <_strtod_l+0x5a4>)
 8008d02:	f1c5 050f 	rsb	r5, r5, #15
 8008d06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008d0a:	4652      	mov	r2, sl
 8008d0c:	465b      	mov	r3, fp
 8008d0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d12:	f7f7 fc99 	bl	8000648 <__aeabi_dmul>
 8008d16:	9b06      	ldr	r3, [sp, #24]
 8008d18:	1b5d      	subs	r5, r3, r5
 8008d1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008d1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d22:	e7e3      	b.n	8008cec <_strtod_l+0x3fc>
 8008d24:	9b06      	ldr	r3, [sp, #24]
 8008d26:	3316      	adds	r3, #22
 8008d28:	db0b      	blt.n	8008d42 <_strtod_l+0x452>
 8008d2a:	9b05      	ldr	r3, [sp, #20]
 8008d2c:	1b9e      	subs	r6, r3, r6
 8008d2e:	4b59      	ldr	r3, [pc, #356]	; (8008e94 <_strtod_l+0x5a4>)
 8008d30:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008d34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d38:	4650      	mov	r0, sl
 8008d3a:	4659      	mov	r1, fp
 8008d3c:	f7f7 fdae 	bl	800089c <__aeabi_ddiv>
 8008d40:	e7d6      	b.n	8008cf0 <_strtod_l+0x400>
 8008d42:	9b06      	ldr	r3, [sp, #24]
 8008d44:	eba5 0808 	sub.w	r8, r5, r8
 8008d48:	4498      	add	r8, r3
 8008d4a:	f1b8 0f00 	cmp.w	r8, #0
 8008d4e:	dd74      	ble.n	8008e3a <_strtod_l+0x54a>
 8008d50:	f018 030f 	ands.w	r3, r8, #15
 8008d54:	d00a      	beq.n	8008d6c <_strtod_l+0x47c>
 8008d56:	494f      	ldr	r1, [pc, #316]	; (8008e94 <_strtod_l+0x5a4>)
 8008d58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d5c:	4652      	mov	r2, sl
 8008d5e:	465b      	mov	r3, fp
 8008d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d64:	f7f7 fc70 	bl	8000648 <__aeabi_dmul>
 8008d68:	4682      	mov	sl, r0
 8008d6a:	468b      	mov	fp, r1
 8008d6c:	f038 080f 	bics.w	r8, r8, #15
 8008d70:	d04f      	beq.n	8008e12 <_strtod_l+0x522>
 8008d72:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008d76:	dd22      	ble.n	8008dbe <_strtod_l+0x4ce>
 8008d78:	2500      	movs	r5, #0
 8008d7a:	462e      	mov	r6, r5
 8008d7c:	9507      	str	r5, [sp, #28]
 8008d7e:	9505      	str	r5, [sp, #20]
 8008d80:	2322      	movs	r3, #34	; 0x22
 8008d82:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008e9c <_strtod_l+0x5ac>
 8008d86:	6023      	str	r3, [r4, #0]
 8008d88:	f04f 0a00 	mov.w	sl, #0
 8008d8c:	9b07      	ldr	r3, [sp, #28]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	f43f adf2 	beq.w	8008978 <_strtod_l+0x88>
 8008d94:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008d96:	4620      	mov	r0, r4
 8008d98:	f001 fe90 	bl	800aabc <_Bfree>
 8008d9c:	9905      	ldr	r1, [sp, #20]
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f001 fe8c 	bl	800aabc <_Bfree>
 8008da4:	4631      	mov	r1, r6
 8008da6:	4620      	mov	r0, r4
 8008da8:	f001 fe88 	bl	800aabc <_Bfree>
 8008dac:	9907      	ldr	r1, [sp, #28]
 8008dae:	4620      	mov	r0, r4
 8008db0:	f001 fe84 	bl	800aabc <_Bfree>
 8008db4:	4629      	mov	r1, r5
 8008db6:	4620      	mov	r0, r4
 8008db8:	f001 fe80 	bl	800aabc <_Bfree>
 8008dbc:	e5dc      	b.n	8008978 <_strtod_l+0x88>
 8008dbe:	4b36      	ldr	r3, [pc, #216]	; (8008e98 <_strtod_l+0x5a8>)
 8008dc0:	9304      	str	r3, [sp, #16]
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008dc8:	4650      	mov	r0, sl
 8008dca:	4659      	mov	r1, fp
 8008dcc:	4699      	mov	r9, r3
 8008dce:	f1b8 0f01 	cmp.w	r8, #1
 8008dd2:	dc21      	bgt.n	8008e18 <_strtod_l+0x528>
 8008dd4:	b10b      	cbz	r3, 8008dda <_strtod_l+0x4ea>
 8008dd6:	4682      	mov	sl, r0
 8008dd8:	468b      	mov	fp, r1
 8008dda:	4b2f      	ldr	r3, [pc, #188]	; (8008e98 <_strtod_l+0x5a8>)
 8008ddc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008de0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008de4:	4652      	mov	r2, sl
 8008de6:	465b      	mov	r3, fp
 8008de8:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008dec:	f7f7 fc2c 	bl	8000648 <__aeabi_dmul>
 8008df0:	4b2a      	ldr	r3, [pc, #168]	; (8008e9c <_strtod_l+0x5ac>)
 8008df2:	460a      	mov	r2, r1
 8008df4:	400b      	ands	r3, r1
 8008df6:	492a      	ldr	r1, [pc, #168]	; (8008ea0 <_strtod_l+0x5b0>)
 8008df8:	428b      	cmp	r3, r1
 8008dfa:	4682      	mov	sl, r0
 8008dfc:	d8bc      	bhi.n	8008d78 <_strtod_l+0x488>
 8008dfe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008e02:	428b      	cmp	r3, r1
 8008e04:	bf86      	itte	hi
 8008e06:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008ea4 <_strtod_l+0x5b4>
 8008e0a:	f04f 3aff 	movhi.w	sl, #4294967295
 8008e0e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008e12:	2300      	movs	r3, #0
 8008e14:	9304      	str	r3, [sp, #16]
 8008e16:	e084      	b.n	8008f22 <_strtod_l+0x632>
 8008e18:	f018 0f01 	tst.w	r8, #1
 8008e1c:	d005      	beq.n	8008e2a <_strtod_l+0x53a>
 8008e1e:	9b04      	ldr	r3, [sp, #16]
 8008e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e24:	f7f7 fc10 	bl	8000648 <__aeabi_dmul>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	9a04      	ldr	r2, [sp, #16]
 8008e2c:	3208      	adds	r2, #8
 8008e2e:	f109 0901 	add.w	r9, r9, #1
 8008e32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008e36:	9204      	str	r2, [sp, #16]
 8008e38:	e7c9      	b.n	8008dce <_strtod_l+0x4de>
 8008e3a:	d0ea      	beq.n	8008e12 <_strtod_l+0x522>
 8008e3c:	f1c8 0800 	rsb	r8, r8, #0
 8008e40:	f018 020f 	ands.w	r2, r8, #15
 8008e44:	d00a      	beq.n	8008e5c <_strtod_l+0x56c>
 8008e46:	4b13      	ldr	r3, [pc, #76]	; (8008e94 <_strtod_l+0x5a4>)
 8008e48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e4c:	4650      	mov	r0, sl
 8008e4e:	4659      	mov	r1, fp
 8008e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e54:	f7f7 fd22 	bl	800089c <__aeabi_ddiv>
 8008e58:	4682      	mov	sl, r0
 8008e5a:	468b      	mov	fp, r1
 8008e5c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008e60:	d0d7      	beq.n	8008e12 <_strtod_l+0x522>
 8008e62:	f1b8 0f1f 	cmp.w	r8, #31
 8008e66:	dd1f      	ble.n	8008ea8 <_strtod_l+0x5b8>
 8008e68:	2500      	movs	r5, #0
 8008e6a:	462e      	mov	r6, r5
 8008e6c:	9507      	str	r5, [sp, #28]
 8008e6e:	9505      	str	r5, [sp, #20]
 8008e70:	2322      	movs	r3, #34	; 0x22
 8008e72:	f04f 0a00 	mov.w	sl, #0
 8008e76:	f04f 0b00 	mov.w	fp, #0
 8008e7a:	6023      	str	r3, [r4, #0]
 8008e7c:	e786      	b.n	8008d8c <_strtod_l+0x49c>
 8008e7e:	bf00      	nop
 8008e80:	0800c4c1 	.word	0x0800c4c1
 8008e84:	0800c504 	.word	0x0800c504
 8008e88:	0800c4b9 	.word	0x0800c4b9
 8008e8c:	0800c644 	.word	0x0800c644
 8008e90:	0800c8f0 	.word	0x0800c8f0
 8008e94:	0800c7d0 	.word	0x0800c7d0
 8008e98:	0800c7a8 	.word	0x0800c7a8
 8008e9c:	7ff00000 	.word	0x7ff00000
 8008ea0:	7ca00000 	.word	0x7ca00000
 8008ea4:	7fefffff 	.word	0x7fefffff
 8008ea8:	f018 0310 	ands.w	r3, r8, #16
 8008eac:	bf18      	it	ne
 8008eae:	236a      	movne	r3, #106	; 0x6a
 8008eb0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009260 <_strtod_l+0x970>
 8008eb4:	9304      	str	r3, [sp, #16]
 8008eb6:	4650      	mov	r0, sl
 8008eb8:	4659      	mov	r1, fp
 8008eba:	2300      	movs	r3, #0
 8008ebc:	f018 0f01 	tst.w	r8, #1
 8008ec0:	d004      	beq.n	8008ecc <_strtod_l+0x5dc>
 8008ec2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008ec6:	f7f7 fbbf 	bl	8000648 <__aeabi_dmul>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008ed0:	f109 0908 	add.w	r9, r9, #8
 8008ed4:	d1f2      	bne.n	8008ebc <_strtod_l+0x5cc>
 8008ed6:	b10b      	cbz	r3, 8008edc <_strtod_l+0x5ec>
 8008ed8:	4682      	mov	sl, r0
 8008eda:	468b      	mov	fp, r1
 8008edc:	9b04      	ldr	r3, [sp, #16]
 8008ede:	b1c3      	cbz	r3, 8008f12 <_strtod_l+0x622>
 8008ee0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008ee4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	4659      	mov	r1, fp
 8008eec:	dd11      	ble.n	8008f12 <_strtod_l+0x622>
 8008eee:	2b1f      	cmp	r3, #31
 8008ef0:	f340 8124 	ble.w	800913c <_strtod_l+0x84c>
 8008ef4:	2b34      	cmp	r3, #52	; 0x34
 8008ef6:	bfde      	ittt	le
 8008ef8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008efc:	f04f 33ff 	movle.w	r3, #4294967295
 8008f00:	fa03 f202 	lslle.w	r2, r3, r2
 8008f04:	f04f 0a00 	mov.w	sl, #0
 8008f08:	bfcc      	ite	gt
 8008f0a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008f0e:	ea02 0b01 	andle.w	fp, r2, r1
 8008f12:	2200      	movs	r2, #0
 8008f14:	2300      	movs	r3, #0
 8008f16:	4650      	mov	r0, sl
 8008f18:	4659      	mov	r1, fp
 8008f1a:	f7f7 fdfd 	bl	8000b18 <__aeabi_dcmpeq>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	d1a2      	bne.n	8008e68 <_strtod_l+0x578>
 8008f22:	9b07      	ldr	r3, [sp, #28]
 8008f24:	9300      	str	r3, [sp, #0]
 8008f26:	9908      	ldr	r1, [sp, #32]
 8008f28:	462b      	mov	r3, r5
 8008f2a:	463a      	mov	r2, r7
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f001 fe2d 	bl	800ab8c <__s2b>
 8008f32:	9007      	str	r0, [sp, #28]
 8008f34:	2800      	cmp	r0, #0
 8008f36:	f43f af1f 	beq.w	8008d78 <_strtod_l+0x488>
 8008f3a:	9b05      	ldr	r3, [sp, #20]
 8008f3c:	1b9e      	subs	r6, r3, r6
 8008f3e:	9b06      	ldr	r3, [sp, #24]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	bfb4      	ite	lt
 8008f44:	4633      	movlt	r3, r6
 8008f46:	2300      	movge	r3, #0
 8008f48:	930c      	str	r3, [sp, #48]	; 0x30
 8008f4a:	9b06      	ldr	r3, [sp, #24]
 8008f4c:	2500      	movs	r5, #0
 8008f4e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008f52:	9312      	str	r3, [sp, #72]	; 0x48
 8008f54:	462e      	mov	r6, r5
 8008f56:	9b07      	ldr	r3, [sp, #28]
 8008f58:	4620      	mov	r0, r4
 8008f5a:	6859      	ldr	r1, [r3, #4]
 8008f5c:	f001 fd6e 	bl	800aa3c <_Balloc>
 8008f60:	9005      	str	r0, [sp, #20]
 8008f62:	2800      	cmp	r0, #0
 8008f64:	f43f af0c 	beq.w	8008d80 <_strtod_l+0x490>
 8008f68:	9b07      	ldr	r3, [sp, #28]
 8008f6a:	691a      	ldr	r2, [r3, #16]
 8008f6c:	3202      	adds	r2, #2
 8008f6e:	f103 010c 	add.w	r1, r3, #12
 8008f72:	0092      	lsls	r2, r2, #2
 8008f74:	300c      	adds	r0, #12
 8008f76:	f001 fd53 	bl	800aa20 <memcpy>
 8008f7a:	ec4b ab10 	vmov	d0, sl, fp
 8008f7e:	aa1a      	add	r2, sp, #104	; 0x68
 8008f80:	a919      	add	r1, sp, #100	; 0x64
 8008f82:	4620      	mov	r0, r4
 8008f84:	f002 f948 	bl	800b218 <__d2b>
 8008f88:	ec4b ab18 	vmov	d8, sl, fp
 8008f8c:	9018      	str	r0, [sp, #96]	; 0x60
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	f43f aef6 	beq.w	8008d80 <_strtod_l+0x490>
 8008f94:	2101      	movs	r1, #1
 8008f96:	4620      	mov	r0, r4
 8008f98:	f001 fe92 	bl	800acc0 <__i2b>
 8008f9c:	4606      	mov	r6, r0
 8008f9e:	2800      	cmp	r0, #0
 8008fa0:	f43f aeee 	beq.w	8008d80 <_strtod_l+0x490>
 8008fa4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008fa6:	9904      	ldr	r1, [sp, #16]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	bfab      	itete	ge
 8008fac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008fae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008fb0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008fb2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008fb6:	bfac      	ite	ge
 8008fb8:	eb03 0902 	addge.w	r9, r3, r2
 8008fbc:	1ad7      	sublt	r7, r2, r3
 8008fbe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008fc0:	eba3 0801 	sub.w	r8, r3, r1
 8008fc4:	4490      	add	r8, r2
 8008fc6:	4ba1      	ldr	r3, [pc, #644]	; (800924c <_strtod_l+0x95c>)
 8008fc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8008fcc:	4598      	cmp	r8, r3
 8008fce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008fd2:	f280 80c7 	bge.w	8009164 <_strtod_l+0x874>
 8008fd6:	eba3 0308 	sub.w	r3, r3, r8
 8008fda:	2b1f      	cmp	r3, #31
 8008fdc:	eba2 0203 	sub.w	r2, r2, r3
 8008fe0:	f04f 0101 	mov.w	r1, #1
 8008fe4:	f300 80b1 	bgt.w	800914a <_strtod_l+0x85a>
 8008fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8008fec:	930d      	str	r3, [sp, #52]	; 0x34
 8008fee:	2300      	movs	r3, #0
 8008ff0:	9308      	str	r3, [sp, #32]
 8008ff2:	eb09 0802 	add.w	r8, r9, r2
 8008ff6:	9b04      	ldr	r3, [sp, #16]
 8008ff8:	45c1      	cmp	r9, r8
 8008ffa:	4417      	add	r7, r2
 8008ffc:	441f      	add	r7, r3
 8008ffe:	464b      	mov	r3, r9
 8009000:	bfa8      	it	ge
 8009002:	4643      	movge	r3, r8
 8009004:	42bb      	cmp	r3, r7
 8009006:	bfa8      	it	ge
 8009008:	463b      	movge	r3, r7
 800900a:	2b00      	cmp	r3, #0
 800900c:	bfc2      	ittt	gt
 800900e:	eba8 0803 	subgt.w	r8, r8, r3
 8009012:	1aff      	subgt	r7, r7, r3
 8009014:	eba9 0903 	subgt.w	r9, r9, r3
 8009018:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800901a:	2b00      	cmp	r3, #0
 800901c:	dd17      	ble.n	800904e <_strtod_l+0x75e>
 800901e:	4631      	mov	r1, r6
 8009020:	461a      	mov	r2, r3
 8009022:	4620      	mov	r0, r4
 8009024:	f001 ff0c 	bl	800ae40 <__pow5mult>
 8009028:	4606      	mov	r6, r0
 800902a:	2800      	cmp	r0, #0
 800902c:	f43f aea8 	beq.w	8008d80 <_strtod_l+0x490>
 8009030:	4601      	mov	r1, r0
 8009032:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009034:	4620      	mov	r0, r4
 8009036:	f001 fe59 	bl	800acec <__multiply>
 800903a:	900b      	str	r0, [sp, #44]	; 0x2c
 800903c:	2800      	cmp	r0, #0
 800903e:	f43f ae9f 	beq.w	8008d80 <_strtod_l+0x490>
 8009042:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009044:	4620      	mov	r0, r4
 8009046:	f001 fd39 	bl	800aabc <_Bfree>
 800904a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800904c:	9318      	str	r3, [sp, #96]	; 0x60
 800904e:	f1b8 0f00 	cmp.w	r8, #0
 8009052:	f300 808c 	bgt.w	800916e <_strtod_l+0x87e>
 8009056:	9b06      	ldr	r3, [sp, #24]
 8009058:	2b00      	cmp	r3, #0
 800905a:	dd08      	ble.n	800906e <_strtod_l+0x77e>
 800905c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800905e:	9905      	ldr	r1, [sp, #20]
 8009060:	4620      	mov	r0, r4
 8009062:	f001 feed 	bl	800ae40 <__pow5mult>
 8009066:	9005      	str	r0, [sp, #20]
 8009068:	2800      	cmp	r0, #0
 800906a:	f43f ae89 	beq.w	8008d80 <_strtod_l+0x490>
 800906e:	2f00      	cmp	r7, #0
 8009070:	dd08      	ble.n	8009084 <_strtod_l+0x794>
 8009072:	9905      	ldr	r1, [sp, #20]
 8009074:	463a      	mov	r2, r7
 8009076:	4620      	mov	r0, r4
 8009078:	f001 ff3c 	bl	800aef4 <__lshift>
 800907c:	9005      	str	r0, [sp, #20]
 800907e:	2800      	cmp	r0, #0
 8009080:	f43f ae7e 	beq.w	8008d80 <_strtod_l+0x490>
 8009084:	f1b9 0f00 	cmp.w	r9, #0
 8009088:	dd08      	ble.n	800909c <_strtod_l+0x7ac>
 800908a:	4631      	mov	r1, r6
 800908c:	464a      	mov	r2, r9
 800908e:	4620      	mov	r0, r4
 8009090:	f001 ff30 	bl	800aef4 <__lshift>
 8009094:	4606      	mov	r6, r0
 8009096:	2800      	cmp	r0, #0
 8009098:	f43f ae72 	beq.w	8008d80 <_strtod_l+0x490>
 800909c:	9a05      	ldr	r2, [sp, #20]
 800909e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80090a0:	4620      	mov	r0, r4
 80090a2:	f001 ffb3 	bl	800b00c <__mdiff>
 80090a6:	4605      	mov	r5, r0
 80090a8:	2800      	cmp	r0, #0
 80090aa:	f43f ae69 	beq.w	8008d80 <_strtod_l+0x490>
 80090ae:	68c3      	ldr	r3, [r0, #12]
 80090b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80090b2:	2300      	movs	r3, #0
 80090b4:	60c3      	str	r3, [r0, #12]
 80090b6:	4631      	mov	r1, r6
 80090b8:	f001 ff8c 	bl	800afd4 <__mcmp>
 80090bc:	2800      	cmp	r0, #0
 80090be:	da60      	bge.n	8009182 <_strtod_l+0x892>
 80090c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090c2:	ea53 030a 	orrs.w	r3, r3, sl
 80090c6:	f040 8082 	bne.w	80091ce <_strtod_l+0x8de>
 80090ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d17d      	bne.n	80091ce <_strtod_l+0x8de>
 80090d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80090d6:	0d1b      	lsrs	r3, r3, #20
 80090d8:	051b      	lsls	r3, r3, #20
 80090da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80090de:	d976      	bls.n	80091ce <_strtod_l+0x8de>
 80090e0:	696b      	ldr	r3, [r5, #20]
 80090e2:	b913      	cbnz	r3, 80090ea <_strtod_l+0x7fa>
 80090e4:	692b      	ldr	r3, [r5, #16]
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	dd71      	ble.n	80091ce <_strtod_l+0x8de>
 80090ea:	4629      	mov	r1, r5
 80090ec:	2201      	movs	r2, #1
 80090ee:	4620      	mov	r0, r4
 80090f0:	f001 ff00 	bl	800aef4 <__lshift>
 80090f4:	4631      	mov	r1, r6
 80090f6:	4605      	mov	r5, r0
 80090f8:	f001 ff6c 	bl	800afd4 <__mcmp>
 80090fc:	2800      	cmp	r0, #0
 80090fe:	dd66      	ble.n	80091ce <_strtod_l+0x8de>
 8009100:	9904      	ldr	r1, [sp, #16]
 8009102:	4a53      	ldr	r2, [pc, #332]	; (8009250 <_strtod_l+0x960>)
 8009104:	465b      	mov	r3, fp
 8009106:	2900      	cmp	r1, #0
 8009108:	f000 8081 	beq.w	800920e <_strtod_l+0x91e>
 800910c:	ea02 010b 	and.w	r1, r2, fp
 8009110:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009114:	dc7b      	bgt.n	800920e <_strtod_l+0x91e>
 8009116:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800911a:	f77f aea9 	ble.w	8008e70 <_strtod_l+0x580>
 800911e:	4b4d      	ldr	r3, [pc, #308]	; (8009254 <_strtod_l+0x964>)
 8009120:	4650      	mov	r0, sl
 8009122:	4659      	mov	r1, fp
 8009124:	2200      	movs	r2, #0
 8009126:	f7f7 fa8f 	bl	8000648 <__aeabi_dmul>
 800912a:	460b      	mov	r3, r1
 800912c:	4303      	orrs	r3, r0
 800912e:	bf08      	it	eq
 8009130:	2322      	moveq	r3, #34	; 0x22
 8009132:	4682      	mov	sl, r0
 8009134:	468b      	mov	fp, r1
 8009136:	bf08      	it	eq
 8009138:	6023      	streq	r3, [r4, #0]
 800913a:	e62b      	b.n	8008d94 <_strtod_l+0x4a4>
 800913c:	f04f 32ff 	mov.w	r2, #4294967295
 8009140:	fa02 f303 	lsl.w	r3, r2, r3
 8009144:	ea03 0a0a 	and.w	sl, r3, sl
 8009148:	e6e3      	b.n	8008f12 <_strtod_l+0x622>
 800914a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800914e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009152:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009156:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800915a:	fa01 f308 	lsl.w	r3, r1, r8
 800915e:	9308      	str	r3, [sp, #32]
 8009160:	910d      	str	r1, [sp, #52]	; 0x34
 8009162:	e746      	b.n	8008ff2 <_strtod_l+0x702>
 8009164:	2300      	movs	r3, #0
 8009166:	9308      	str	r3, [sp, #32]
 8009168:	2301      	movs	r3, #1
 800916a:	930d      	str	r3, [sp, #52]	; 0x34
 800916c:	e741      	b.n	8008ff2 <_strtod_l+0x702>
 800916e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009170:	4642      	mov	r2, r8
 8009172:	4620      	mov	r0, r4
 8009174:	f001 febe 	bl	800aef4 <__lshift>
 8009178:	9018      	str	r0, [sp, #96]	; 0x60
 800917a:	2800      	cmp	r0, #0
 800917c:	f47f af6b 	bne.w	8009056 <_strtod_l+0x766>
 8009180:	e5fe      	b.n	8008d80 <_strtod_l+0x490>
 8009182:	465f      	mov	r7, fp
 8009184:	d16e      	bne.n	8009264 <_strtod_l+0x974>
 8009186:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009188:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800918c:	b342      	cbz	r2, 80091e0 <_strtod_l+0x8f0>
 800918e:	4a32      	ldr	r2, [pc, #200]	; (8009258 <_strtod_l+0x968>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d128      	bne.n	80091e6 <_strtod_l+0x8f6>
 8009194:	9b04      	ldr	r3, [sp, #16]
 8009196:	4651      	mov	r1, sl
 8009198:	b1eb      	cbz	r3, 80091d6 <_strtod_l+0x8e6>
 800919a:	4b2d      	ldr	r3, [pc, #180]	; (8009250 <_strtod_l+0x960>)
 800919c:	403b      	ands	r3, r7
 800919e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80091a2:	f04f 32ff 	mov.w	r2, #4294967295
 80091a6:	d819      	bhi.n	80091dc <_strtod_l+0x8ec>
 80091a8:	0d1b      	lsrs	r3, r3, #20
 80091aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80091ae:	fa02 f303 	lsl.w	r3, r2, r3
 80091b2:	4299      	cmp	r1, r3
 80091b4:	d117      	bne.n	80091e6 <_strtod_l+0x8f6>
 80091b6:	4b29      	ldr	r3, [pc, #164]	; (800925c <_strtod_l+0x96c>)
 80091b8:	429f      	cmp	r7, r3
 80091ba:	d102      	bne.n	80091c2 <_strtod_l+0x8d2>
 80091bc:	3101      	adds	r1, #1
 80091be:	f43f addf 	beq.w	8008d80 <_strtod_l+0x490>
 80091c2:	4b23      	ldr	r3, [pc, #140]	; (8009250 <_strtod_l+0x960>)
 80091c4:	403b      	ands	r3, r7
 80091c6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80091ca:	f04f 0a00 	mov.w	sl, #0
 80091ce:	9b04      	ldr	r3, [sp, #16]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d1a4      	bne.n	800911e <_strtod_l+0x82e>
 80091d4:	e5de      	b.n	8008d94 <_strtod_l+0x4a4>
 80091d6:	f04f 33ff 	mov.w	r3, #4294967295
 80091da:	e7ea      	b.n	80091b2 <_strtod_l+0x8c2>
 80091dc:	4613      	mov	r3, r2
 80091de:	e7e8      	b.n	80091b2 <_strtod_l+0x8c2>
 80091e0:	ea53 030a 	orrs.w	r3, r3, sl
 80091e4:	d08c      	beq.n	8009100 <_strtod_l+0x810>
 80091e6:	9b08      	ldr	r3, [sp, #32]
 80091e8:	b1db      	cbz	r3, 8009222 <_strtod_l+0x932>
 80091ea:	423b      	tst	r3, r7
 80091ec:	d0ef      	beq.n	80091ce <_strtod_l+0x8de>
 80091ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091f0:	9a04      	ldr	r2, [sp, #16]
 80091f2:	4650      	mov	r0, sl
 80091f4:	4659      	mov	r1, fp
 80091f6:	b1c3      	cbz	r3, 800922a <_strtod_l+0x93a>
 80091f8:	f7ff fb5c 	bl	80088b4 <sulp>
 80091fc:	4602      	mov	r2, r0
 80091fe:	460b      	mov	r3, r1
 8009200:	ec51 0b18 	vmov	r0, r1, d8
 8009204:	f7f7 f86a 	bl	80002dc <__adddf3>
 8009208:	4682      	mov	sl, r0
 800920a:	468b      	mov	fp, r1
 800920c:	e7df      	b.n	80091ce <_strtod_l+0x8de>
 800920e:	4013      	ands	r3, r2
 8009210:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009214:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009218:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800921c:	f04f 3aff 	mov.w	sl, #4294967295
 8009220:	e7d5      	b.n	80091ce <_strtod_l+0x8de>
 8009222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009224:	ea13 0f0a 	tst.w	r3, sl
 8009228:	e7e0      	b.n	80091ec <_strtod_l+0x8fc>
 800922a:	f7ff fb43 	bl	80088b4 <sulp>
 800922e:	4602      	mov	r2, r0
 8009230:	460b      	mov	r3, r1
 8009232:	ec51 0b18 	vmov	r0, r1, d8
 8009236:	f7f7 f84f 	bl	80002d8 <__aeabi_dsub>
 800923a:	2200      	movs	r2, #0
 800923c:	2300      	movs	r3, #0
 800923e:	4682      	mov	sl, r0
 8009240:	468b      	mov	fp, r1
 8009242:	f7f7 fc69 	bl	8000b18 <__aeabi_dcmpeq>
 8009246:	2800      	cmp	r0, #0
 8009248:	d0c1      	beq.n	80091ce <_strtod_l+0x8de>
 800924a:	e611      	b.n	8008e70 <_strtod_l+0x580>
 800924c:	fffffc02 	.word	0xfffffc02
 8009250:	7ff00000 	.word	0x7ff00000
 8009254:	39500000 	.word	0x39500000
 8009258:	000fffff 	.word	0x000fffff
 800925c:	7fefffff 	.word	0x7fefffff
 8009260:	0800c518 	.word	0x0800c518
 8009264:	4631      	mov	r1, r6
 8009266:	4628      	mov	r0, r5
 8009268:	f002 f832 	bl	800b2d0 <__ratio>
 800926c:	ec59 8b10 	vmov	r8, r9, d0
 8009270:	ee10 0a10 	vmov	r0, s0
 8009274:	2200      	movs	r2, #0
 8009276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800927a:	4649      	mov	r1, r9
 800927c:	f7f7 fc60 	bl	8000b40 <__aeabi_dcmple>
 8009280:	2800      	cmp	r0, #0
 8009282:	d07a      	beq.n	800937a <_strtod_l+0xa8a>
 8009284:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009286:	2b00      	cmp	r3, #0
 8009288:	d04a      	beq.n	8009320 <_strtod_l+0xa30>
 800928a:	4b95      	ldr	r3, [pc, #596]	; (80094e0 <_strtod_l+0xbf0>)
 800928c:	2200      	movs	r2, #0
 800928e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009292:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80094e0 <_strtod_l+0xbf0>
 8009296:	f04f 0800 	mov.w	r8, #0
 800929a:	4b92      	ldr	r3, [pc, #584]	; (80094e4 <_strtod_l+0xbf4>)
 800929c:	403b      	ands	r3, r7
 800929e:	930d      	str	r3, [sp, #52]	; 0x34
 80092a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092a2:	4b91      	ldr	r3, [pc, #580]	; (80094e8 <_strtod_l+0xbf8>)
 80092a4:	429a      	cmp	r2, r3
 80092a6:	f040 80b0 	bne.w	800940a <_strtod_l+0xb1a>
 80092aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80092ae:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80092b2:	ec4b ab10 	vmov	d0, sl, fp
 80092b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80092ba:	f001 ff31 	bl	800b120 <__ulp>
 80092be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80092c2:	ec53 2b10 	vmov	r2, r3, d0
 80092c6:	f7f7 f9bf 	bl	8000648 <__aeabi_dmul>
 80092ca:	4652      	mov	r2, sl
 80092cc:	465b      	mov	r3, fp
 80092ce:	f7f7 f805 	bl	80002dc <__adddf3>
 80092d2:	460b      	mov	r3, r1
 80092d4:	4983      	ldr	r1, [pc, #524]	; (80094e4 <_strtod_l+0xbf4>)
 80092d6:	4a85      	ldr	r2, [pc, #532]	; (80094ec <_strtod_l+0xbfc>)
 80092d8:	4019      	ands	r1, r3
 80092da:	4291      	cmp	r1, r2
 80092dc:	4682      	mov	sl, r0
 80092de:	d960      	bls.n	80093a2 <_strtod_l+0xab2>
 80092e0:	ee18 3a90 	vmov	r3, s17
 80092e4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d104      	bne.n	80092f6 <_strtod_l+0xa06>
 80092ec:	ee18 3a10 	vmov	r3, s16
 80092f0:	3301      	adds	r3, #1
 80092f2:	f43f ad45 	beq.w	8008d80 <_strtod_l+0x490>
 80092f6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80094f8 <_strtod_l+0xc08>
 80092fa:	f04f 3aff 	mov.w	sl, #4294967295
 80092fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009300:	4620      	mov	r0, r4
 8009302:	f001 fbdb 	bl	800aabc <_Bfree>
 8009306:	9905      	ldr	r1, [sp, #20]
 8009308:	4620      	mov	r0, r4
 800930a:	f001 fbd7 	bl	800aabc <_Bfree>
 800930e:	4631      	mov	r1, r6
 8009310:	4620      	mov	r0, r4
 8009312:	f001 fbd3 	bl	800aabc <_Bfree>
 8009316:	4629      	mov	r1, r5
 8009318:	4620      	mov	r0, r4
 800931a:	f001 fbcf 	bl	800aabc <_Bfree>
 800931e:	e61a      	b.n	8008f56 <_strtod_l+0x666>
 8009320:	f1ba 0f00 	cmp.w	sl, #0
 8009324:	d11b      	bne.n	800935e <_strtod_l+0xa6e>
 8009326:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800932a:	b9f3      	cbnz	r3, 800936a <_strtod_l+0xa7a>
 800932c:	4b6c      	ldr	r3, [pc, #432]	; (80094e0 <_strtod_l+0xbf0>)
 800932e:	2200      	movs	r2, #0
 8009330:	4640      	mov	r0, r8
 8009332:	4649      	mov	r1, r9
 8009334:	f7f7 fbfa 	bl	8000b2c <__aeabi_dcmplt>
 8009338:	b9d0      	cbnz	r0, 8009370 <_strtod_l+0xa80>
 800933a:	4640      	mov	r0, r8
 800933c:	4649      	mov	r1, r9
 800933e:	4b6c      	ldr	r3, [pc, #432]	; (80094f0 <_strtod_l+0xc00>)
 8009340:	2200      	movs	r2, #0
 8009342:	f7f7 f981 	bl	8000648 <__aeabi_dmul>
 8009346:	4680      	mov	r8, r0
 8009348:	4689      	mov	r9, r1
 800934a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800934e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009352:	9315      	str	r3, [sp, #84]	; 0x54
 8009354:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009358:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800935c:	e79d      	b.n	800929a <_strtod_l+0x9aa>
 800935e:	f1ba 0f01 	cmp.w	sl, #1
 8009362:	d102      	bne.n	800936a <_strtod_l+0xa7a>
 8009364:	2f00      	cmp	r7, #0
 8009366:	f43f ad83 	beq.w	8008e70 <_strtod_l+0x580>
 800936a:	4b62      	ldr	r3, [pc, #392]	; (80094f4 <_strtod_l+0xc04>)
 800936c:	2200      	movs	r2, #0
 800936e:	e78e      	b.n	800928e <_strtod_l+0x99e>
 8009370:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80094f0 <_strtod_l+0xc00>
 8009374:	f04f 0800 	mov.w	r8, #0
 8009378:	e7e7      	b.n	800934a <_strtod_l+0xa5a>
 800937a:	4b5d      	ldr	r3, [pc, #372]	; (80094f0 <_strtod_l+0xc00>)
 800937c:	4640      	mov	r0, r8
 800937e:	4649      	mov	r1, r9
 8009380:	2200      	movs	r2, #0
 8009382:	f7f7 f961 	bl	8000648 <__aeabi_dmul>
 8009386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009388:	4680      	mov	r8, r0
 800938a:	4689      	mov	r9, r1
 800938c:	b933      	cbnz	r3, 800939c <_strtod_l+0xaac>
 800938e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009392:	900e      	str	r0, [sp, #56]	; 0x38
 8009394:	930f      	str	r3, [sp, #60]	; 0x3c
 8009396:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800939a:	e7dd      	b.n	8009358 <_strtod_l+0xa68>
 800939c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80093a0:	e7f9      	b.n	8009396 <_strtod_l+0xaa6>
 80093a2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80093a6:	9b04      	ldr	r3, [sp, #16]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d1a8      	bne.n	80092fe <_strtod_l+0xa0e>
 80093ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80093b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093b2:	0d1b      	lsrs	r3, r3, #20
 80093b4:	051b      	lsls	r3, r3, #20
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d1a1      	bne.n	80092fe <_strtod_l+0xa0e>
 80093ba:	4640      	mov	r0, r8
 80093bc:	4649      	mov	r1, r9
 80093be:	f7f7 fca3 	bl	8000d08 <__aeabi_d2lz>
 80093c2:	f7f7 f913 	bl	80005ec <__aeabi_l2d>
 80093c6:	4602      	mov	r2, r0
 80093c8:	460b      	mov	r3, r1
 80093ca:	4640      	mov	r0, r8
 80093cc:	4649      	mov	r1, r9
 80093ce:	f7f6 ff83 	bl	80002d8 <__aeabi_dsub>
 80093d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80093d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80093d8:	ea43 030a 	orr.w	r3, r3, sl
 80093dc:	4313      	orrs	r3, r2
 80093de:	4680      	mov	r8, r0
 80093e0:	4689      	mov	r9, r1
 80093e2:	d055      	beq.n	8009490 <_strtod_l+0xba0>
 80093e4:	a336      	add	r3, pc, #216	; (adr r3, 80094c0 <_strtod_l+0xbd0>)
 80093e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ea:	f7f7 fb9f 	bl	8000b2c <__aeabi_dcmplt>
 80093ee:	2800      	cmp	r0, #0
 80093f0:	f47f acd0 	bne.w	8008d94 <_strtod_l+0x4a4>
 80093f4:	a334      	add	r3, pc, #208	; (adr r3, 80094c8 <_strtod_l+0xbd8>)
 80093f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fa:	4640      	mov	r0, r8
 80093fc:	4649      	mov	r1, r9
 80093fe:	f7f7 fbb3 	bl	8000b68 <__aeabi_dcmpgt>
 8009402:	2800      	cmp	r0, #0
 8009404:	f43f af7b 	beq.w	80092fe <_strtod_l+0xa0e>
 8009408:	e4c4      	b.n	8008d94 <_strtod_l+0x4a4>
 800940a:	9b04      	ldr	r3, [sp, #16]
 800940c:	b333      	cbz	r3, 800945c <_strtod_l+0xb6c>
 800940e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009410:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009414:	d822      	bhi.n	800945c <_strtod_l+0xb6c>
 8009416:	a32e      	add	r3, pc, #184	; (adr r3, 80094d0 <_strtod_l+0xbe0>)
 8009418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941c:	4640      	mov	r0, r8
 800941e:	4649      	mov	r1, r9
 8009420:	f7f7 fb8e 	bl	8000b40 <__aeabi_dcmple>
 8009424:	b1a0      	cbz	r0, 8009450 <_strtod_l+0xb60>
 8009426:	4649      	mov	r1, r9
 8009428:	4640      	mov	r0, r8
 800942a:	f7f7 fbe5 	bl	8000bf8 <__aeabi_d2uiz>
 800942e:	2801      	cmp	r0, #1
 8009430:	bf38      	it	cc
 8009432:	2001      	movcc	r0, #1
 8009434:	f7f7 f88e 	bl	8000554 <__aeabi_ui2d>
 8009438:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800943a:	4680      	mov	r8, r0
 800943c:	4689      	mov	r9, r1
 800943e:	bb23      	cbnz	r3, 800948a <_strtod_l+0xb9a>
 8009440:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009444:	9010      	str	r0, [sp, #64]	; 0x40
 8009446:	9311      	str	r3, [sp, #68]	; 0x44
 8009448:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800944c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009452:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009454:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009458:	1a9b      	subs	r3, r3, r2
 800945a:	9309      	str	r3, [sp, #36]	; 0x24
 800945c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009460:	eeb0 0a48 	vmov.f32	s0, s16
 8009464:	eef0 0a68 	vmov.f32	s1, s17
 8009468:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800946c:	f001 fe58 	bl	800b120 <__ulp>
 8009470:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009474:	ec53 2b10 	vmov	r2, r3, d0
 8009478:	f7f7 f8e6 	bl	8000648 <__aeabi_dmul>
 800947c:	ec53 2b18 	vmov	r2, r3, d8
 8009480:	f7f6 ff2c 	bl	80002dc <__adddf3>
 8009484:	4682      	mov	sl, r0
 8009486:	468b      	mov	fp, r1
 8009488:	e78d      	b.n	80093a6 <_strtod_l+0xab6>
 800948a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800948e:	e7db      	b.n	8009448 <_strtod_l+0xb58>
 8009490:	a311      	add	r3, pc, #68	; (adr r3, 80094d8 <_strtod_l+0xbe8>)
 8009492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009496:	f7f7 fb49 	bl	8000b2c <__aeabi_dcmplt>
 800949a:	e7b2      	b.n	8009402 <_strtod_l+0xb12>
 800949c:	2300      	movs	r3, #0
 800949e:	930a      	str	r3, [sp, #40]	; 0x28
 80094a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094a4:	6013      	str	r3, [r2, #0]
 80094a6:	f7ff ba6b 	b.w	8008980 <_strtod_l+0x90>
 80094aa:	2a65      	cmp	r2, #101	; 0x65
 80094ac:	f43f ab5f 	beq.w	8008b6e <_strtod_l+0x27e>
 80094b0:	2a45      	cmp	r2, #69	; 0x45
 80094b2:	f43f ab5c 	beq.w	8008b6e <_strtod_l+0x27e>
 80094b6:	2301      	movs	r3, #1
 80094b8:	f7ff bb94 	b.w	8008be4 <_strtod_l+0x2f4>
 80094bc:	f3af 8000 	nop.w
 80094c0:	94a03595 	.word	0x94a03595
 80094c4:	3fdfffff 	.word	0x3fdfffff
 80094c8:	35afe535 	.word	0x35afe535
 80094cc:	3fe00000 	.word	0x3fe00000
 80094d0:	ffc00000 	.word	0xffc00000
 80094d4:	41dfffff 	.word	0x41dfffff
 80094d8:	94a03595 	.word	0x94a03595
 80094dc:	3fcfffff 	.word	0x3fcfffff
 80094e0:	3ff00000 	.word	0x3ff00000
 80094e4:	7ff00000 	.word	0x7ff00000
 80094e8:	7fe00000 	.word	0x7fe00000
 80094ec:	7c9fffff 	.word	0x7c9fffff
 80094f0:	3fe00000 	.word	0x3fe00000
 80094f4:	bff00000 	.word	0xbff00000
 80094f8:	7fefffff 	.word	0x7fefffff

080094fc <_strtod_r>:
 80094fc:	4b01      	ldr	r3, [pc, #4]	; (8009504 <_strtod_r+0x8>)
 80094fe:	f7ff b9f7 	b.w	80088f0 <_strtod_l>
 8009502:	bf00      	nop
 8009504:	20000074 	.word	0x20000074

08009508 <_strtol_l.constprop.0>:
 8009508:	2b01      	cmp	r3, #1
 800950a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800950e:	d001      	beq.n	8009514 <_strtol_l.constprop.0+0xc>
 8009510:	2b24      	cmp	r3, #36	; 0x24
 8009512:	d906      	bls.n	8009522 <_strtol_l.constprop.0+0x1a>
 8009514:	f7fe fafc 	bl	8007b10 <__errno>
 8009518:	2316      	movs	r3, #22
 800951a:	6003      	str	r3, [r0, #0]
 800951c:	2000      	movs	r0, #0
 800951e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009522:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009608 <_strtol_l.constprop.0+0x100>
 8009526:	460d      	mov	r5, r1
 8009528:	462e      	mov	r6, r5
 800952a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800952e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009532:	f017 0708 	ands.w	r7, r7, #8
 8009536:	d1f7      	bne.n	8009528 <_strtol_l.constprop.0+0x20>
 8009538:	2c2d      	cmp	r4, #45	; 0x2d
 800953a:	d132      	bne.n	80095a2 <_strtol_l.constprop.0+0x9a>
 800953c:	782c      	ldrb	r4, [r5, #0]
 800953e:	2701      	movs	r7, #1
 8009540:	1cb5      	adds	r5, r6, #2
 8009542:	2b00      	cmp	r3, #0
 8009544:	d05b      	beq.n	80095fe <_strtol_l.constprop.0+0xf6>
 8009546:	2b10      	cmp	r3, #16
 8009548:	d109      	bne.n	800955e <_strtol_l.constprop.0+0x56>
 800954a:	2c30      	cmp	r4, #48	; 0x30
 800954c:	d107      	bne.n	800955e <_strtol_l.constprop.0+0x56>
 800954e:	782c      	ldrb	r4, [r5, #0]
 8009550:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009554:	2c58      	cmp	r4, #88	; 0x58
 8009556:	d14d      	bne.n	80095f4 <_strtol_l.constprop.0+0xec>
 8009558:	786c      	ldrb	r4, [r5, #1]
 800955a:	2310      	movs	r3, #16
 800955c:	3502      	adds	r5, #2
 800955e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009562:	f108 38ff 	add.w	r8, r8, #4294967295
 8009566:	f04f 0c00 	mov.w	ip, #0
 800956a:	fbb8 f9f3 	udiv	r9, r8, r3
 800956e:	4666      	mov	r6, ip
 8009570:	fb03 8a19 	mls	sl, r3, r9, r8
 8009574:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009578:	f1be 0f09 	cmp.w	lr, #9
 800957c:	d816      	bhi.n	80095ac <_strtol_l.constprop.0+0xa4>
 800957e:	4674      	mov	r4, lr
 8009580:	42a3      	cmp	r3, r4
 8009582:	dd24      	ble.n	80095ce <_strtol_l.constprop.0+0xc6>
 8009584:	f1bc 0f00 	cmp.w	ip, #0
 8009588:	db1e      	blt.n	80095c8 <_strtol_l.constprop.0+0xc0>
 800958a:	45b1      	cmp	r9, r6
 800958c:	d31c      	bcc.n	80095c8 <_strtol_l.constprop.0+0xc0>
 800958e:	d101      	bne.n	8009594 <_strtol_l.constprop.0+0x8c>
 8009590:	45a2      	cmp	sl, r4
 8009592:	db19      	blt.n	80095c8 <_strtol_l.constprop.0+0xc0>
 8009594:	fb06 4603 	mla	r6, r6, r3, r4
 8009598:	f04f 0c01 	mov.w	ip, #1
 800959c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095a0:	e7e8      	b.n	8009574 <_strtol_l.constprop.0+0x6c>
 80095a2:	2c2b      	cmp	r4, #43	; 0x2b
 80095a4:	bf04      	itt	eq
 80095a6:	782c      	ldrbeq	r4, [r5, #0]
 80095a8:	1cb5      	addeq	r5, r6, #2
 80095aa:	e7ca      	b.n	8009542 <_strtol_l.constprop.0+0x3a>
 80095ac:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80095b0:	f1be 0f19 	cmp.w	lr, #25
 80095b4:	d801      	bhi.n	80095ba <_strtol_l.constprop.0+0xb2>
 80095b6:	3c37      	subs	r4, #55	; 0x37
 80095b8:	e7e2      	b.n	8009580 <_strtol_l.constprop.0+0x78>
 80095ba:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80095be:	f1be 0f19 	cmp.w	lr, #25
 80095c2:	d804      	bhi.n	80095ce <_strtol_l.constprop.0+0xc6>
 80095c4:	3c57      	subs	r4, #87	; 0x57
 80095c6:	e7db      	b.n	8009580 <_strtol_l.constprop.0+0x78>
 80095c8:	f04f 3cff 	mov.w	ip, #4294967295
 80095cc:	e7e6      	b.n	800959c <_strtol_l.constprop.0+0x94>
 80095ce:	f1bc 0f00 	cmp.w	ip, #0
 80095d2:	da05      	bge.n	80095e0 <_strtol_l.constprop.0+0xd8>
 80095d4:	2322      	movs	r3, #34	; 0x22
 80095d6:	6003      	str	r3, [r0, #0]
 80095d8:	4646      	mov	r6, r8
 80095da:	b942      	cbnz	r2, 80095ee <_strtol_l.constprop.0+0xe6>
 80095dc:	4630      	mov	r0, r6
 80095de:	e79e      	b.n	800951e <_strtol_l.constprop.0+0x16>
 80095e0:	b107      	cbz	r7, 80095e4 <_strtol_l.constprop.0+0xdc>
 80095e2:	4276      	negs	r6, r6
 80095e4:	2a00      	cmp	r2, #0
 80095e6:	d0f9      	beq.n	80095dc <_strtol_l.constprop.0+0xd4>
 80095e8:	f1bc 0f00 	cmp.w	ip, #0
 80095ec:	d000      	beq.n	80095f0 <_strtol_l.constprop.0+0xe8>
 80095ee:	1e69      	subs	r1, r5, #1
 80095f0:	6011      	str	r1, [r2, #0]
 80095f2:	e7f3      	b.n	80095dc <_strtol_l.constprop.0+0xd4>
 80095f4:	2430      	movs	r4, #48	; 0x30
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1b1      	bne.n	800955e <_strtol_l.constprop.0+0x56>
 80095fa:	2308      	movs	r3, #8
 80095fc:	e7af      	b.n	800955e <_strtol_l.constprop.0+0x56>
 80095fe:	2c30      	cmp	r4, #48	; 0x30
 8009600:	d0a5      	beq.n	800954e <_strtol_l.constprop.0+0x46>
 8009602:	230a      	movs	r3, #10
 8009604:	e7ab      	b.n	800955e <_strtol_l.constprop.0+0x56>
 8009606:	bf00      	nop
 8009608:	0800c541 	.word	0x0800c541

0800960c <_strtol_r>:
 800960c:	f7ff bf7c 	b.w	8009508 <_strtol_l.constprop.0>

08009610 <quorem>:
 8009610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	6903      	ldr	r3, [r0, #16]
 8009616:	690c      	ldr	r4, [r1, #16]
 8009618:	42a3      	cmp	r3, r4
 800961a:	4607      	mov	r7, r0
 800961c:	f2c0 8081 	blt.w	8009722 <quorem+0x112>
 8009620:	3c01      	subs	r4, #1
 8009622:	f101 0814 	add.w	r8, r1, #20
 8009626:	f100 0514 	add.w	r5, r0, #20
 800962a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800962e:	9301      	str	r3, [sp, #4]
 8009630:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009634:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009638:	3301      	adds	r3, #1
 800963a:	429a      	cmp	r2, r3
 800963c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009640:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009644:	fbb2 f6f3 	udiv	r6, r2, r3
 8009648:	d331      	bcc.n	80096ae <quorem+0x9e>
 800964a:	f04f 0e00 	mov.w	lr, #0
 800964e:	4640      	mov	r0, r8
 8009650:	46ac      	mov	ip, r5
 8009652:	46f2      	mov	sl, lr
 8009654:	f850 2b04 	ldr.w	r2, [r0], #4
 8009658:	b293      	uxth	r3, r2
 800965a:	fb06 e303 	mla	r3, r6, r3, lr
 800965e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009662:	b29b      	uxth	r3, r3
 8009664:	ebaa 0303 	sub.w	r3, sl, r3
 8009668:	f8dc a000 	ldr.w	sl, [ip]
 800966c:	0c12      	lsrs	r2, r2, #16
 800966e:	fa13 f38a 	uxtah	r3, r3, sl
 8009672:	fb06 e202 	mla	r2, r6, r2, lr
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	9b00      	ldr	r3, [sp, #0]
 800967a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800967e:	b292      	uxth	r2, r2
 8009680:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009684:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009688:	f8bd 3000 	ldrh.w	r3, [sp]
 800968c:	4581      	cmp	r9, r0
 800968e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009692:	f84c 3b04 	str.w	r3, [ip], #4
 8009696:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800969a:	d2db      	bcs.n	8009654 <quorem+0x44>
 800969c:	f855 300b 	ldr.w	r3, [r5, fp]
 80096a0:	b92b      	cbnz	r3, 80096ae <quorem+0x9e>
 80096a2:	9b01      	ldr	r3, [sp, #4]
 80096a4:	3b04      	subs	r3, #4
 80096a6:	429d      	cmp	r5, r3
 80096a8:	461a      	mov	r2, r3
 80096aa:	d32e      	bcc.n	800970a <quorem+0xfa>
 80096ac:	613c      	str	r4, [r7, #16]
 80096ae:	4638      	mov	r0, r7
 80096b0:	f001 fc90 	bl	800afd4 <__mcmp>
 80096b4:	2800      	cmp	r0, #0
 80096b6:	db24      	blt.n	8009702 <quorem+0xf2>
 80096b8:	3601      	adds	r6, #1
 80096ba:	4628      	mov	r0, r5
 80096bc:	f04f 0c00 	mov.w	ip, #0
 80096c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80096c4:	f8d0 e000 	ldr.w	lr, [r0]
 80096c8:	b293      	uxth	r3, r2
 80096ca:	ebac 0303 	sub.w	r3, ip, r3
 80096ce:	0c12      	lsrs	r2, r2, #16
 80096d0:	fa13 f38e 	uxtah	r3, r3, lr
 80096d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80096d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80096dc:	b29b      	uxth	r3, r3
 80096de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096e2:	45c1      	cmp	r9, r8
 80096e4:	f840 3b04 	str.w	r3, [r0], #4
 80096e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80096ec:	d2e8      	bcs.n	80096c0 <quorem+0xb0>
 80096ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096f6:	b922      	cbnz	r2, 8009702 <quorem+0xf2>
 80096f8:	3b04      	subs	r3, #4
 80096fa:	429d      	cmp	r5, r3
 80096fc:	461a      	mov	r2, r3
 80096fe:	d30a      	bcc.n	8009716 <quorem+0x106>
 8009700:	613c      	str	r4, [r7, #16]
 8009702:	4630      	mov	r0, r6
 8009704:	b003      	add	sp, #12
 8009706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970a:	6812      	ldr	r2, [r2, #0]
 800970c:	3b04      	subs	r3, #4
 800970e:	2a00      	cmp	r2, #0
 8009710:	d1cc      	bne.n	80096ac <quorem+0x9c>
 8009712:	3c01      	subs	r4, #1
 8009714:	e7c7      	b.n	80096a6 <quorem+0x96>
 8009716:	6812      	ldr	r2, [r2, #0]
 8009718:	3b04      	subs	r3, #4
 800971a:	2a00      	cmp	r2, #0
 800971c:	d1f0      	bne.n	8009700 <quorem+0xf0>
 800971e:	3c01      	subs	r4, #1
 8009720:	e7eb      	b.n	80096fa <quorem+0xea>
 8009722:	2000      	movs	r0, #0
 8009724:	e7ee      	b.n	8009704 <quorem+0xf4>
	...

08009728 <_dtoa_r>:
 8009728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800972c:	ed2d 8b04 	vpush	{d8-d9}
 8009730:	ec57 6b10 	vmov	r6, r7, d0
 8009734:	b093      	sub	sp, #76	; 0x4c
 8009736:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009738:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800973c:	9106      	str	r1, [sp, #24]
 800973e:	ee10 aa10 	vmov	sl, s0
 8009742:	4604      	mov	r4, r0
 8009744:	9209      	str	r2, [sp, #36]	; 0x24
 8009746:	930c      	str	r3, [sp, #48]	; 0x30
 8009748:	46bb      	mov	fp, r7
 800974a:	b975      	cbnz	r5, 800976a <_dtoa_r+0x42>
 800974c:	2010      	movs	r0, #16
 800974e:	f001 f94d 	bl	800a9ec <malloc>
 8009752:	4602      	mov	r2, r0
 8009754:	6260      	str	r0, [r4, #36]	; 0x24
 8009756:	b920      	cbnz	r0, 8009762 <_dtoa_r+0x3a>
 8009758:	4ba7      	ldr	r3, [pc, #668]	; (80099f8 <_dtoa_r+0x2d0>)
 800975a:	21ea      	movs	r1, #234	; 0xea
 800975c:	48a7      	ldr	r0, [pc, #668]	; (80099fc <_dtoa_r+0x2d4>)
 800975e:	f002 f8bd 	bl	800b8dc <__assert_func>
 8009762:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009766:	6005      	str	r5, [r0, #0]
 8009768:	60c5      	str	r5, [r0, #12]
 800976a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800976c:	6819      	ldr	r1, [r3, #0]
 800976e:	b151      	cbz	r1, 8009786 <_dtoa_r+0x5e>
 8009770:	685a      	ldr	r2, [r3, #4]
 8009772:	604a      	str	r2, [r1, #4]
 8009774:	2301      	movs	r3, #1
 8009776:	4093      	lsls	r3, r2
 8009778:	608b      	str	r3, [r1, #8]
 800977a:	4620      	mov	r0, r4
 800977c:	f001 f99e 	bl	800aabc <_Bfree>
 8009780:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009782:	2200      	movs	r2, #0
 8009784:	601a      	str	r2, [r3, #0]
 8009786:	1e3b      	subs	r3, r7, #0
 8009788:	bfaa      	itet	ge
 800978a:	2300      	movge	r3, #0
 800978c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009790:	f8c8 3000 	strge.w	r3, [r8]
 8009794:	4b9a      	ldr	r3, [pc, #616]	; (8009a00 <_dtoa_r+0x2d8>)
 8009796:	bfbc      	itt	lt
 8009798:	2201      	movlt	r2, #1
 800979a:	f8c8 2000 	strlt.w	r2, [r8]
 800979e:	ea33 030b 	bics.w	r3, r3, fp
 80097a2:	d11b      	bne.n	80097dc <_dtoa_r+0xb4>
 80097a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80097aa:	6013      	str	r3, [r2, #0]
 80097ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097b0:	4333      	orrs	r3, r6
 80097b2:	f000 8592 	beq.w	800a2da <_dtoa_r+0xbb2>
 80097b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097b8:	b963      	cbnz	r3, 80097d4 <_dtoa_r+0xac>
 80097ba:	4b92      	ldr	r3, [pc, #584]	; (8009a04 <_dtoa_r+0x2dc>)
 80097bc:	e022      	b.n	8009804 <_dtoa_r+0xdc>
 80097be:	4b92      	ldr	r3, [pc, #584]	; (8009a08 <_dtoa_r+0x2e0>)
 80097c0:	9301      	str	r3, [sp, #4]
 80097c2:	3308      	adds	r3, #8
 80097c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80097c6:	6013      	str	r3, [r2, #0]
 80097c8:	9801      	ldr	r0, [sp, #4]
 80097ca:	b013      	add	sp, #76	; 0x4c
 80097cc:	ecbd 8b04 	vpop	{d8-d9}
 80097d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097d4:	4b8b      	ldr	r3, [pc, #556]	; (8009a04 <_dtoa_r+0x2dc>)
 80097d6:	9301      	str	r3, [sp, #4]
 80097d8:	3303      	adds	r3, #3
 80097da:	e7f3      	b.n	80097c4 <_dtoa_r+0x9c>
 80097dc:	2200      	movs	r2, #0
 80097de:	2300      	movs	r3, #0
 80097e0:	4650      	mov	r0, sl
 80097e2:	4659      	mov	r1, fp
 80097e4:	f7f7 f998 	bl	8000b18 <__aeabi_dcmpeq>
 80097e8:	ec4b ab19 	vmov	d9, sl, fp
 80097ec:	4680      	mov	r8, r0
 80097ee:	b158      	cbz	r0, 8009808 <_dtoa_r+0xe0>
 80097f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097f2:	2301      	movs	r3, #1
 80097f4:	6013      	str	r3, [r2, #0]
 80097f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	f000 856b 	beq.w	800a2d4 <_dtoa_r+0xbac>
 80097fe:	4883      	ldr	r0, [pc, #524]	; (8009a0c <_dtoa_r+0x2e4>)
 8009800:	6018      	str	r0, [r3, #0]
 8009802:	1e43      	subs	r3, r0, #1
 8009804:	9301      	str	r3, [sp, #4]
 8009806:	e7df      	b.n	80097c8 <_dtoa_r+0xa0>
 8009808:	ec4b ab10 	vmov	d0, sl, fp
 800980c:	aa10      	add	r2, sp, #64	; 0x40
 800980e:	a911      	add	r1, sp, #68	; 0x44
 8009810:	4620      	mov	r0, r4
 8009812:	f001 fd01 	bl	800b218 <__d2b>
 8009816:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800981a:	ee08 0a10 	vmov	s16, r0
 800981e:	2d00      	cmp	r5, #0
 8009820:	f000 8084 	beq.w	800992c <_dtoa_r+0x204>
 8009824:	ee19 3a90 	vmov	r3, s19
 8009828:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800982c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009830:	4656      	mov	r6, sl
 8009832:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009836:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800983a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800983e:	4b74      	ldr	r3, [pc, #464]	; (8009a10 <_dtoa_r+0x2e8>)
 8009840:	2200      	movs	r2, #0
 8009842:	4630      	mov	r0, r6
 8009844:	4639      	mov	r1, r7
 8009846:	f7f6 fd47 	bl	80002d8 <__aeabi_dsub>
 800984a:	a365      	add	r3, pc, #404	; (adr r3, 80099e0 <_dtoa_r+0x2b8>)
 800984c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009850:	f7f6 fefa 	bl	8000648 <__aeabi_dmul>
 8009854:	a364      	add	r3, pc, #400	; (adr r3, 80099e8 <_dtoa_r+0x2c0>)
 8009856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985a:	f7f6 fd3f 	bl	80002dc <__adddf3>
 800985e:	4606      	mov	r6, r0
 8009860:	4628      	mov	r0, r5
 8009862:	460f      	mov	r7, r1
 8009864:	f7f6 fe86 	bl	8000574 <__aeabi_i2d>
 8009868:	a361      	add	r3, pc, #388	; (adr r3, 80099f0 <_dtoa_r+0x2c8>)
 800986a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986e:	f7f6 feeb 	bl	8000648 <__aeabi_dmul>
 8009872:	4602      	mov	r2, r0
 8009874:	460b      	mov	r3, r1
 8009876:	4630      	mov	r0, r6
 8009878:	4639      	mov	r1, r7
 800987a:	f7f6 fd2f 	bl	80002dc <__adddf3>
 800987e:	4606      	mov	r6, r0
 8009880:	460f      	mov	r7, r1
 8009882:	f7f7 f991 	bl	8000ba8 <__aeabi_d2iz>
 8009886:	2200      	movs	r2, #0
 8009888:	9000      	str	r0, [sp, #0]
 800988a:	2300      	movs	r3, #0
 800988c:	4630      	mov	r0, r6
 800988e:	4639      	mov	r1, r7
 8009890:	f7f7 f94c 	bl	8000b2c <__aeabi_dcmplt>
 8009894:	b150      	cbz	r0, 80098ac <_dtoa_r+0x184>
 8009896:	9800      	ldr	r0, [sp, #0]
 8009898:	f7f6 fe6c 	bl	8000574 <__aeabi_i2d>
 800989c:	4632      	mov	r2, r6
 800989e:	463b      	mov	r3, r7
 80098a0:	f7f7 f93a 	bl	8000b18 <__aeabi_dcmpeq>
 80098a4:	b910      	cbnz	r0, 80098ac <_dtoa_r+0x184>
 80098a6:	9b00      	ldr	r3, [sp, #0]
 80098a8:	3b01      	subs	r3, #1
 80098aa:	9300      	str	r3, [sp, #0]
 80098ac:	9b00      	ldr	r3, [sp, #0]
 80098ae:	2b16      	cmp	r3, #22
 80098b0:	d85a      	bhi.n	8009968 <_dtoa_r+0x240>
 80098b2:	9a00      	ldr	r2, [sp, #0]
 80098b4:	4b57      	ldr	r3, [pc, #348]	; (8009a14 <_dtoa_r+0x2ec>)
 80098b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098be:	ec51 0b19 	vmov	r0, r1, d9
 80098c2:	f7f7 f933 	bl	8000b2c <__aeabi_dcmplt>
 80098c6:	2800      	cmp	r0, #0
 80098c8:	d050      	beq.n	800996c <_dtoa_r+0x244>
 80098ca:	9b00      	ldr	r3, [sp, #0]
 80098cc:	3b01      	subs	r3, #1
 80098ce:	9300      	str	r3, [sp, #0]
 80098d0:	2300      	movs	r3, #0
 80098d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80098d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098d6:	1b5d      	subs	r5, r3, r5
 80098d8:	1e6b      	subs	r3, r5, #1
 80098da:	9305      	str	r3, [sp, #20]
 80098dc:	bf45      	ittet	mi
 80098de:	f1c5 0301 	rsbmi	r3, r5, #1
 80098e2:	9304      	strmi	r3, [sp, #16]
 80098e4:	2300      	movpl	r3, #0
 80098e6:	2300      	movmi	r3, #0
 80098e8:	bf4c      	ite	mi
 80098ea:	9305      	strmi	r3, [sp, #20]
 80098ec:	9304      	strpl	r3, [sp, #16]
 80098ee:	9b00      	ldr	r3, [sp, #0]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	db3d      	blt.n	8009970 <_dtoa_r+0x248>
 80098f4:	9b05      	ldr	r3, [sp, #20]
 80098f6:	9a00      	ldr	r2, [sp, #0]
 80098f8:	920a      	str	r2, [sp, #40]	; 0x28
 80098fa:	4413      	add	r3, r2
 80098fc:	9305      	str	r3, [sp, #20]
 80098fe:	2300      	movs	r3, #0
 8009900:	9307      	str	r3, [sp, #28]
 8009902:	9b06      	ldr	r3, [sp, #24]
 8009904:	2b09      	cmp	r3, #9
 8009906:	f200 8089 	bhi.w	8009a1c <_dtoa_r+0x2f4>
 800990a:	2b05      	cmp	r3, #5
 800990c:	bfc4      	itt	gt
 800990e:	3b04      	subgt	r3, #4
 8009910:	9306      	strgt	r3, [sp, #24]
 8009912:	9b06      	ldr	r3, [sp, #24]
 8009914:	f1a3 0302 	sub.w	r3, r3, #2
 8009918:	bfcc      	ite	gt
 800991a:	2500      	movgt	r5, #0
 800991c:	2501      	movle	r5, #1
 800991e:	2b03      	cmp	r3, #3
 8009920:	f200 8087 	bhi.w	8009a32 <_dtoa_r+0x30a>
 8009924:	e8df f003 	tbb	[pc, r3]
 8009928:	59383a2d 	.word	0x59383a2d
 800992c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009930:	441d      	add	r5, r3
 8009932:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009936:	2b20      	cmp	r3, #32
 8009938:	bfc1      	itttt	gt
 800993a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800993e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009942:	fa0b f303 	lslgt.w	r3, fp, r3
 8009946:	fa26 f000 	lsrgt.w	r0, r6, r0
 800994a:	bfda      	itte	le
 800994c:	f1c3 0320 	rsble	r3, r3, #32
 8009950:	fa06 f003 	lslle.w	r0, r6, r3
 8009954:	4318      	orrgt	r0, r3
 8009956:	f7f6 fdfd 	bl	8000554 <__aeabi_ui2d>
 800995a:	2301      	movs	r3, #1
 800995c:	4606      	mov	r6, r0
 800995e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009962:	3d01      	subs	r5, #1
 8009964:	930e      	str	r3, [sp, #56]	; 0x38
 8009966:	e76a      	b.n	800983e <_dtoa_r+0x116>
 8009968:	2301      	movs	r3, #1
 800996a:	e7b2      	b.n	80098d2 <_dtoa_r+0x1aa>
 800996c:	900b      	str	r0, [sp, #44]	; 0x2c
 800996e:	e7b1      	b.n	80098d4 <_dtoa_r+0x1ac>
 8009970:	9b04      	ldr	r3, [sp, #16]
 8009972:	9a00      	ldr	r2, [sp, #0]
 8009974:	1a9b      	subs	r3, r3, r2
 8009976:	9304      	str	r3, [sp, #16]
 8009978:	4253      	negs	r3, r2
 800997a:	9307      	str	r3, [sp, #28]
 800997c:	2300      	movs	r3, #0
 800997e:	930a      	str	r3, [sp, #40]	; 0x28
 8009980:	e7bf      	b.n	8009902 <_dtoa_r+0x1da>
 8009982:	2300      	movs	r3, #0
 8009984:	9308      	str	r3, [sp, #32]
 8009986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009988:	2b00      	cmp	r3, #0
 800998a:	dc55      	bgt.n	8009a38 <_dtoa_r+0x310>
 800998c:	2301      	movs	r3, #1
 800998e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009992:	461a      	mov	r2, r3
 8009994:	9209      	str	r2, [sp, #36]	; 0x24
 8009996:	e00c      	b.n	80099b2 <_dtoa_r+0x28a>
 8009998:	2301      	movs	r3, #1
 800999a:	e7f3      	b.n	8009984 <_dtoa_r+0x25c>
 800999c:	2300      	movs	r3, #0
 800999e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099a0:	9308      	str	r3, [sp, #32]
 80099a2:	9b00      	ldr	r3, [sp, #0]
 80099a4:	4413      	add	r3, r2
 80099a6:	9302      	str	r3, [sp, #8]
 80099a8:	3301      	adds	r3, #1
 80099aa:	2b01      	cmp	r3, #1
 80099ac:	9303      	str	r3, [sp, #12]
 80099ae:	bfb8      	it	lt
 80099b0:	2301      	movlt	r3, #1
 80099b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80099b4:	2200      	movs	r2, #0
 80099b6:	6042      	str	r2, [r0, #4]
 80099b8:	2204      	movs	r2, #4
 80099ba:	f102 0614 	add.w	r6, r2, #20
 80099be:	429e      	cmp	r6, r3
 80099c0:	6841      	ldr	r1, [r0, #4]
 80099c2:	d93d      	bls.n	8009a40 <_dtoa_r+0x318>
 80099c4:	4620      	mov	r0, r4
 80099c6:	f001 f839 	bl	800aa3c <_Balloc>
 80099ca:	9001      	str	r0, [sp, #4]
 80099cc:	2800      	cmp	r0, #0
 80099ce:	d13b      	bne.n	8009a48 <_dtoa_r+0x320>
 80099d0:	4b11      	ldr	r3, [pc, #68]	; (8009a18 <_dtoa_r+0x2f0>)
 80099d2:	4602      	mov	r2, r0
 80099d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80099d8:	e6c0      	b.n	800975c <_dtoa_r+0x34>
 80099da:	2301      	movs	r3, #1
 80099dc:	e7df      	b.n	800999e <_dtoa_r+0x276>
 80099de:	bf00      	nop
 80099e0:	636f4361 	.word	0x636f4361
 80099e4:	3fd287a7 	.word	0x3fd287a7
 80099e8:	8b60c8b3 	.word	0x8b60c8b3
 80099ec:	3fc68a28 	.word	0x3fc68a28
 80099f0:	509f79fb 	.word	0x509f79fb
 80099f4:	3fd34413 	.word	0x3fd34413
 80099f8:	0800c64e 	.word	0x0800c64e
 80099fc:	0800c665 	.word	0x0800c665
 8009a00:	7ff00000 	.word	0x7ff00000
 8009a04:	0800c64a 	.word	0x0800c64a
 8009a08:	0800c641 	.word	0x0800c641
 8009a0c:	0800c4c5 	.word	0x0800c4c5
 8009a10:	3ff80000 	.word	0x3ff80000
 8009a14:	0800c7d0 	.word	0x0800c7d0
 8009a18:	0800c6c0 	.word	0x0800c6c0
 8009a1c:	2501      	movs	r5, #1
 8009a1e:	2300      	movs	r3, #0
 8009a20:	9306      	str	r3, [sp, #24]
 8009a22:	9508      	str	r5, [sp, #32]
 8009a24:	f04f 33ff 	mov.w	r3, #4294967295
 8009a28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	2312      	movs	r3, #18
 8009a30:	e7b0      	b.n	8009994 <_dtoa_r+0x26c>
 8009a32:	2301      	movs	r3, #1
 8009a34:	9308      	str	r3, [sp, #32]
 8009a36:	e7f5      	b.n	8009a24 <_dtoa_r+0x2fc>
 8009a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009a3e:	e7b8      	b.n	80099b2 <_dtoa_r+0x28a>
 8009a40:	3101      	adds	r1, #1
 8009a42:	6041      	str	r1, [r0, #4]
 8009a44:	0052      	lsls	r2, r2, #1
 8009a46:	e7b8      	b.n	80099ba <_dtoa_r+0x292>
 8009a48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a4a:	9a01      	ldr	r2, [sp, #4]
 8009a4c:	601a      	str	r2, [r3, #0]
 8009a4e:	9b03      	ldr	r3, [sp, #12]
 8009a50:	2b0e      	cmp	r3, #14
 8009a52:	f200 809d 	bhi.w	8009b90 <_dtoa_r+0x468>
 8009a56:	2d00      	cmp	r5, #0
 8009a58:	f000 809a 	beq.w	8009b90 <_dtoa_r+0x468>
 8009a5c:	9b00      	ldr	r3, [sp, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	dd32      	ble.n	8009ac8 <_dtoa_r+0x3a0>
 8009a62:	4ab7      	ldr	r2, [pc, #732]	; (8009d40 <_dtoa_r+0x618>)
 8009a64:	f003 030f 	and.w	r3, r3, #15
 8009a68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a70:	9b00      	ldr	r3, [sp, #0]
 8009a72:	05d8      	lsls	r0, r3, #23
 8009a74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009a78:	d516      	bpl.n	8009aa8 <_dtoa_r+0x380>
 8009a7a:	4bb2      	ldr	r3, [pc, #712]	; (8009d44 <_dtoa_r+0x61c>)
 8009a7c:	ec51 0b19 	vmov	r0, r1, d9
 8009a80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a84:	f7f6 ff0a 	bl	800089c <__aeabi_ddiv>
 8009a88:	f007 070f 	and.w	r7, r7, #15
 8009a8c:	4682      	mov	sl, r0
 8009a8e:	468b      	mov	fp, r1
 8009a90:	2503      	movs	r5, #3
 8009a92:	4eac      	ldr	r6, [pc, #688]	; (8009d44 <_dtoa_r+0x61c>)
 8009a94:	b957      	cbnz	r7, 8009aac <_dtoa_r+0x384>
 8009a96:	4642      	mov	r2, r8
 8009a98:	464b      	mov	r3, r9
 8009a9a:	4650      	mov	r0, sl
 8009a9c:	4659      	mov	r1, fp
 8009a9e:	f7f6 fefd 	bl	800089c <__aeabi_ddiv>
 8009aa2:	4682      	mov	sl, r0
 8009aa4:	468b      	mov	fp, r1
 8009aa6:	e028      	b.n	8009afa <_dtoa_r+0x3d2>
 8009aa8:	2502      	movs	r5, #2
 8009aaa:	e7f2      	b.n	8009a92 <_dtoa_r+0x36a>
 8009aac:	07f9      	lsls	r1, r7, #31
 8009aae:	d508      	bpl.n	8009ac2 <_dtoa_r+0x39a>
 8009ab0:	4640      	mov	r0, r8
 8009ab2:	4649      	mov	r1, r9
 8009ab4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ab8:	f7f6 fdc6 	bl	8000648 <__aeabi_dmul>
 8009abc:	3501      	adds	r5, #1
 8009abe:	4680      	mov	r8, r0
 8009ac0:	4689      	mov	r9, r1
 8009ac2:	107f      	asrs	r7, r7, #1
 8009ac4:	3608      	adds	r6, #8
 8009ac6:	e7e5      	b.n	8009a94 <_dtoa_r+0x36c>
 8009ac8:	f000 809b 	beq.w	8009c02 <_dtoa_r+0x4da>
 8009acc:	9b00      	ldr	r3, [sp, #0]
 8009ace:	4f9d      	ldr	r7, [pc, #628]	; (8009d44 <_dtoa_r+0x61c>)
 8009ad0:	425e      	negs	r6, r3
 8009ad2:	4b9b      	ldr	r3, [pc, #620]	; (8009d40 <_dtoa_r+0x618>)
 8009ad4:	f006 020f 	and.w	r2, r6, #15
 8009ad8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae0:	ec51 0b19 	vmov	r0, r1, d9
 8009ae4:	f7f6 fdb0 	bl	8000648 <__aeabi_dmul>
 8009ae8:	1136      	asrs	r6, r6, #4
 8009aea:	4682      	mov	sl, r0
 8009aec:	468b      	mov	fp, r1
 8009aee:	2300      	movs	r3, #0
 8009af0:	2502      	movs	r5, #2
 8009af2:	2e00      	cmp	r6, #0
 8009af4:	d17a      	bne.n	8009bec <_dtoa_r+0x4c4>
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d1d3      	bne.n	8009aa2 <_dtoa_r+0x37a>
 8009afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	f000 8082 	beq.w	8009c06 <_dtoa_r+0x4de>
 8009b02:	4b91      	ldr	r3, [pc, #580]	; (8009d48 <_dtoa_r+0x620>)
 8009b04:	2200      	movs	r2, #0
 8009b06:	4650      	mov	r0, sl
 8009b08:	4659      	mov	r1, fp
 8009b0a:	f7f7 f80f 	bl	8000b2c <__aeabi_dcmplt>
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	d079      	beq.n	8009c06 <_dtoa_r+0x4de>
 8009b12:	9b03      	ldr	r3, [sp, #12]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d076      	beq.n	8009c06 <_dtoa_r+0x4de>
 8009b18:	9b02      	ldr	r3, [sp, #8]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	dd36      	ble.n	8009b8c <_dtoa_r+0x464>
 8009b1e:	9b00      	ldr	r3, [sp, #0]
 8009b20:	4650      	mov	r0, sl
 8009b22:	4659      	mov	r1, fp
 8009b24:	1e5f      	subs	r7, r3, #1
 8009b26:	2200      	movs	r2, #0
 8009b28:	4b88      	ldr	r3, [pc, #544]	; (8009d4c <_dtoa_r+0x624>)
 8009b2a:	f7f6 fd8d 	bl	8000648 <__aeabi_dmul>
 8009b2e:	9e02      	ldr	r6, [sp, #8]
 8009b30:	4682      	mov	sl, r0
 8009b32:	468b      	mov	fp, r1
 8009b34:	3501      	adds	r5, #1
 8009b36:	4628      	mov	r0, r5
 8009b38:	f7f6 fd1c 	bl	8000574 <__aeabi_i2d>
 8009b3c:	4652      	mov	r2, sl
 8009b3e:	465b      	mov	r3, fp
 8009b40:	f7f6 fd82 	bl	8000648 <__aeabi_dmul>
 8009b44:	4b82      	ldr	r3, [pc, #520]	; (8009d50 <_dtoa_r+0x628>)
 8009b46:	2200      	movs	r2, #0
 8009b48:	f7f6 fbc8 	bl	80002dc <__adddf3>
 8009b4c:	46d0      	mov	r8, sl
 8009b4e:	46d9      	mov	r9, fp
 8009b50:	4682      	mov	sl, r0
 8009b52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009b56:	2e00      	cmp	r6, #0
 8009b58:	d158      	bne.n	8009c0c <_dtoa_r+0x4e4>
 8009b5a:	4b7e      	ldr	r3, [pc, #504]	; (8009d54 <_dtoa_r+0x62c>)
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	4640      	mov	r0, r8
 8009b60:	4649      	mov	r1, r9
 8009b62:	f7f6 fbb9 	bl	80002d8 <__aeabi_dsub>
 8009b66:	4652      	mov	r2, sl
 8009b68:	465b      	mov	r3, fp
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	4689      	mov	r9, r1
 8009b6e:	f7f6 fffb 	bl	8000b68 <__aeabi_dcmpgt>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	f040 8295 	bne.w	800a0a2 <_dtoa_r+0x97a>
 8009b78:	4652      	mov	r2, sl
 8009b7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009b7e:	4640      	mov	r0, r8
 8009b80:	4649      	mov	r1, r9
 8009b82:	f7f6 ffd3 	bl	8000b2c <__aeabi_dcmplt>
 8009b86:	2800      	cmp	r0, #0
 8009b88:	f040 8289 	bne.w	800a09e <_dtoa_r+0x976>
 8009b8c:	ec5b ab19 	vmov	sl, fp, d9
 8009b90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	f2c0 8148 	blt.w	8009e28 <_dtoa_r+0x700>
 8009b98:	9a00      	ldr	r2, [sp, #0]
 8009b9a:	2a0e      	cmp	r2, #14
 8009b9c:	f300 8144 	bgt.w	8009e28 <_dtoa_r+0x700>
 8009ba0:	4b67      	ldr	r3, [pc, #412]	; (8009d40 <_dtoa_r+0x618>)
 8009ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ba6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	f280 80d5 	bge.w	8009d5c <_dtoa_r+0x634>
 8009bb2:	9b03      	ldr	r3, [sp, #12]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f300 80d1 	bgt.w	8009d5c <_dtoa_r+0x634>
 8009bba:	f040 826f 	bne.w	800a09c <_dtoa_r+0x974>
 8009bbe:	4b65      	ldr	r3, [pc, #404]	; (8009d54 <_dtoa_r+0x62c>)
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	4640      	mov	r0, r8
 8009bc4:	4649      	mov	r1, r9
 8009bc6:	f7f6 fd3f 	bl	8000648 <__aeabi_dmul>
 8009bca:	4652      	mov	r2, sl
 8009bcc:	465b      	mov	r3, fp
 8009bce:	f7f6 ffc1 	bl	8000b54 <__aeabi_dcmpge>
 8009bd2:	9e03      	ldr	r6, [sp, #12]
 8009bd4:	4637      	mov	r7, r6
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	f040 8245 	bne.w	800a066 <_dtoa_r+0x93e>
 8009bdc:	9d01      	ldr	r5, [sp, #4]
 8009bde:	2331      	movs	r3, #49	; 0x31
 8009be0:	f805 3b01 	strb.w	r3, [r5], #1
 8009be4:	9b00      	ldr	r3, [sp, #0]
 8009be6:	3301      	adds	r3, #1
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	e240      	b.n	800a06e <_dtoa_r+0x946>
 8009bec:	07f2      	lsls	r2, r6, #31
 8009bee:	d505      	bpl.n	8009bfc <_dtoa_r+0x4d4>
 8009bf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bf4:	f7f6 fd28 	bl	8000648 <__aeabi_dmul>
 8009bf8:	3501      	adds	r5, #1
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	1076      	asrs	r6, r6, #1
 8009bfe:	3708      	adds	r7, #8
 8009c00:	e777      	b.n	8009af2 <_dtoa_r+0x3ca>
 8009c02:	2502      	movs	r5, #2
 8009c04:	e779      	b.n	8009afa <_dtoa_r+0x3d2>
 8009c06:	9f00      	ldr	r7, [sp, #0]
 8009c08:	9e03      	ldr	r6, [sp, #12]
 8009c0a:	e794      	b.n	8009b36 <_dtoa_r+0x40e>
 8009c0c:	9901      	ldr	r1, [sp, #4]
 8009c0e:	4b4c      	ldr	r3, [pc, #304]	; (8009d40 <_dtoa_r+0x618>)
 8009c10:	4431      	add	r1, r6
 8009c12:	910d      	str	r1, [sp, #52]	; 0x34
 8009c14:	9908      	ldr	r1, [sp, #32]
 8009c16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009c1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c1e:	2900      	cmp	r1, #0
 8009c20:	d043      	beq.n	8009caa <_dtoa_r+0x582>
 8009c22:	494d      	ldr	r1, [pc, #308]	; (8009d58 <_dtoa_r+0x630>)
 8009c24:	2000      	movs	r0, #0
 8009c26:	f7f6 fe39 	bl	800089c <__aeabi_ddiv>
 8009c2a:	4652      	mov	r2, sl
 8009c2c:	465b      	mov	r3, fp
 8009c2e:	f7f6 fb53 	bl	80002d8 <__aeabi_dsub>
 8009c32:	9d01      	ldr	r5, [sp, #4]
 8009c34:	4682      	mov	sl, r0
 8009c36:	468b      	mov	fp, r1
 8009c38:	4649      	mov	r1, r9
 8009c3a:	4640      	mov	r0, r8
 8009c3c:	f7f6 ffb4 	bl	8000ba8 <__aeabi_d2iz>
 8009c40:	4606      	mov	r6, r0
 8009c42:	f7f6 fc97 	bl	8000574 <__aeabi_i2d>
 8009c46:	4602      	mov	r2, r0
 8009c48:	460b      	mov	r3, r1
 8009c4a:	4640      	mov	r0, r8
 8009c4c:	4649      	mov	r1, r9
 8009c4e:	f7f6 fb43 	bl	80002d8 <__aeabi_dsub>
 8009c52:	3630      	adds	r6, #48	; 0x30
 8009c54:	f805 6b01 	strb.w	r6, [r5], #1
 8009c58:	4652      	mov	r2, sl
 8009c5a:	465b      	mov	r3, fp
 8009c5c:	4680      	mov	r8, r0
 8009c5e:	4689      	mov	r9, r1
 8009c60:	f7f6 ff64 	bl	8000b2c <__aeabi_dcmplt>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	d163      	bne.n	8009d30 <_dtoa_r+0x608>
 8009c68:	4642      	mov	r2, r8
 8009c6a:	464b      	mov	r3, r9
 8009c6c:	4936      	ldr	r1, [pc, #216]	; (8009d48 <_dtoa_r+0x620>)
 8009c6e:	2000      	movs	r0, #0
 8009c70:	f7f6 fb32 	bl	80002d8 <__aeabi_dsub>
 8009c74:	4652      	mov	r2, sl
 8009c76:	465b      	mov	r3, fp
 8009c78:	f7f6 ff58 	bl	8000b2c <__aeabi_dcmplt>
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	f040 80b5 	bne.w	8009dec <_dtoa_r+0x6c4>
 8009c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c84:	429d      	cmp	r5, r3
 8009c86:	d081      	beq.n	8009b8c <_dtoa_r+0x464>
 8009c88:	4b30      	ldr	r3, [pc, #192]	; (8009d4c <_dtoa_r+0x624>)
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	4650      	mov	r0, sl
 8009c8e:	4659      	mov	r1, fp
 8009c90:	f7f6 fcda 	bl	8000648 <__aeabi_dmul>
 8009c94:	4b2d      	ldr	r3, [pc, #180]	; (8009d4c <_dtoa_r+0x624>)
 8009c96:	4682      	mov	sl, r0
 8009c98:	468b      	mov	fp, r1
 8009c9a:	4640      	mov	r0, r8
 8009c9c:	4649      	mov	r1, r9
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f7f6 fcd2 	bl	8000648 <__aeabi_dmul>
 8009ca4:	4680      	mov	r8, r0
 8009ca6:	4689      	mov	r9, r1
 8009ca8:	e7c6      	b.n	8009c38 <_dtoa_r+0x510>
 8009caa:	4650      	mov	r0, sl
 8009cac:	4659      	mov	r1, fp
 8009cae:	f7f6 fccb 	bl	8000648 <__aeabi_dmul>
 8009cb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cb4:	9d01      	ldr	r5, [sp, #4]
 8009cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cb8:	4682      	mov	sl, r0
 8009cba:	468b      	mov	fp, r1
 8009cbc:	4649      	mov	r1, r9
 8009cbe:	4640      	mov	r0, r8
 8009cc0:	f7f6 ff72 	bl	8000ba8 <__aeabi_d2iz>
 8009cc4:	4606      	mov	r6, r0
 8009cc6:	f7f6 fc55 	bl	8000574 <__aeabi_i2d>
 8009cca:	3630      	adds	r6, #48	; 0x30
 8009ccc:	4602      	mov	r2, r0
 8009cce:	460b      	mov	r3, r1
 8009cd0:	4640      	mov	r0, r8
 8009cd2:	4649      	mov	r1, r9
 8009cd4:	f7f6 fb00 	bl	80002d8 <__aeabi_dsub>
 8009cd8:	f805 6b01 	strb.w	r6, [r5], #1
 8009cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cde:	429d      	cmp	r5, r3
 8009ce0:	4680      	mov	r8, r0
 8009ce2:	4689      	mov	r9, r1
 8009ce4:	f04f 0200 	mov.w	r2, #0
 8009ce8:	d124      	bne.n	8009d34 <_dtoa_r+0x60c>
 8009cea:	4b1b      	ldr	r3, [pc, #108]	; (8009d58 <_dtoa_r+0x630>)
 8009cec:	4650      	mov	r0, sl
 8009cee:	4659      	mov	r1, fp
 8009cf0:	f7f6 faf4 	bl	80002dc <__adddf3>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	4640      	mov	r0, r8
 8009cfa:	4649      	mov	r1, r9
 8009cfc:	f7f6 ff34 	bl	8000b68 <__aeabi_dcmpgt>
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d173      	bne.n	8009dec <_dtoa_r+0x6c4>
 8009d04:	4652      	mov	r2, sl
 8009d06:	465b      	mov	r3, fp
 8009d08:	4913      	ldr	r1, [pc, #76]	; (8009d58 <_dtoa_r+0x630>)
 8009d0a:	2000      	movs	r0, #0
 8009d0c:	f7f6 fae4 	bl	80002d8 <__aeabi_dsub>
 8009d10:	4602      	mov	r2, r0
 8009d12:	460b      	mov	r3, r1
 8009d14:	4640      	mov	r0, r8
 8009d16:	4649      	mov	r1, r9
 8009d18:	f7f6 ff08 	bl	8000b2c <__aeabi_dcmplt>
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	f43f af35 	beq.w	8009b8c <_dtoa_r+0x464>
 8009d22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009d24:	1e6b      	subs	r3, r5, #1
 8009d26:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d28:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009d2c:	2b30      	cmp	r3, #48	; 0x30
 8009d2e:	d0f8      	beq.n	8009d22 <_dtoa_r+0x5fa>
 8009d30:	9700      	str	r7, [sp, #0]
 8009d32:	e049      	b.n	8009dc8 <_dtoa_r+0x6a0>
 8009d34:	4b05      	ldr	r3, [pc, #20]	; (8009d4c <_dtoa_r+0x624>)
 8009d36:	f7f6 fc87 	bl	8000648 <__aeabi_dmul>
 8009d3a:	4680      	mov	r8, r0
 8009d3c:	4689      	mov	r9, r1
 8009d3e:	e7bd      	b.n	8009cbc <_dtoa_r+0x594>
 8009d40:	0800c7d0 	.word	0x0800c7d0
 8009d44:	0800c7a8 	.word	0x0800c7a8
 8009d48:	3ff00000 	.word	0x3ff00000
 8009d4c:	40240000 	.word	0x40240000
 8009d50:	401c0000 	.word	0x401c0000
 8009d54:	40140000 	.word	0x40140000
 8009d58:	3fe00000 	.word	0x3fe00000
 8009d5c:	9d01      	ldr	r5, [sp, #4]
 8009d5e:	4656      	mov	r6, sl
 8009d60:	465f      	mov	r7, fp
 8009d62:	4642      	mov	r2, r8
 8009d64:	464b      	mov	r3, r9
 8009d66:	4630      	mov	r0, r6
 8009d68:	4639      	mov	r1, r7
 8009d6a:	f7f6 fd97 	bl	800089c <__aeabi_ddiv>
 8009d6e:	f7f6 ff1b 	bl	8000ba8 <__aeabi_d2iz>
 8009d72:	4682      	mov	sl, r0
 8009d74:	f7f6 fbfe 	bl	8000574 <__aeabi_i2d>
 8009d78:	4642      	mov	r2, r8
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	f7f6 fc64 	bl	8000648 <__aeabi_dmul>
 8009d80:	4602      	mov	r2, r0
 8009d82:	460b      	mov	r3, r1
 8009d84:	4630      	mov	r0, r6
 8009d86:	4639      	mov	r1, r7
 8009d88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009d8c:	f7f6 faa4 	bl	80002d8 <__aeabi_dsub>
 8009d90:	f805 6b01 	strb.w	r6, [r5], #1
 8009d94:	9e01      	ldr	r6, [sp, #4]
 8009d96:	9f03      	ldr	r7, [sp, #12]
 8009d98:	1bae      	subs	r6, r5, r6
 8009d9a:	42b7      	cmp	r7, r6
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	460b      	mov	r3, r1
 8009da0:	d135      	bne.n	8009e0e <_dtoa_r+0x6e6>
 8009da2:	f7f6 fa9b 	bl	80002dc <__adddf3>
 8009da6:	4642      	mov	r2, r8
 8009da8:	464b      	mov	r3, r9
 8009daa:	4606      	mov	r6, r0
 8009dac:	460f      	mov	r7, r1
 8009dae:	f7f6 fedb 	bl	8000b68 <__aeabi_dcmpgt>
 8009db2:	b9d0      	cbnz	r0, 8009dea <_dtoa_r+0x6c2>
 8009db4:	4642      	mov	r2, r8
 8009db6:	464b      	mov	r3, r9
 8009db8:	4630      	mov	r0, r6
 8009dba:	4639      	mov	r1, r7
 8009dbc:	f7f6 feac 	bl	8000b18 <__aeabi_dcmpeq>
 8009dc0:	b110      	cbz	r0, 8009dc8 <_dtoa_r+0x6a0>
 8009dc2:	f01a 0f01 	tst.w	sl, #1
 8009dc6:	d110      	bne.n	8009dea <_dtoa_r+0x6c2>
 8009dc8:	4620      	mov	r0, r4
 8009dca:	ee18 1a10 	vmov	r1, s16
 8009dce:	f000 fe75 	bl	800aabc <_Bfree>
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	9800      	ldr	r0, [sp, #0]
 8009dd6:	702b      	strb	r3, [r5, #0]
 8009dd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dda:	3001      	adds	r0, #1
 8009ddc:	6018      	str	r0, [r3, #0]
 8009dde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f43f acf1 	beq.w	80097c8 <_dtoa_r+0xa0>
 8009de6:	601d      	str	r5, [r3, #0]
 8009de8:	e4ee      	b.n	80097c8 <_dtoa_r+0xa0>
 8009dea:	9f00      	ldr	r7, [sp, #0]
 8009dec:	462b      	mov	r3, r5
 8009dee:	461d      	mov	r5, r3
 8009df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009df4:	2a39      	cmp	r2, #57	; 0x39
 8009df6:	d106      	bne.n	8009e06 <_dtoa_r+0x6de>
 8009df8:	9a01      	ldr	r2, [sp, #4]
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d1f7      	bne.n	8009dee <_dtoa_r+0x6c6>
 8009dfe:	9901      	ldr	r1, [sp, #4]
 8009e00:	2230      	movs	r2, #48	; 0x30
 8009e02:	3701      	adds	r7, #1
 8009e04:	700a      	strb	r2, [r1, #0]
 8009e06:	781a      	ldrb	r2, [r3, #0]
 8009e08:	3201      	adds	r2, #1
 8009e0a:	701a      	strb	r2, [r3, #0]
 8009e0c:	e790      	b.n	8009d30 <_dtoa_r+0x608>
 8009e0e:	4ba6      	ldr	r3, [pc, #664]	; (800a0a8 <_dtoa_r+0x980>)
 8009e10:	2200      	movs	r2, #0
 8009e12:	f7f6 fc19 	bl	8000648 <__aeabi_dmul>
 8009e16:	2200      	movs	r2, #0
 8009e18:	2300      	movs	r3, #0
 8009e1a:	4606      	mov	r6, r0
 8009e1c:	460f      	mov	r7, r1
 8009e1e:	f7f6 fe7b 	bl	8000b18 <__aeabi_dcmpeq>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	d09d      	beq.n	8009d62 <_dtoa_r+0x63a>
 8009e26:	e7cf      	b.n	8009dc8 <_dtoa_r+0x6a0>
 8009e28:	9a08      	ldr	r2, [sp, #32]
 8009e2a:	2a00      	cmp	r2, #0
 8009e2c:	f000 80d7 	beq.w	8009fde <_dtoa_r+0x8b6>
 8009e30:	9a06      	ldr	r2, [sp, #24]
 8009e32:	2a01      	cmp	r2, #1
 8009e34:	f300 80ba 	bgt.w	8009fac <_dtoa_r+0x884>
 8009e38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e3a:	2a00      	cmp	r2, #0
 8009e3c:	f000 80b2 	beq.w	8009fa4 <_dtoa_r+0x87c>
 8009e40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009e44:	9e07      	ldr	r6, [sp, #28]
 8009e46:	9d04      	ldr	r5, [sp, #16]
 8009e48:	9a04      	ldr	r2, [sp, #16]
 8009e4a:	441a      	add	r2, r3
 8009e4c:	9204      	str	r2, [sp, #16]
 8009e4e:	9a05      	ldr	r2, [sp, #20]
 8009e50:	2101      	movs	r1, #1
 8009e52:	441a      	add	r2, r3
 8009e54:	4620      	mov	r0, r4
 8009e56:	9205      	str	r2, [sp, #20]
 8009e58:	f000 ff32 	bl	800acc0 <__i2b>
 8009e5c:	4607      	mov	r7, r0
 8009e5e:	2d00      	cmp	r5, #0
 8009e60:	dd0c      	ble.n	8009e7c <_dtoa_r+0x754>
 8009e62:	9b05      	ldr	r3, [sp, #20]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	dd09      	ble.n	8009e7c <_dtoa_r+0x754>
 8009e68:	42ab      	cmp	r3, r5
 8009e6a:	9a04      	ldr	r2, [sp, #16]
 8009e6c:	bfa8      	it	ge
 8009e6e:	462b      	movge	r3, r5
 8009e70:	1ad2      	subs	r2, r2, r3
 8009e72:	9204      	str	r2, [sp, #16]
 8009e74:	9a05      	ldr	r2, [sp, #20]
 8009e76:	1aed      	subs	r5, r5, r3
 8009e78:	1ad3      	subs	r3, r2, r3
 8009e7a:	9305      	str	r3, [sp, #20]
 8009e7c:	9b07      	ldr	r3, [sp, #28]
 8009e7e:	b31b      	cbz	r3, 8009ec8 <_dtoa_r+0x7a0>
 8009e80:	9b08      	ldr	r3, [sp, #32]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 80af 	beq.w	8009fe6 <_dtoa_r+0x8be>
 8009e88:	2e00      	cmp	r6, #0
 8009e8a:	dd13      	ble.n	8009eb4 <_dtoa_r+0x78c>
 8009e8c:	4639      	mov	r1, r7
 8009e8e:	4632      	mov	r2, r6
 8009e90:	4620      	mov	r0, r4
 8009e92:	f000 ffd5 	bl	800ae40 <__pow5mult>
 8009e96:	ee18 2a10 	vmov	r2, s16
 8009e9a:	4601      	mov	r1, r0
 8009e9c:	4607      	mov	r7, r0
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	f000 ff24 	bl	800acec <__multiply>
 8009ea4:	ee18 1a10 	vmov	r1, s16
 8009ea8:	4680      	mov	r8, r0
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f000 fe06 	bl	800aabc <_Bfree>
 8009eb0:	ee08 8a10 	vmov	s16, r8
 8009eb4:	9b07      	ldr	r3, [sp, #28]
 8009eb6:	1b9a      	subs	r2, r3, r6
 8009eb8:	d006      	beq.n	8009ec8 <_dtoa_r+0x7a0>
 8009eba:	ee18 1a10 	vmov	r1, s16
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f000 ffbe 	bl	800ae40 <__pow5mult>
 8009ec4:	ee08 0a10 	vmov	s16, r0
 8009ec8:	2101      	movs	r1, #1
 8009eca:	4620      	mov	r0, r4
 8009ecc:	f000 fef8 	bl	800acc0 <__i2b>
 8009ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	4606      	mov	r6, r0
 8009ed6:	f340 8088 	ble.w	8009fea <_dtoa_r+0x8c2>
 8009eda:	461a      	mov	r2, r3
 8009edc:	4601      	mov	r1, r0
 8009ede:	4620      	mov	r0, r4
 8009ee0:	f000 ffae 	bl	800ae40 <__pow5mult>
 8009ee4:	9b06      	ldr	r3, [sp, #24]
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	4606      	mov	r6, r0
 8009eea:	f340 8081 	ble.w	8009ff0 <_dtoa_r+0x8c8>
 8009eee:	f04f 0800 	mov.w	r8, #0
 8009ef2:	6933      	ldr	r3, [r6, #16]
 8009ef4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009ef8:	6918      	ldr	r0, [r3, #16]
 8009efa:	f000 fe91 	bl	800ac20 <__hi0bits>
 8009efe:	f1c0 0020 	rsb	r0, r0, #32
 8009f02:	9b05      	ldr	r3, [sp, #20]
 8009f04:	4418      	add	r0, r3
 8009f06:	f010 001f 	ands.w	r0, r0, #31
 8009f0a:	f000 8092 	beq.w	800a032 <_dtoa_r+0x90a>
 8009f0e:	f1c0 0320 	rsb	r3, r0, #32
 8009f12:	2b04      	cmp	r3, #4
 8009f14:	f340 808a 	ble.w	800a02c <_dtoa_r+0x904>
 8009f18:	f1c0 001c 	rsb	r0, r0, #28
 8009f1c:	9b04      	ldr	r3, [sp, #16]
 8009f1e:	4403      	add	r3, r0
 8009f20:	9304      	str	r3, [sp, #16]
 8009f22:	9b05      	ldr	r3, [sp, #20]
 8009f24:	4403      	add	r3, r0
 8009f26:	4405      	add	r5, r0
 8009f28:	9305      	str	r3, [sp, #20]
 8009f2a:	9b04      	ldr	r3, [sp, #16]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	dd07      	ble.n	8009f40 <_dtoa_r+0x818>
 8009f30:	ee18 1a10 	vmov	r1, s16
 8009f34:	461a      	mov	r2, r3
 8009f36:	4620      	mov	r0, r4
 8009f38:	f000 ffdc 	bl	800aef4 <__lshift>
 8009f3c:	ee08 0a10 	vmov	s16, r0
 8009f40:	9b05      	ldr	r3, [sp, #20]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	dd05      	ble.n	8009f52 <_dtoa_r+0x82a>
 8009f46:	4631      	mov	r1, r6
 8009f48:	461a      	mov	r2, r3
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f000 ffd2 	bl	800aef4 <__lshift>
 8009f50:	4606      	mov	r6, r0
 8009f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d06e      	beq.n	800a036 <_dtoa_r+0x90e>
 8009f58:	ee18 0a10 	vmov	r0, s16
 8009f5c:	4631      	mov	r1, r6
 8009f5e:	f001 f839 	bl	800afd4 <__mcmp>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	da67      	bge.n	800a036 <_dtoa_r+0x90e>
 8009f66:	9b00      	ldr	r3, [sp, #0]
 8009f68:	3b01      	subs	r3, #1
 8009f6a:	ee18 1a10 	vmov	r1, s16
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	220a      	movs	r2, #10
 8009f72:	2300      	movs	r3, #0
 8009f74:	4620      	mov	r0, r4
 8009f76:	f000 fdc3 	bl	800ab00 <__multadd>
 8009f7a:	9b08      	ldr	r3, [sp, #32]
 8009f7c:	ee08 0a10 	vmov	s16, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f000 81b1 	beq.w	800a2e8 <_dtoa_r+0xbc0>
 8009f86:	2300      	movs	r3, #0
 8009f88:	4639      	mov	r1, r7
 8009f8a:	220a      	movs	r2, #10
 8009f8c:	4620      	mov	r0, r4
 8009f8e:	f000 fdb7 	bl	800ab00 <__multadd>
 8009f92:	9b02      	ldr	r3, [sp, #8]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	4607      	mov	r7, r0
 8009f98:	f300 808e 	bgt.w	800a0b8 <_dtoa_r+0x990>
 8009f9c:	9b06      	ldr	r3, [sp, #24]
 8009f9e:	2b02      	cmp	r3, #2
 8009fa0:	dc51      	bgt.n	800a046 <_dtoa_r+0x91e>
 8009fa2:	e089      	b.n	800a0b8 <_dtoa_r+0x990>
 8009fa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009faa:	e74b      	b.n	8009e44 <_dtoa_r+0x71c>
 8009fac:	9b03      	ldr	r3, [sp, #12]
 8009fae:	1e5e      	subs	r6, r3, #1
 8009fb0:	9b07      	ldr	r3, [sp, #28]
 8009fb2:	42b3      	cmp	r3, r6
 8009fb4:	bfbf      	itttt	lt
 8009fb6:	9b07      	ldrlt	r3, [sp, #28]
 8009fb8:	9607      	strlt	r6, [sp, #28]
 8009fba:	1af2      	sublt	r2, r6, r3
 8009fbc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009fbe:	bfb6      	itet	lt
 8009fc0:	189b      	addlt	r3, r3, r2
 8009fc2:	1b9e      	subge	r6, r3, r6
 8009fc4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009fc6:	9b03      	ldr	r3, [sp, #12]
 8009fc8:	bfb8      	it	lt
 8009fca:	2600      	movlt	r6, #0
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	bfb7      	itett	lt
 8009fd0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009fd4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009fd8:	1a9d      	sublt	r5, r3, r2
 8009fda:	2300      	movlt	r3, #0
 8009fdc:	e734      	b.n	8009e48 <_dtoa_r+0x720>
 8009fde:	9e07      	ldr	r6, [sp, #28]
 8009fe0:	9d04      	ldr	r5, [sp, #16]
 8009fe2:	9f08      	ldr	r7, [sp, #32]
 8009fe4:	e73b      	b.n	8009e5e <_dtoa_r+0x736>
 8009fe6:	9a07      	ldr	r2, [sp, #28]
 8009fe8:	e767      	b.n	8009eba <_dtoa_r+0x792>
 8009fea:	9b06      	ldr	r3, [sp, #24]
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	dc18      	bgt.n	800a022 <_dtoa_r+0x8fa>
 8009ff0:	f1ba 0f00 	cmp.w	sl, #0
 8009ff4:	d115      	bne.n	800a022 <_dtoa_r+0x8fa>
 8009ff6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ffa:	b993      	cbnz	r3, 800a022 <_dtoa_r+0x8fa>
 8009ffc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a000:	0d1b      	lsrs	r3, r3, #20
 800a002:	051b      	lsls	r3, r3, #20
 800a004:	b183      	cbz	r3, 800a028 <_dtoa_r+0x900>
 800a006:	9b04      	ldr	r3, [sp, #16]
 800a008:	3301      	adds	r3, #1
 800a00a:	9304      	str	r3, [sp, #16]
 800a00c:	9b05      	ldr	r3, [sp, #20]
 800a00e:	3301      	adds	r3, #1
 800a010:	9305      	str	r3, [sp, #20]
 800a012:	f04f 0801 	mov.w	r8, #1
 800a016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f47f af6a 	bne.w	8009ef2 <_dtoa_r+0x7ca>
 800a01e:	2001      	movs	r0, #1
 800a020:	e76f      	b.n	8009f02 <_dtoa_r+0x7da>
 800a022:	f04f 0800 	mov.w	r8, #0
 800a026:	e7f6      	b.n	800a016 <_dtoa_r+0x8ee>
 800a028:	4698      	mov	r8, r3
 800a02a:	e7f4      	b.n	800a016 <_dtoa_r+0x8ee>
 800a02c:	f43f af7d 	beq.w	8009f2a <_dtoa_r+0x802>
 800a030:	4618      	mov	r0, r3
 800a032:	301c      	adds	r0, #28
 800a034:	e772      	b.n	8009f1c <_dtoa_r+0x7f4>
 800a036:	9b03      	ldr	r3, [sp, #12]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	dc37      	bgt.n	800a0ac <_dtoa_r+0x984>
 800a03c:	9b06      	ldr	r3, [sp, #24]
 800a03e:	2b02      	cmp	r3, #2
 800a040:	dd34      	ble.n	800a0ac <_dtoa_r+0x984>
 800a042:	9b03      	ldr	r3, [sp, #12]
 800a044:	9302      	str	r3, [sp, #8]
 800a046:	9b02      	ldr	r3, [sp, #8]
 800a048:	b96b      	cbnz	r3, 800a066 <_dtoa_r+0x93e>
 800a04a:	4631      	mov	r1, r6
 800a04c:	2205      	movs	r2, #5
 800a04e:	4620      	mov	r0, r4
 800a050:	f000 fd56 	bl	800ab00 <__multadd>
 800a054:	4601      	mov	r1, r0
 800a056:	4606      	mov	r6, r0
 800a058:	ee18 0a10 	vmov	r0, s16
 800a05c:	f000 ffba 	bl	800afd4 <__mcmp>
 800a060:	2800      	cmp	r0, #0
 800a062:	f73f adbb 	bgt.w	8009bdc <_dtoa_r+0x4b4>
 800a066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a068:	9d01      	ldr	r5, [sp, #4]
 800a06a:	43db      	mvns	r3, r3
 800a06c:	9300      	str	r3, [sp, #0]
 800a06e:	f04f 0800 	mov.w	r8, #0
 800a072:	4631      	mov	r1, r6
 800a074:	4620      	mov	r0, r4
 800a076:	f000 fd21 	bl	800aabc <_Bfree>
 800a07a:	2f00      	cmp	r7, #0
 800a07c:	f43f aea4 	beq.w	8009dc8 <_dtoa_r+0x6a0>
 800a080:	f1b8 0f00 	cmp.w	r8, #0
 800a084:	d005      	beq.n	800a092 <_dtoa_r+0x96a>
 800a086:	45b8      	cmp	r8, r7
 800a088:	d003      	beq.n	800a092 <_dtoa_r+0x96a>
 800a08a:	4641      	mov	r1, r8
 800a08c:	4620      	mov	r0, r4
 800a08e:	f000 fd15 	bl	800aabc <_Bfree>
 800a092:	4639      	mov	r1, r7
 800a094:	4620      	mov	r0, r4
 800a096:	f000 fd11 	bl	800aabc <_Bfree>
 800a09a:	e695      	b.n	8009dc8 <_dtoa_r+0x6a0>
 800a09c:	2600      	movs	r6, #0
 800a09e:	4637      	mov	r7, r6
 800a0a0:	e7e1      	b.n	800a066 <_dtoa_r+0x93e>
 800a0a2:	9700      	str	r7, [sp, #0]
 800a0a4:	4637      	mov	r7, r6
 800a0a6:	e599      	b.n	8009bdc <_dtoa_r+0x4b4>
 800a0a8:	40240000 	.word	0x40240000
 800a0ac:	9b08      	ldr	r3, [sp, #32]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	f000 80ca 	beq.w	800a248 <_dtoa_r+0xb20>
 800a0b4:	9b03      	ldr	r3, [sp, #12]
 800a0b6:	9302      	str	r3, [sp, #8]
 800a0b8:	2d00      	cmp	r5, #0
 800a0ba:	dd05      	ble.n	800a0c8 <_dtoa_r+0x9a0>
 800a0bc:	4639      	mov	r1, r7
 800a0be:	462a      	mov	r2, r5
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f000 ff17 	bl	800aef4 <__lshift>
 800a0c6:	4607      	mov	r7, r0
 800a0c8:	f1b8 0f00 	cmp.w	r8, #0
 800a0cc:	d05b      	beq.n	800a186 <_dtoa_r+0xa5e>
 800a0ce:	6879      	ldr	r1, [r7, #4]
 800a0d0:	4620      	mov	r0, r4
 800a0d2:	f000 fcb3 	bl	800aa3c <_Balloc>
 800a0d6:	4605      	mov	r5, r0
 800a0d8:	b928      	cbnz	r0, 800a0e6 <_dtoa_r+0x9be>
 800a0da:	4b87      	ldr	r3, [pc, #540]	; (800a2f8 <_dtoa_r+0xbd0>)
 800a0dc:	4602      	mov	r2, r0
 800a0de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a0e2:	f7ff bb3b 	b.w	800975c <_dtoa_r+0x34>
 800a0e6:	693a      	ldr	r2, [r7, #16]
 800a0e8:	3202      	adds	r2, #2
 800a0ea:	0092      	lsls	r2, r2, #2
 800a0ec:	f107 010c 	add.w	r1, r7, #12
 800a0f0:	300c      	adds	r0, #12
 800a0f2:	f000 fc95 	bl	800aa20 <memcpy>
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	f000 fefa 	bl	800aef4 <__lshift>
 800a100:	9b01      	ldr	r3, [sp, #4]
 800a102:	f103 0901 	add.w	r9, r3, #1
 800a106:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a10a:	4413      	add	r3, r2
 800a10c:	9305      	str	r3, [sp, #20]
 800a10e:	f00a 0301 	and.w	r3, sl, #1
 800a112:	46b8      	mov	r8, r7
 800a114:	9304      	str	r3, [sp, #16]
 800a116:	4607      	mov	r7, r0
 800a118:	4631      	mov	r1, r6
 800a11a:	ee18 0a10 	vmov	r0, s16
 800a11e:	f7ff fa77 	bl	8009610 <quorem>
 800a122:	4641      	mov	r1, r8
 800a124:	9002      	str	r0, [sp, #8]
 800a126:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a12a:	ee18 0a10 	vmov	r0, s16
 800a12e:	f000 ff51 	bl	800afd4 <__mcmp>
 800a132:	463a      	mov	r2, r7
 800a134:	9003      	str	r0, [sp, #12]
 800a136:	4631      	mov	r1, r6
 800a138:	4620      	mov	r0, r4
 800a13a:	f000 ff67 	bl	800b00c <__mdiff>
 800a13e:	68c2      	ldr	r2, [r0, #12]
 800a140:	f109 3bff 	add.w	fp, r9, #4294967295
 800a144:	4605      	mov	r5, r0
 800a146:	bb02      	cbnz	r2, 800a18a <_dtoa_r+0xa62>
 800a148:	4601      	mov	r1, r0
 800a14a:	ee18 0a10 	vmov	r0, s16
 800a14e:	f000 ff41 	bl	800afd4 <__mcmp>
 800a152:	4602      	mov	r2, r0
 800a154:	4629      	mov	r1, r5
 800a156:	4620      	mov	r0, r4
 800a158:	9207      	str	r2, [sp, #28]
 800a15a:	f000 fcaf 	bl	800aabc <_Bfree>
 800a15e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a162:	ea43 0102 	orr.w	r1, r3, r2
 800a166:	9b04      	ldr	r3, [sp, #16]
 800a168:	430b      	orrs	r3, r1
 800a16a:	464d      	mov	r5, r9
 800a16c:	d10f      	bne.n	800a18e <_dtoa_r+0xa66>
 800a16e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a172:	d02a      	beq.n	800a1ca <_dtoa_r+0xaa2>
 800a174:	9b03      	ldr	r3, [sp, #12]
 800a176:	2b00      	cmp	r3, #0
 800a178:	dd02      	ble.n	800a180 <_dtoa_r+0xa58>
 800a17a:	9b02      	ldr	r3, [sp, #8]
 800a17c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a180:	f88b a000 	strb.w	sl, [fp]
 800a184:	e775      	b.n	800a072 <_dtoa_r+0x94a>
 800a186:	4638      	mov	r0, r7
 800a188:	e7ba      	b.n	800a100 <_dtoa_r+0x9d8>
 800a18a:	2201      	movs	r2, #1
 800a18c:	e7e2      	b.n	800a154 <_dtoa_r+0xa2c>
 800a18e:	9b03      	ldr	r3, [sp, #12]
 800a190:	2b00      	cmp	r3, #0
 800a192:	db04      	blt.n	800a19e <_dtoa_r+0xa76>
 800a194:	9906      	ldr	r1, [sp, #24]
 800a196:	430b      	orrs	r3, r1
 800a198:	9904      	ldr	r1, [sp, #16]
 800a19a:	430b      	orrs	r3, r1
 800a19c:	d122      	bne.n	800a1e4 <_dtoa_r+0xabc>
 800a19e:	2a00      	cmp	r2, #0
 800a1a0:	ddee      	ble.n	800a180 <_dtoa_r+0xa58>
 800a1a2:	ee18 1a10 	vmov	r1, s16
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	f000 fea3 	bl	800aef4 <__lshift>
 800a1ae:	4631      	mov	r1, r6
 800a1b0:	ee08 0a10 	vmov	s16, r0
 800a1b4:	f000 ff0e 	bl	800afd4 <__mcmp>
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	dc03      	bgt.n	800a1c4 <_dtoa_r+0xa9c>
 800a1bc:	d1e0      	bne.n	800a180 <_dtoa_r+0xa58>
 800a1be:	f01a 0f01 	tst.w	sl, #1
 800a1c2:	d0dd      	beq.n	800a180 <_dtoa_r+0xa58>
 800a1c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a1c8:	d1d7      	bne.n	800a17a <_dtoa_r+0xa52>
 800a1ca:	2339      	movs	r3, #57	; 0x39
 800a1cc:	f88b 3000 	strb.w	r3, [fp]
 800a1d0:	462b      	mov	r3, r5
 800a1d2:	461d      	mov	r5, r3
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a1da:	2a39      	cmp	r2, #57	; 0x39
 800a1dc:	d071      	beq.n	800a2c2 <_dtoa_r+0xb9a>
 800a1de:	3201      	adds	r2, #1
 800a1e0:	701a      	strb	r2, [r3, #0]
 800a1e2:	e746      	b.n	800a072 <_dtoa_r+0x94a>
 800a1e4:	2a00      	cmp	r2, #0
 800a1e6:	dd07      	ble.n	800a1f8 <_dtoa_r+0xad0>
 800a1e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a1ec:	d0ed      	beq.n	800a1ca <_dtoa_r+0xaa2>
 800a1ee:	f10a 0301 	add.w	r3, sl, #1
 800a1f2:	f88b 3000 	strb.w	r3, [fp]
 800a1f6:	e73c      	b.n	800a072 <_dtoa_r+0x94a>
 800a1f8:	9b05      	ldr	r3, [sp, #20]
 800a1fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a1fe:	4599      	cmp	r9, r3
 800a200:	d047      	beq.n	800a292 <_dtoa_r+0xb6a>
 800a202:	ee18 1a10 	vmov	r1, s16
 800a206:	2300      	movs	r3, #0
 800a208:	220a      	movs	r2, #10
 800a20a:	4620      	mov	r0, r4
 800a20c:	f000 fc78 	bl	800ab00 <__multadd>
 800a210:	45b8      	cmp	r8, r7
 800a212:	ee08 0a10 	vmov	s16, r0
 800a216:	f04f 0300 	mov.w	r3, #0
 800a21a:	f04f 020a 	mov.w	r2, #10
 800a21e:	4641      	mov	r1, r8
 800a220:	4620      	mov	r0, r4
 800a222:	d106      	bne.n	800a232 <_dtoa_r+0xb0a>
 800a224:	f000 fc6c 	bl	800ab00 <__multadd>
 800a228:	4680      	mov	r8, r0
 800a22a:	4607      	mov	r7, r0
 800a22c:	f109 0901 	add.w	r9, r9, #1
 800a230:	e772      	b.n	800a118 <_dtoa_r+0x9f0>
 800a232:	f000 fc65 	bl	800ab00 <__multadd>
 800a236:	4639      	mov	r1, r7
 800a238:	4680      	mov	r8, r0
 800a23a:	2300      	movs	r3, #0
 800a23c:	220a      	movs	r2, #10
 800a23e:	4620      	mov	r0, r4
 800a240:	f000 fc5e 	bl	800ab00 <__multadd>
 800a244:	4607      	mov	r7, r0
 800a246:	e7f1      	b.n	800a22c <_dtoa_r+0xb04>
 800a248:	9b03      	ldr	r3, [sp, #12]
 800a24a:	9302      	str	r3, [sp, #8]
 800a24c:	9d01      	ldr	r5, [sp, #4]
 800a24e:	ee18 0a10 	vmov	r0, s16
 800a252:	4631      	mov	r1, r6
 800a254:	f7ff f9dc 	bl	8009610 <quorem>
 800a258:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a25c:	9b01      	ldr	r3, [sp, #4]
 800a25e:	f805 ab01 	strb.w	sl, [r5], #1
 800a262:	1aea      	subs	r2, r5, r3
 800a264:	9b02      	ldr	r3, [sp, #8]
 800a266:	4293      	cmp	r3, r2
 800a268:	dd09      	ble.n	800a27e <_dtoa_r+0xb56>
 800a26a:	ee18 1a10 	vmov	r1, s16
 800a26e:	2300      	movs	r3, #0
 800a270:	220a      	movs	r2, #10
 800a272:	4620      	mov	r0, r4
 800a274:	f000 fc44 	bl	800ab00 <__multadd>
 800a278:	ee08 0a10 	vmov	s16, r0
 800a27c:	e7e7      	b.n	800a24e <_dtoa_r+0xb26>
 800a27e:	9b02      	ldr	r3, [sp, #8]
 800a280:	2b00      	cmp	r3, #0
 800a282:	bfc8      	it	gt
 800a284:	461d      	movgt	r5, r3
 800a286:	9b01      	ldr	r3, [sp, #4]
 800a288:	bfd8      	it	le
 800a28a:	2501      	movle	r5, #1
 800a28c:	441d      	add	r5, r3
 800a28e:	f04f 0800 	mov.w	r8, #0
 800a292:	ee18 1a10 	vmov	r1, s16
 800a296:	2201      	movs	r2, #1
 800a298:	4620      	mov	r0, r4
 800a29a:	f000 fe2b 	bl	800aef4 <__lshift>
 800a29e:	4631      	mov	r1, r6
 800a2a0:	ee08 0a10 	vmov	s16, r0
 800a2a4:	f000 fe96 	bl	800afd4 <__mcmp>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	dc91      	bgt.n	800a1d0 <_dtoa_r+0xaa8>
 800a2ac:	d102      	bne.n	800a2b4 <_dtoa_r+0xb8c>
 800a2ae:	f01a 0f01 	tst.w	sl, #1
 800a2b2:	d18d      	bne.n	800a1d0 <_dtoa_r+0xaa8>
 800a2b4:	462b      	mov	r3, r5
 800a2b6:	461d      	mov	r5, r3
 800a2b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2bc:	2a30      	cmp	r2, #48	; 0x30
 800a2be:	d0fa      	beq.n	800a2b6 <_dtoa_r+0xb8e>
 800a2c0:	e6d7      	b.n	800a072 <_dtoa_r+0x94a>
 800a2c2:	9a01      	ldr	r2, [sp, #4]
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d184      	bne.n	800a1d2 <_dtoa_r+0xaaa>
 800a2c8:	9b00      	ldr	r3, [sp, #0]
 800a2ca:	3301      	adds	r3, #1
 800a2cc:	9300      	str	r3, [sp, #0]
 800a2ce:	2331      	movs	r3, #49	; 0x31
 800a2d0:	7013      	strb	r3, [r2, #0]
 800a2d2:	e6ce      	b.n	800a072 <_dtoa_r+0x94a>
 800a2d4:	4b09      	ldr	r3, [pc, #36]	; (800a2fc <_dtoa_r+0xbd4>)
 800a2d6:	f7ff ba95 	b.w	8009804 <_dtoa_r+0xdc>
 800a2da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	f47f aa6e 	bne.w	80097be <_dtoa_r+0x96>
 800a2e2:	4b07      	ldr	r3, [pc, #28]	; (800a300 <_dtoa_r+0xbd8>)
 800a2e4:	f7ff ba8e 	b.w	8009804 <_dtoa_r+0xdc>
 800a2e8:	9b02      	ldr	r3, [sp, #8]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	dcae      	bgt.n	800a24c <_dtoa_r+0xb24>
 800a2ee:	9b06      	ldr	r3, [sp, #24]
 800a2f0:	2b02      	cmp	r3, #2
 800a2f2:	f73f aea8 	bgt.w	800a046 <_dtoa_r+0x91e>
 800a2f6:	e7a9      	b.n	800a24c <_dtoa_r+0xb24>
 800a2f8:	0800c6c0 	.word	0x0800c6c0
 800a2fc:	0800c4c4 	.word	0x0800c4c4
 800a300:	0800c641 	.word	0x0800c641

0800a304 <rshift>:
 800a304:	6903      	ldr	r3, [r0, #16]
 800a306:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a30a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a30e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a312:	f100 0414 	add.w	r4, r0, #20
 800a316:	dd45      	ble.n	800a3a4 <rshift+0xa0>
 800a318:	f011 011f 	ands.w	r1, r1, #31
 800a31c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a320:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a324:	d10c      	bne.n	800a340 <rshift+0x3c>
 800a326:	f100 0710 	add.w	r7, r0, #16
 800a32a:	4629      	mov	r1, r5
 800a32c:	42b1      	cmp	r1, r6
 800a32e:	d334      	bcc.n	800a39a <rshift+0x96>
 800a330:	1a9b      	subs	r3, r3, r2
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	1eea      	subs	r2, r5, #3
 800a336:	4296      	cmp	r6, r2
 800a338:	bf38      	it	cc
 800a33a:	2300      	movcc	r3, #0
 800a33c:	4423      	add	r3, r4
 800a33e:	e015      	b.n	800a36c <rshift+0x68>
 800a340:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a344:	f1c1 0820 	rsb	r8, r1, #32
 800a348:	40cf      	lsrs	r7, r1
 800a34a:	f105 0e04 	add.w	lr, r5, #4
 800a34e:	46a1      	mov	r9, r4
 800a350:	4576      	cmp	r6, lr
 800a352:	46f4      	mov	ip, lr
 800a354:	d815      	bhi.n	800a382 <rshift+0x7e>
 800a356:	1a9a      	subs	r2, r3, r2
 800a358:	0092      	lsls	r2, r2, #2
 800a35a:	3a04      	subs	r2, #4
 800a35c:	3501      	adds	r5, #1
 800a35e:	42ae      	cmp	r6, r5
 800a360:	bf38      	it	cc
 800a362:	2200      	movcc	r2, #0
 800a364:	18a3      	adds	r3, r4, r2
 800a366:	50a7      	str	r7, [r4, r2]
 800a368:	b107      	cbz	r7, 800a36c <rshift+0x68>
 800a36a:	3304      	adds	r3, #4
 800a36c:	1b1a      	subs	r2, r3, r4
 800a36e:	42a3      	cmp	r3, r4
 800a370:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a374:	bf08      	it	eq
 800a376:	2300      	moveq	r3, #0
 800a378:	6102      	str	r2, [r0, #16]
 800a37a:	bf08      	it	eq
 800a37c:	6143      	streq	r3, [r0, #20]
 800a37e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a382:	f8dc c000 	ldr.w	ip, [ip]
 800a386:	fa0c fc08 	lsl.w	ip, ip, r8
 800a38a:	ea4c 0707 	orr.w	r7, ip, r7
 800a38e:	f849 7b04 	str.w	r7, [r9], #4
 800a392:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a396:	40cf      	lsrs	r7, r1
 800a398:	e7da      	b.n	800a350 <rshift+0x4c>
 800a39a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a39e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a3a2:	e7c3      	b.n	800a32c <rshift+0x28>
 800a3a4:	4623      	mov	r3, r4
 800a3a6:	e7e1      	b.n	800a36c <rshift+0x68>

0800a3a8 <__hexdig_fun>:
 800a3a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a3ac:	2b09      	cmp	r3, #9
 800a3ae:	d802      	bhi.n	800a3b6 <__hexdig_fun+0xe>
 800a3b0:	3820      	subs	r0, #32
 800a3b2:	b2c0      	uxtb	r0, r0
 800a3b4:	4770      	bx	lr
 800a3b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a3ba:	2b05      	cmp	r3, #5
 800a3bc:	d801      	bhi.n	800a3c2 <__hexdig_fun+0x1a>
 800a3be:	3847      	subs	r0, #71	; 0x47
 800a3c0:	e7f7      	b.n	800a3b2 <__hexdig_fun+0xa>
 800a3c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a3c6:	2b05      	cmp	r3, #5
 800a3c8:	d801      	bhi.n	800a3ce <__hexdig_fun+0x26>
 800a3ca:	3827      	subs	r0, #39	; 0x27
 800a3cc:	e7f1      	b.n	800a3b2 <__hexdig_fun+0xa>
 800a3ce:	2000      	movs	r0, #0
 800a3d0:	4770      	bx	lr
	...

0800a3d4 <__gethex>:
 800a3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d8:	ed2d 8b02 	vpush	{d8}
 800a3dc:	b089      	sub	sp, #36	; 0x24
 800a3de:	ee08 0a10 	vmov	s16, r0
 800a3e2:	9304      	str	r3, [sp, #16]
 800a3e4:	4bb4      	ldr	r3, [pc, #720]	; (800a6b8 <__gethex+0x2e4>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	9301      	str	r3, [sp, #4]
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	468b      	mov	fp, r1
 800a3ee:	4690      	mov	r8, r2
 800a3f0:	f7f5 ff16 	bl	8000220 <strlen>
 800a3f4:	9b01      	ldr	r3, [sp, #4]
 800a3f6:	f8db 2000 	ldr.w	r2, [fp]
 800a3fa:	4403      	add	r3, r0
 800a3fc:	4682      	mov	sl, r0
 800a3fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a402:	9305      	str	r3, [sp, #20]
 800a404:	1c93      	adds	r3, r2, #2
 800a406:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a40a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a40e:	32fe      	adds	r2, #254	; 0xfe
 800a410:	18d1      	adds	r1, r2, r3
 800a412:	461f      	mov	r7, r3
 800a414:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a418:	9100      	str	r1, [sp, #0]
 800a41a:	2830      	cmp	r0, #48	; 0x30
 800a41c:	d0f8      	beq.n	800a410 <__gethex+0x3c>
 800a41e:	f7ff ffc3 	bl	800a3a8 <__hexdig_fun>
 800a422:	4604      	mov	r4, r0
 800a424:	2800      	cmp	r0, #0
 800a426:	d13a      	bne.n	800a49e <__gethex+0xca>
 800a428:	9901      	ldr	r1, [sp, #4]
 800a42a:	4652      	mov	r2, sl
 800a42c:	4638      	mov	r0, r7
 800a42e:	f001 fa33 	bl	800b898 <strncmp>
 800a432:	4605      	mov	r5, r0
 800a434:	2800      	cmp	r0, #0
 800a436:	d168      	bne.n	800a50a <__gethex+0x136>
 800a438:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a43c:	eb07 060a 	add.w	r6, r7, sl
 800a440:	f7ff ffb2 	bl	800a3a8 <__hexdig_fun>
 800a444:	2800      	cmp	r0, #0
 800a446:	d062      	beq.n	800a50e <__gethex+0x13a>
 800a448:	4633      	mov	r3, r6
 800a44a:	7818      	ldrb	r0, [r3, #0]
 800a44c:	2830      	cmp	r0, #48	; 0x30
 800a44e:	461f      	mov	r7, r3
 800a450:	f103 0301 	add.w	r3, r3, #1
 800a454:	d0f9      	beq.n	800a44a <__gethex+0x76>
 800a456:	f7ff ffa7 	bl	800a3a8 <__hexdig_fun>
 800a45a:	2301      	movs	r3, #1
 800a45c:	fab0 f480 	clz	r4, r0
 800a460:	0964      	lsrs	r4, r4, #5
 800a462:	4635      	mov	r5, r6
 800a464:	9300      	str	r3, [sp, #0]
 800a466:	463a      	mov	r2, r7
 800a468:	4616      	mov	r6, r2
 800a46a:	3201      	adds	r2, #1
 800a46c:	7830      	ldrb	r0, [r6, #0]
 800a46e:	f7ff ff9b 	bl	800a3a8 <__hexdig_fun>
 800a472:	2800      	cmp	r0, #0
 800a474:	d1f8      	bne.n	800a468 <__gethex+0x94>
 800a476:	9901      	ldr	r1, [sp, #4]
 800a478:	4652      	mov	r2, sl
 800a47a:	4630      	mov	r0, r6
 800a47c:	f001 fa0c 	bl	800b898 <strncmp>
 800a480:	b980      	cbnz	r0, 800a4a4 <__gethex+0xd0>
 800a482:	b94d      	cbnz	r5, 800a498 <__gethex+0xc4>
 800a484:	eb06 050a 	add.w	r5, r6, sl
 800a488:	462a      	mov	r2, r5
 800a48a:	4616      	mov	r6, r2
 800a48c:	3201      	adds	r2, #1
 800a48e:	7830      	ldrb	r0, [r6, #0]
 800a490:	f7ff ff8a 	bl	800a3a8 <__hexdig_fun>
 800a494:	2800      	cmp	r0, #0
 800a496:	d1f8      	bne.n	800a48a <__gethex+0xb6>
 800a498:	1bad      	subs	r5, r5, r6
 800a49a:	00ad      	lsls	r5, r5, #2
 800a49c:	e004      	b.n	800a4a8 <__gethex+0xd4>
 800a49e:	2400      	movs	r4, #0
 800a4a0:	4625      	mov	r5, r4
 800a4a2:	e7e0      	b.n	800a466 <__gethex+0x92>
 800a4a4:	2d00      	cmp	r5, #0
 800a4a6:	d1f7      	bne.n	800a498 <__gethex+0xc4>
 800a4a8:	7833      	ldrb	r3, [r6, #0]
 800a4aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a4ae:	2b50      	cmp	r3, #80	; 0x50
 800a4b0:	d13b      	bne.n	800a52a <__gethex+0x156>
 800a4b2:	7873      	ldrb	r3, [r6, #1]
 800a4b4:	2b2b      	cmp	r3, #43	; 0x2b
 800a4b6:	d02c      	beq.n	800a512 <__gethex+0x13e>
 800a4b8:	2b2d      	cmp	r3, #45	; 0x2d
 800a4ba:	d02e      	beq.n	800a51a <__gethex+0x146>
 800a4bc:	1c71      	adds	r1, r6, #1
 800a4be:	f04f 0900 	mov.w	r9, #0
 800a4c2:	7808      	ldrb	r0, [r1, #0]
 800a4c4:	f7ff ff70 	bl	800a3a8 <__hexdig_fun>
 800a4c8:	1e43      	subs	r3, r0, #1
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	2b18      	cmp	r3, #24
 800a4ce:	d82c      	bhi.n	800a52a <__gethex+0x156>
 800a4d0:	f1a0 0210 	sub.w	r2, r0, #16
 800a4d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a4d8:	f7ff ff66 	bl	800a3a8 <__hexdig_fun>
 800a4dc:	1e43      	subs	r3, r0, #1
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	2b18      	cmp	r3, #24
 800a4e2:	d91d      	bls.n	800a520 <__gethex+0x14c>
 800a4e4:	f1b9 0f00 	cmp.w	r9, #0
 800a4e8:	d000      	beq.n	800a4ec <__gethex+0x118>
 800a4ea:	4252      	negs	r2, r2
 800a4ec:	4415      	add	r5, r2
 800a4ee:	f8cb 1000 	str.w	r1, [fp]
 800a4f2:	b1e4      	cbz	r4, 800a52e <__gethex+0x15a>
 800a4f4:	9b00      	ldr	r3, [sp, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	bf14      	ite	ne
 800a4fa:	2700      	movne	r7, #0
 800a4fc:	2706      	moveq	r7, #6
 800a4fe:	4638      	mov	r0, r7
 800a500:	b009      	add	sp, #36	; 0x24
 800a502:	ecbd 8b02 	vpop	{d8}
 800a506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50a:	463e      	mov	r6, r7
 800a50c:	4625      	mov	r5, r4
 800a50e:	2401      	movs	r4, #1
 800a510:	e7ca      	b.n	800a4a8 <__gethex+0xd4>
 800a512:	f04f 0900 	mov.w	r9, #0
 800a516:	1cb1      	adds	r1, r6, #2
 800a518:	e7d3      	b.n	800a4c2 <__gethex+0xee>
 800a51a:	f04f 0901 	mov.w	r9, #1
 800a51e:	e7fa      	b.n	800a516 <__gethex+0x142>
 800a520:	230a      	movs	r3, #10
 800a522:	fb03 0202 	mla	r2, r3, r2, r0
 800a526:	3a10      	subs	r2, #16
 800a528:	e7d4      	b.n	800a4d4 <__gethex+0x100>
 800a52a:	4631      	mov	r1, r6
 800a52c:	e7df      	b.n	800a4ee <__gethex+0x11a>
 800a52e:	1bf3      	subs	r3, r6, r7
 800a530:	3b01      	subs	r3, #1
 800a532:	4621      	mov	r1, r4
 800a534:	2b07      	cmp	r3, #7
 800a536:	dc0b      	bgt.n	800a550 <__gethex+0x17c>
 800a538:	ee18 0a10 	vmov	r0, s16
 800a53c:	f000 fa7e 	bl	800aa3c <_Balloc>
 800a540:	4604      	mov	r4, r0
 800a542:	b940      	cbnz	r0, 800a556 <__gethex+0x182>
 800a544:	4b5d      	ldr	r3, [pc, #372]	; (800a6bc <__gethex+0x2e8>)
 800a546:	4602      	mov	r2, r0
 800a548:	21de      	movs	r1, #222	; 0xde
 800a54a:	485d      	ldr	r0, [pc, #372]	; (800a6c0 <__gethex+0x2ec>)
 800a54c:	f001 f9c6 	bl	800b8dc <__assert_func>
 800a550:	3101      	adds	r1, #1
 800a552:	105b      	asrs	r3, r3, #1
 800a554:	e7ee      	b.n	800a534 <__gethex+0x160>
 800a556:	f100 0914 	add.w	r9, r0, #20
 800a55a:	f04f 0b00 	mov.w	fp, #0
 800a55e:	f1ca 0301 	rsb	r3, sl, #1
 800a562:	f8cd 9008 	str.w	r9, [sp, #8]
 800a566:	f8cd b000 	str.w	fp, [sp]
 800a56a:	9306      	str	r3, [sp, #24]
 800a56c:	42b7      	cmp	r7, r6
 800a56e:	d340      	bcc.n	800a5f2 <__gethex+0x21e>
 800a570:	9802      	ldr	r0, [sp, #8]
 800a572:	9b00      	ldr	r3, [sp, #0]
 800a574:	f840 3b04 	str.w	r3, [r0], #4
 800a578:	eba0 0009 	sub.w	r0, r0, r9
 800a57c:	1080      	asrs	r0, r0, #2
 800a57e:	0146      	lsls	r6, r0, #5
 800a580:	6120      	str	r0, [r4, #16]
 800a582:	4618      	mov	r0, r3
 800a584:	f000 fb4c 	bl	800ac20 <__hi0bits>
 800a588:	1a30      	subs	r0, r6, r0
 800a58a:	f8d8 6000 	ldr.w	r6, [r8]
 800a58e:	42b0      	cmp	r0, r6
 800a590:	dd63      	ble.n	800a65a <__gethex+0x286>
 800a592:	1b87      	subs	r7, r0, r6
 800a594:	4639      	mov	r1, r7
 800a596:	4620      	mov	r0, r4
 800a598:	f000 fef0 	bl	800b37c <__any_on>
 800a59c:	4682      	mov	sl, r0
 800a59e:	b1a8      	cbz	r0, 800a5cc <__gethex+0x1f8>
 800a5a0:	1e7b      	subs	r3, r7, #1
 800a5a2:	1159      	asrs	r1, r3, #5
 800a5a4:	f003 021f 	and.w	r2, r3, #31
 800a5a8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a5ac:	f04f 0a01 	mov.w	sl, #1
 800a5b0:	fa0a f202 	lsl.w	r2, sl, r2
 800a5b4:	420a      	tst	r2, r1
 800a5b6:	d009      	beq.n	800a5cc <__gethex+0x1f8>
 800a5b8:	4553      	cmp	r3, sl
 800a5ba:	dd05      	ble.n	800a5c8 <__gethex+0x1f4>
 800a5bc:	1eb9      	subs	r1, r7, #2
 800a5be:	4620      	mov	r0, r4
 800a5c0:	f000 fedc 	bl	800b37c <__any_on>
 800a5c4:	2800      	cmp	r0, #0
 800a5c6:	d145      	bne.n	800a654 <__gethex+0x280>
 800a5c8:	f04f 0a02 	mov.w	sl, #2
 800a5cc:	4639      	mov	r1, r7
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f7ff fe98 	bl	800a304 <rshift>
 800a5d4:	443d      	add	r5, r7
 800a5d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a5da:	42ab      	cmp	r3, r5
 800a5dc:	da4c      	bge.n	800a678 <__gethex+0x2a4>
 800a5de:	ee18 0a10 	vmov	r0, s16
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	f000 fa6a 	bl	800aabc <_Bfree>
 800a5e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6013      	str	r3, [r2, #0]
 800a5ee:	27a3      	movs	r7, #163	; 0xa3
 800a5f0:	e785      	b.n	800a4fe <__gethex+0x12a>
 800a5f2:	1e73      	subs	r3, r6, #1
 800a5f4:	9a05      	ldr	r2, [sp, #20]
 800a5f6:	9303      	str	r3, [sp, #12]
 800a5f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	d019      	beq.n	800a634 <__gethex+0x260>
 800a600:	f1bb 0f20 	cmp.w	fp, #32
 800a604:	d107      	bne.n	800a616 <__gethex+0x242>
 800a606:	9b02      	ldr	r3, [sp, #8]
 800a608:	9a00      	ldr	r2, [sp, #0]
 800a60a:	f843 2b04 	str.w	r2, [r3], #4
 800a60e:	9302      	str	r3, [sp, #8]
 800a610:	2300      	movs	r3, #0
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	469b      	mov	fp, r3
 800a616:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a61a:	f7ff fec5 	bl	800a3a8 <__hexdig_fun>
 800a61e:	9b00      	ldr	r3, [sp, #0]
 800a620:	f000 000f 	and.w	r0, r0, #15
 800a624:	fa00 f00b 	lsl.w	r0, r0, fp
 800a628:	4303      	orrs	r3, r0
 800a62a:	9300      	str	r3, [sp, #0]
 800a62c:	f10b 0b04 	add.w	fp, fp, #4
 800a630:	9b03      	ldr	r3, [sp, #12]
 800a632:	e00d      	b.n	800a650 <__gethex+0x27c>
 800a634:	9b03      	ldr	r3, [sp, #12]
 800a636:	9a06      	ldr	r2, [sp, #24]
 800a638:	4413      	add	r3, r2
 800a63a:	42bb      	cmp	r3, r7
 800a63c:	d3e0      	bcc.n	800a600 <__gethex+0x22c>
 800a63e:	4618      	mov	r0, r3
 800a640:	9901      	ldr	r1, [sp, #4]
 800a642:	9307      	str	r3, [sp, #28]
 800a644:	4652      	mov	r2, sl
 800a646:	f001 f927 	bl	800b898 <strncmp>
 800a64a:	9b07      	ldr	r3, [sp, #28]
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d1d7      	bne.n	800a600 <__gethex+0x22c>
 800a650:	461e      	mov	r6, r3
 800a652:	e78b      	b.n	800a56c <__gethex+0x198>
 800a654:	f04f 0a03 	mov.w	sl, #3
 800a658:	e7b8      	b.n	800a5cc <__gethex+0x1f8>
 800a65a:	da0a      	bge.n	800a672 <__gethex+0x29e>
 800a65c:	1a37      	subs	r7, r6, r0
 800a65e:	4621      	mov	r1, r4
 800a660:	ee18 0a10 	vmov	r0, s16
 800a664:	463a      	mov	r2, r7
 800a666:	f000 fc45 	bl	800aef4 <__lshift>
 800a66a:	1bed      	subs	r5, r5, r7
 800a66c:	4604      	mov	r4, r0
 800a66e:	f100 0914 	add.w	r9, r0, #20
 800a672:	f04f 0a00 	mov.w	sl, #0
 800a676:	e7ae      	b.n	800a5d6 <__gethex+0x202>
 800a678:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a67c:	42a8      	cmp	r0, r5
 800a67e:	dd72      	ble.n	800a766 <__gethex+0x392>
 800a680:	1b45      	subs	r5, r0, r5
 800a682:	42ae      	cmp	r6, r5
 800a684:	dc36      	bgt.n	800a6f4 <__gethex+0x320>
 800a686:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a68a:	2b02      	cmp	r3, #2
 800a68c:	d02a      	beq.n	800a6e4 <__gethex+0x310>
 800a68e:	2b03      	cmp	r3, #3
 800a690:	d02c      	beq.n	800a6ec <__gethex+0x318>
 800a692:	2b01      	cmp	r3, #1
 800a694:	d11c      	bne.n	800a6d0 <__gethex+0x2fc>
 800a696:	42ae      	cmp	r6, r5
 800a698:	d11a      	bne.n	800a6d0 <__gethex+0x2fc>
 800a69a:	2e01      	cmp	r6, #1
 800a69c:	d112      	bne.n	800a6c4 <__gethex+0x2f0>
 800a69e:	9a04      	ldr	r2, [sp, #16]
 800a6a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a6a4:	6013      	str	r3, [r2, #0]
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	6123      	str	r3, [r4, #16]
 800a6aa:	f8c9 3000 	str.w	r3, [r9]
 800a6ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a6b0:	2762      	movs	r7, #98	; 0x62
 800a6b2:	601c      	str	r4, [r3, #0]
 800a6b4:	e723      	b.n	800a4fe <__gethex+0x12a>
 800a6b6:	bf00      	nop
 800a6b8:	0800c738 	.word	0x0800c738
 800a6bc:	0800c6c0 	.word	0x0800c6c0
 800a6c0:	0800c6d1 	.word	0x0800c6d1
 800a6c4:	1e71      	subs	r1, r6, #1
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f000 fe58 	bl	800b37c <__any_on>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d1e6      	bne.n	800a69e <__gethex+0x2ca>
 800a6d0:	ee18 0a10 	vmov	r0, s16
 800a6d4:	4621      	mov	r1, r4
 800a6d6:	f000 f9f1 	bl	800aabc <_Bfree>
 800a6da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a6dc:	2300      	movs	r3, #0
 800a6de:	6013      	str	r3, [r2, #0]
 800a6e0:	2750      	movs	r7, #80	; 0x50
 800a6e2:	e70c      	b.n	800a4fe <__gethex+0x12a>
 800a6e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1f2      	bne.n	800a6d0 <__gethex+0x2fc>
 800a6ea:	e7d8      	b.n	800a69e <__gethex+0x2ca>
 800a6ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d1d5      	bne.n	800a69e <__gethex+0x2ca>
 800a6f2:	e7ed      	b.n	800a6d0 <__gethex+0x2fc>
 800a6f4:	1e6f      	subs	r7, r5, #1
 800a6f6:	f1ba 0f00 	cmp.w	sl, #0
 800a6fa:	d131      	bne.n	800a760 <__gethex+0x38c>
 800a6fc:	b127      	cbz	r7, 800a708 <__gethex+0x334>
 800a6fe:	4639      	mov	r1, r7
 800a700:	4620      	mov	r0, r4
 800a702:	f000 fe3b 	bl	800b37c <__any_on>
 800a706:	4682      	mov	sl, r0
 800a708:	117b      	asrs	r3, r7, #5
 800a70a:	2101      	movs	r1, #1
 800a70c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a710:	f007 071f 	and.w	r7, r7, #31
 800a714:	fa01 f707 	lsl.w	r7, r1, r7
 800a718:	421f      	tst	r7, r3
 800a71a:	4629      	mov	r1, r5
 800a71c:	4620      	mov	r0, r4
 800a71e:	bf18      	it	ne
 800a720:	f04a 0a02 	orrne.w	sl, sl, #2
 800a724:	1b76      	subs	r6, r6, r5
 800a726:	f7ff fded 	bl	800a304 <rshift>
 800a72a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a72e:	2702      	movs	r7, #2
 800a730:	f1ba 0f00 	cmp.w	sl, #0
 800a734:	d048      	beq.n	800a7c8 <__gethex+0x3f4>
 800a736:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a73a:	2b02      	cmp	r3, #2
 800a73c:	d015      	beq.n	800a76a <__gethex+0x396>
 800a73e:	2b03      	cmp	r3, #3
 800a740:	d017      	beq.n	800a772 <__gethex+0x39e>
 800a742:	2b01      	cmp	r3, #1
 800a744:	d109      	bne.n	800a75a <__gethex+0x386>
 800a746:	f01a 0f02 	tst.w	sl, #2
 800a74a:	d006      	beq.n	800a75a <__gethex+0x386>
 800a74c:	f8d9 0000 	ldr.w	r0, [r9]
 800a750:	ea4a 0a00 	orr.w	sl, sl, r0
 800a754:	f01a 0f01 	tst.w	sl, #1
 800a758:	d10e      	bne.n	800a778 <__gethex+0x3a4>
 800a75a:	f047 0710 	orr.w	r7, r7, #16
 800a75e:	e033      	b.n	800a7c8 <__gethex+0x3f4>
 800a760:	f04f 0a01 	mov.w	sl, #1
 800a764:	e7d0      	b.n	800a708 <__gethex+0x334>
 800a766:	2701      	movs	r7, #1
 800a768:	e7e2      	b.n	800a730 <__gethex+0x35c>
 800a76a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a76c:	f1c3 0301 	rsb	r3, r3, #1
 800a770:	9315      	str	r3, [sp, #84]	; 0x54
 800a772:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a774:	2b00      	cmp	r3, #0
 800a776:	d0f0      	beq.n	800a75a <__gethex+0x386>
 800a778:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a77c:	f104 0314 	add.w	r3, r4, #20
 800a780:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a784:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a788:	f04f 0c00 	mov.w	ip, #0
 800a78c:	4618      	mov	r0, r3
 800a78e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a792:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a796:	d01c      	beq.n	800a7d2 <__gethex+0x3fe>
 800a798:	3201      	adds	r2, #1
 800a79a:	6002      	str	r2, [r0, #0]
 800a79c:	2f02      	cmp	r7, #2
 800a79e:	f104 0314 	add.w	r3, r4, #20
 800a7a2:	d13f      	bne.n	800a824 <__gethex+0x450>
 800a7a4:	f8d8 2000 	ldr.w	r2, [r8]
 800a7a8:	3a01      	subs	r2, #1
 800a7aa:	42b2      	cmp	r2, r6
 800a7ac:	d10a      	bne.n	800a7c4 <__gethex+0x3f0>
 800a7ae:	1171      	asrs	r1, r6, #5
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a7b6:	f006 061f 	and.w	r6, r6, #31
 800a7ba:	fa02 f606 	lsl.w	r6, r2, r6
 800a7be:	421e      	tst	r6, r3
 800a7c0:	bf18      	it	ne
 800a7c2:	4617      	movne	r7, r2
 800a7c4:	f047 0720 	orr.w	r7, r7, #32
 800a7c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a7ca:	601c      	str	r4, [r3, #0]
 800a7cc:	9b04      	ldr	r3, [sp, #16]
 800a7ce:	601d      	str	r5, [r3, #0]
 800a7d0:	e695      	b.n	800a4fe <__gethex+0x12a>
 800a7d2:	4299      	cmp	r1, r3
 800a7d4:	f843 cc04 	str.w	ip, [r3, #-4]
 800a7d8:	d8d8      	bhi.n	800a78c <__gethex+0x3b8>
 800a7da:	68a3      	ldr	r3, [r4, #8]
 800a7dc:	459b      	cmp	fp, r3
 800a7de:	db19      	blt.n	800a814 <__gethex+0x440>
 800a7e0:	6861      	ldr	r1, [r4, #4]
 800a7e2:	ee18 0a10 	vmov	r0, s16
 800a7e6:	3101      	adds	r1, #1
 800a7e8:	f000 f928 	bl	800aa3c <_Balloc>
 800a7ec:	4681      	mov	r9, r0
 800a7ee:	b918      	cbnz	r0, 800a7f8 <__gethex+0x424>
 800a7f0:	4b1a      	ldr	r3, [pc, #104]	; (800a85c <__gethex+0x488>)
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	2184      	movs	r1, #132	; 0x84
 800a7f6:	e6a8      	b.n	800a54a <__gethex+0x176>
 800a7f8:	6922      	ldr	r2, [r4, #16]
 800a7fa:	3202      	adds	r2, #2
 800a7fc:	f104 010c 	add.w	r1, r4, #12
 800a800:	0092      	lsls	r2, r2, #2
 800a802:	300c      	adds	r0, #12
 800a804:	f000 f90c 	bl	800aa20 <memcpy>
 800a808:	4621      	mov	r1, r4
 800a80a:	ee18 0a10 	vmov	r0, s16
 800a80e:	f000 f955 	bl	800aabc <_Bfree>
 800a812:	464c      	mov	r4, r9
 800a814:	6923      	ldr	r3, [r4, #16]
 800a816:	1c5a      	adds	r2, r3, #1
 800a818:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a81c:	6122      	str	r2, [r4, #16]
 800a81e:	2201      	movs	r2, #1
 800a820:	615a      	str	r2, [r3, #20]
 800a822:	e7bb      	b.n	800a79c <__gethex+0x3c8>
 800a824:	6922      	ldr	r2, [r4, #16]
 800a826:	455a      	cmp	r2, fp
 800a828:	dd0b      	ble.n	800a842 <__gethex+0x46e>
 800a82a:	2101      	movs	r1, #1
 800a82c:	4620      	mov	r0, r4
 800a82e:	f7ff fd69 	bl	800a304 <rshift>
 800a832:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a836:	3501      	adds	r5, #1
 800a838:	42ab      	cmp	r3, r5
 800a83a:	f6ff aed0 	blt.w	800a5de <__gethex+0x20a>
 800a83e:	2701      	movs	r7, #1
 800a840:	e7c0      	b.n	800a7c4 <__gethex+0x3f0>
 800a842:	f016 061f 	ands.w	r6, r6, #31
 800a846:	d0fa      	beq.n	800a83e <__gethex+0x46a>
 800a848:	4453      	add	r3, sl
 800a84a:	f1c6 0620 	rsb	r6, r6, #32
 800a84e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a852:	f000 f9e5 	bl	800ac20 <__hi0bits>
 800a856:	42b0      	cmp	r0, r6
 800a858:	dbe7      	blt.n	800a82a <__gethex+0x456>
 800a85a:	e7f0      	b.n	800a83e <__gethex+0x46a>
 800a85c:	0800c6c0 	.word	0x0800c6c0

0800a860 <L_shift>:
 800a860:	f1c2 0208 	rsb	r2, r2, #8
 800a864:	0092      	lsls	r2, r2, #2
 800a866:	b570      	push	{r4, r5, r6, lr}
 800a868:	f1c2 0620 	rsb	r6, r2, #32
 800a86c:	6843      	ldr	r3, [r0, #4]
 800a86e:	6804      	ldr	r4, [r0, #0]
 800a870:	fa03 f506 	lsl.w	r5, r3, r6
 800a874:	432c      	orrs	r4, r5
 800a876:	40d3      	lsrs	r3, r2
 800a878:	6004      	str	r4, [r0, #0]
 800a87a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a87e:	4288      	cmp	r0, r1
 800a880:	d3f4      	bcc.n	800a86c <L_shift+0xc>
 800a882:	bd70      	pop	{r4, r5, r6, pc}

0800a884 <__match>:
 800a884:	b530      	push	{r4, r5, lr}
 800a886:	6803      	ldr	r3, [r0, #0]
 800a888:	3301      	adds	r3, #1
 800a88a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a88e:	b914      	cbnz	r4, 800a896 <__match+0x12>
 800a890:	6003      	str	r3, [r0, #0]
 800a892:	2001      	movs	r0, #1
 800a894:	bd30      	pop	{r4, r5, pc}
 800a896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a89a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a89e:	2d19      	cmp	r5, #25
 800a8a0:	bf98      	it	ls
 800a8a2:	3220      	addls	r2, #32
 800a8a4:	42a2      	cmp	r2, r4
 800a8a6:	d0f0      	beq.n	800a88a <__match+0x6>
 800a8a8:	2000      	movs	r0, #0
 800a8aa:	e7f3      	b.n	800a894 <__match+0x10>

0800a8ac <__hexnan>:
 800a8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b0:	680b      	ldr	r3, [r1, #0]
 800a8b2:	115e      	asrs	r6, r3, #5
 800a8b4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a8b8:	f013 031f 	ands.w	r3, r3, #31
 800a8bc:	b087      	sub	sp, #28
 800a8be:	bf18      	it	ne
 800a8c0:	3604      	addne	r6, #4
 800a8c2:	2500      	movs	r5, #0
 800a8c4:	1f37      	subs	r7, r6, #4
 800a8c6:	4690      	mov	r8, r2
 800a8c8:	6802      	ldr	r2, [r0, #0]
 800a8ca:	9301      	str	r3, [sp, #4]
 800a8cc:	4682      	mov	sl, r0
 800a8ce:	f846 5c04 	str.w	r5, [r6, #-4]
 800a8d2:	46b9      	mov	r9, r7
 800a8d4:	463c      	mov	r4, r7
 800a8d6:	9502      	str	r5, [sp, #8]
 800a8d8:	46ab      	mov	fp, r5
 800a8da:	7851      	ldrb	r1, [r2, #1]
 800a8dc:	1c53      	adds	r3, r2, #1
 800a8de:	9303      	str	r3, [sp, #12]
 800a8e0:	b341      	cbz	r1, 800a934 <__hexnan+0x88>
 800a8e2:	4608      	mov	r0, r1
 800a8e4:	9205      	str	r2, [sp, #20]
 800a8e6:	9104      	str	r1, [sp, #16]
 800a8e8:	f7ff fd5e 	bl	800a3a8 <__hexdig_fun>
 800a8ec:	2800      	cmp	r0, #0
 800a8ee:	d14f      	bne.n	800a990 <__hexnan+0xe4>
 800a8f0:	9904      	ldr	r1, [sp, #16]
 800a8f2:	9a05      	ldr	r2, [sp, #20]
 800a8f4:	2920      	cmp	r1, #32
 800a8f6:	d818      	bhi.n	800a92a <__hexnan+0x7e>
 800a8f8:	9b02      	ldr	r3, [sp, #8]
 800a8fa:	459b      	cmp	fp, r3
 800a8fc:	dd13      	ble.n	800a926 <__hexnan+0x7a>
 800a8fe:	454c      	cmp	r4, r9
 800a900:	d206      	bcs.n	800a910 <__hexnan+0x64>
 800a902:	2d07      	cmp	r5, #7
 800a904:	dc04      	bgt.n	800a910 <__hexnan+0x64>
 800a906:	462a      	mov	r2, r5
 800a908:	4649      	mov	r1, r9
 800a90a:	4620      	mov	r0, r4
 800a90c:	f7ff ffa8 	bl	800a860 <L_shift>
 800a910:	4544      	cmp	r4, r8
 800a912:	d950      	bls.n	800a9b6 <__hexnan+0x10a>
 800a914:	2300      	movs	r3, #0
 800a916:	f1a4 0904 	sub.w	r9, r4, #4
 800a91a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a91e:	f8cd b008 	str.w	fp, [sp, #8]
 800a922:	464c      	mov	r4, r9
 800a924:	461d      	mov	r5, r3
 800a926:	9a03      	ldr	r2, [sp, #12]
 800a928:	e7d7      	b.n	800a8da <__hexnan+0x2e>
 800a92a:	2929      	cmp	r1, #41	; 0x29
 800a92c:	d156      	bne.n	800a9dc <__hexnan+0x130>
 800a92e:	3202      	adds	r2, #2
 800a930:	f8ca 2000 	str.w	r2, [sl]
 800a934:	f1bb 0f00 	cmp.w	fp, #0
 800a938:	d050      	beq.n	800a9dc <__hexnan+0x130>
 800a93a:	454c      	cmp	r4, r9
 800a93c:	d206      	bcs.n	800a94c <__hexnan+0xa0>
 800a93e:	2d07      	cmp	r5, #7
 800a940:	dc04      	bgt.n	800a94c <__hexnan+0xa0>
 800a942:	462a      	mov	r2, r5
 800a944:	4649      	mov	r1, r9
 800a946:	4620      	mov	r0, r4
 800a948:	f7ff ff8a 	bl	800a860 <L_shift>
 800a94c:	4544      	cmp	r4, r8
 800a94e:	d934      	bls.n	800a9ba <__hexnan+0x10e>
 800a950:	f1a8 0204 	sub.w	r2, r8, #4
 800a954:	4623      	mov	r3, r4
 800a956:	f853 1b04 	ldr.w	r1, [r3], #4
 800a95a:	f842 1f04 	str.w	r1, [r2, #4]!
 800a95e:	429f      	cmp	r7, r3
 800a960:	d2f9      	bcs.n	800a956 <__hexnan+0xaa>
 800a962:	1b3b      	subs	r3, r7, r4
 800a964:	f023 0303 	bic.w	r3, r3, #3
 800a968:	3304      	adds	r3, #4
 800a96a:	3401      	adds	r4, #1
 800a96c:	3e03      	subs	r6, #3
 800a96e:	42b4      	cmp	r4, r6
 800a970:	bf88      	it	hi
 800a972:	2304      	movhi	r3, #4
 800a974:	4443      	add	r3, r8
 800a976:	2200      	movs	r2, #0
 800a978:	f843 2b04 	str.w	r2, [r3], #4
 800a97c:	429f      	cmp	r7, r3
 800a97e:	d2fb      	bcs.n	800a978 <__hexnan+0xcc>
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	b91b      	cbnz	r3, 800a98c <__hexnan+0xe0>
 800a984:	4547      	cmp	r7, r8
 800a986:	d127      	bne.n	800a9d8 <__hexnan+0x12c>
 800a988:	2301      	movs	r3, #1
 800a98a:	603b      	str	r3, [r7, #0]
 800a98c:	2005      	movs	r0, #5
 800a98e:	e026      	b.n	800a9de <__hexnan+0x132>
 800a990:	3501      	adds	r5, #1
 800a992:	2d08      	cmp	r5, #8
 800a994:	f10b 0b01 	add.w	fp, fp, #1
 800a998:	dd06      	ble.n	800a9a8 <__hexnan+0xfc>
 800a99a:	4544      	cmp	r4, r8
 800a99c:	d9c3      	bls.n	800a926 <__hexnan+0x7a>
 800a99e:	2300      	movs	r3, #0
 800a9a0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9a4:	2501      	movs	r5, #1
 800a9a6:	3c04      	subs	r4, #4
 800a9a8:	6822      	ldr	r2, [r4, #0]
 800a9aa:	f000 000f 	and.w	r0, r0, #15
 800a9ae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a9b2:	6022      	str	r2, [r4, #0]
 800a9b4:	e7b7      	b.n	800a926 <__hexnan+0x7a>
 800a9b6:	2508      	movs	r5, #8
 800a9b8:	e7b5      	b.n	800a926 <__hexnan+0x7a>
 800a9ba:	9b01      	ldr	r3, [sp, #4]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d0df      	beq.n	800a980 <__hexnan+0xd4>
 800a9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c4:	f1c3 0320 	rsb	r3, r3, #32
 800a9c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a9cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a9d0:	401a      	ands	r2, r3
 800a9d2:	f846 2c04 	str.w	r2, [r6, #-4]
 800a9d6:	e7d3      	b.n	800a980 <__hexnan+0xd4>
 800a9d8:	3f04      	subs	r7, #4
 800a9da:	e7d1      	b.n	800a980 <__hexnan+0xd4>
 800a9dc:	2004      	movs	r0, #4
 800a9de:	b007      	add	sp, #28
 800a9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a9e4 <_localeconv_r>:
 800a9e4:	4800      	ldr	r0, [pc, #0]	; (800a9e8 <_localeconv_r+0x4>)
 800a9e6:	4770      	bx	lr
 800a9e8:	20000164 	.word	0x20000164

0800a9ec <malloc>:
 800a9ec:	4b02      	ldr	r3, [pc, #8]	; (800a9f8 <malloc+0xc>)
 800a9ee:	4601      	mov	r1, r0
 800a9f0:	6818      	ldr	r0, [r3, #0]
 800a9f2:	f000 bd67 	b.w	800b4c4 <_malloc_r>
 800a9f6:	bf00      	nop
 800a9f8:	2000000c 	.word	0x2000000c

0800a9fc <__ascii_mbtowc>:
 800a9fc:	b082      	sub	sp, #8
 800a9fe:	b901      	cbnz	r1, 800aa02 <__ascii_mbtowc+0x6>
 800aa00:	a901      	add	r1, sp, #4
 800aa02:	b142      	cbz	r2, 800aa16 <__ascii_mbtowc+0x1a>
 800aa04:	b14b      	cbz	r3, 800aa1a <__ascii_mbtowc+0x1e>
 800aa06:	7813      	ldrb	r3, [r2, #0]
 800aa08:	600b      	str	r3, [r1, #0]
 800aa0a:	7812      	ldrb	r2, [r2, #0]
 800aa0c:	1e10      	subs	r0, r2, #0
 800aa0e:	bf18      	it	ne
 800aa10:	2001      	movne	r0, #1
 800aa12:	b002      	add	sp, #8
 800aa14:	4770      	bx	lr
 800aa16:	4610      	mov	r0, r2
 800aa18:	e7fb      	b.n	800aa12 <__ascii_mbtowc+0x16>
 800aa1a:	f06f 0001 	mvn.w	r0, #1
 800aa1e:	e7f8      	b.n	800aa12 <__ascii_mbtowc+0x16>

0800aa20 <memcpy>:
 800aa20:	440a      	add	r2, r1
 800aa22:	4291      	cmp	r1, r2
 800aa24:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa28:	d100      	bne.n	800aa2c <memcpy+0xc>
 800aa2a:	4770      	bx	lr
 800aa2c:	b510      	push	{r4, lr}
 800aa2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa32:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa36:	4291      	cmp	r1, r2
 800aa38:	d1f9      	bne.n	800aa2e <memcpy+0xe>
 800aa3a:	bd10      	pop	{r4, pc}

0800aa3c <_Balloc>:
 800aa3c:	b570      	push	{r4, r5, r6, lr}
 800aa3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aa40:	4604      	mov	r4, r0
 800aa42:	460d      	mov	r5, r1
 800aa44:	b976      	cbnz	r6, 800aa64 <_Balloc+0x28>
 800aa46:	2010      	movs	r0, #16
 800aa48:	f7ff ffd0 	bl	800a9ec <malloc>
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	6260      	str	r0, [r4, #36]	; 0x24
 800aa50:	b920      	cbnz	r0, 800aa5c <_Balloc+0x20>
 800aa52:	4b18      	ldr	r3, [pc, #96]	; (800aab4 <_Balloc+0x78>)
 800aa54:	4818      	ldr	r0, [pc, #96]	; (800aab8 <_Balloc+0x7c>)
 800aa56:	2166      	movs	r1, #102	; 0x66
 800aa58:	f000 ff40 	bl	800b8dc <__assert_func>
 800aa5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa60:	6006      	str	r6, [r0, #0]
 800aa62:	60c6      	str	r6, [r0, #12]
 800aa64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aa66:	68f3      	ldr	r3, [r6, #12]
 800aa68:	b183      	cbz	r3, 800aa8c <_Balloc+0x50>
 800aa6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa6c:	68db      	ldr	r3, [r3, #12]
 800aa6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa72:	b9b8      	cbnz	r0, 800aaa4 <_Balloc+0x68>
 800aa74:	2101      	movs	r1, #1
 800aa76:	fa01 f605 	lsl.w	r6, r1, r5
 800aa7a:	1d72      	adds	r2, r6, #5
 800aa7c:	0092      	lsls	r2, r2, #2
 800aa7e:	4620      	mov	r0, r4
 800aa80:	f000 fc9d 	bl	800b3be <_calloc_r>
 800aa84:	b160      	cbz	r0, 800aaa0 <_Balloc+0x64>
 800aa86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aa8a:	e00e      	b.n	800aaaa <_Balloc+0x6e>
 800aa8c:	2221      	movs	r2, #33	; 0x21
 800aa8e:	2104      	movs	r1, #4
 800aa90:	4620      	mov	r0, r4
 800aa92:	f000 fc94 	bl	800b3be <_calloc_r>
 800aa96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa98:	60f0      	str	r0, [r6, #12]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d1e4      	bne.n	800aa6a <_Balloc+0x2e>
 800aaa0:	2000      	movs	r0, #0
 800aaa2:	bd70      	pop	{r4, r5, r6, pc}
 800aaa4:	6802      	ldr	r2, [r0, #0]
 800aaa6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aaaa:	2300      	movs	r3, #0
 800aaac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aab0:	e7f7      	b.n	800aaa2 <_Balloc+0x66>
 800aab2:	bf00      	nop
 800aab4:	0800c64e 	.word	0x0800c64e
 800aab8:	0800c74c 	.word	0x0800c74c

0800aabc <_Bfree>:
 800aabc:	b570      	push	{r4, r5, r6, lr}
 800aabe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aac0:	4605      	mov	r5, r0
 800aac2:	460c      	mov	r4, r1
 800aac4:	b976      	cbnz	r6, 800aae4 <_Bfree+0x28>
 800aac6:	2010      	movs	r0, #16
 800aac8:	f7ff ff90 	bl	800a9ec <malloc>
 800aacc:	4602      	mov	r2, r0
 800aace:	6268      	str	r0, [r5, #36]	; 0x24
 800aad0:	b920      	cbnz	r0, 800aadc <_Bfree+0x20>
 800aad2:	4b09      	ldr	r3, [pc, #36]	; (800aaf8 <_Bfree+0x3c>)
 800aad4:	4809      	ldr	r0, [pc, #36]	; (800aafc <_Bfree+0x40>)
 800aad6:	218a      	movs	r1, #138	; 0x8a
 800aad8:	f000 ff00 	bl	800b8dc <__assert_func>
 800aadc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aae0:	6006      	str	r6, [r0, #0]
 800aae2:	60c6      	str	r6, [r0, #12]
 800aae4:	b13c      	cbz	r4, 800aaf6 <_Bfree+0x3a>
 800aae6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aae8:	6862      	ldr	r2, [r4, #4]
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aaf0:	6021      	str	r1, [r4, #0]
 800aaf2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aaf6:	bd70      	pop	{r4, r5, r6, pc}
 800aaf8:	0800c64e 	.word	0x0800c64e
 800aafc:	0800c74c 	.word	0x0800c74c

0800ab00 <__multadd>:
 800ab00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab04:	690d      	ldr	r5, [r1, #16]
 800ab06:	4607      	mov	r7, r0
 800ab08:	460c      	mov	r4, r1
 800ab0a:	461e      	mov	r6, r3
 800ab0c:	f101 0c14 	add.w	ip, r1, #20
 800ab10:	2000      	movs	r0, #0
 800ab12:	f8dc 3000 	ldr.w	r3, [ip]
 800ab16:	b299      	uxth	r1, r3
 800ab18:	fb02 6101 	mla	r1, r2, r1, r6
 800ab1c:	0c1e      	lsrs	r6, r3, #16
 800ab1e:	0c0b      	lsrs	r3, r1, #16
 800ab20:	fb02 3306 	mla	r3, r2, r6, r3
 800ab24:	b289      	uxth	r1, r1
 800ab26:	3001      	adds	r0, #1
 800ab28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab2c:	4285      	cmp	r5, r0
 800ab2e:	f84c 1b04 	str.w	r1, [ip], #4
 800ab32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab36:	dcec      	bgt.n	800ab12 <__multadd+0x12>
 800ab38:	b30e      	cbz	r6, 800ab7e <__multadd+0x7e>
 800ab3a:	68a3      	ldr	r3, [r4, #8]
 800ab3c:	42ab      	cmp	r3, r5
 800ab3e:	dc19      	bgt.n	800ab74 <__multadd+0x74>
 800ab40:	6861      	ldr	r1, [r4, #4]
 800ab42:	4638      	mov	r0, r7
 800ab44:	3101      	adds	r1, #1
 800ab46:	f7ff ff79 	bl	800aa3c <_Balloc>
 800ab4a:	4680      	mov	r8, r0
 800ab4c:	b928      	cbnz	r0, 800ab5a <__multadd+0x5a>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	4b0c      	ldr	r3, [pc, #48]	; (800ab84 <__multadd+0x84>)
 800ab52:	480d      	ldr	r0, [pc, #52]	; (800ab88 <__multadd+0x88>)
 800ab54:	21b5      	movs	r1, #181	; 0xb5
 800ab56:	f000 fec1 	bl	800b8dc <__assert_func>
 800ab5a:	6922      	ldr	r2, [r4, #16]
 800ab5c:	3202      	adds	r2, #2
 800ab5e:	f104 010c 	add.w	r1, r4, #12
 800ab62:	0092      	lsls	r2, r2, #2
 800ab64:	300c      	adds	r0, #12
 800ab66:	f7ff ff5b 	bl	800aa20 <memcpy>
 800ab6a:	4621      	mov	r1, r4
 800ab6c:	4638      	mov	r0, r7
 800ab6e:	f7ff ffa5 	bl	800aabc <_Bfree>
 800ab72:	4644      	mov	r4, r8
 800ab74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab78:	3501      	adds	r5, #1
 800ab7a:	615e      	str	r6, [r3, #20]
 800ab7c:	6125      	str	r5, [r4, #16]
 800ab7e:	4620      	mov	r0, r4
 800ab80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab84:	0800c6c0 	.word	0x0800c6c0
 800ab88:	0800c74c 	.word	0x0800c74c

0800ab8c <__s2b>:
 800ab8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab90:	460c      	mov	r4, r1
 800ab92:	4615      	mov	r5, r2
 800ab94:	461f      	mov	r7, r3
 800ab96:	2209      	movs	r2, #9
 800ab98:	3308      	adds	r3, #8
 800ab9a:	4606      	mov	r6, r0
 800ab9c:	fb93 f3f2 	sdiv	r3, r3, r2
 800aba0:	2100      	movs	r1, #0
 800aba2:	2201      	movs	r2, #1
 800aba4:	429a      	cmp	r2, r3
 800aba6:	db09      	blt.n	800abbc <__s2b+0x30>
 800aba8:	4630      	mov	r0, r6
 800abaa:	f7ff ff47 	bl	800aa3c <_Balloc>
 800abae:	b940      	cbnz	r0, 800abc2 <__s2b+0x36>
 800abb0:	4602      	mov	r2, r0
 800abb2:	4b19      	ldr	r3, [pc, #100]	; (800ac18 <__s2b+0x8c>)
 800abb4:	4819      	ldr	r0, [pc, #100]	; (800ac1c <__s2b+0x90>)
 800abb6:	21ce      	movs	r1, #206	; 0xce
 800abb8:	f000 fe90 	bl	800b8dc <__assert_func>
 800abbc:	0052      	lsls	r2, r2, #1
 800abbe:	3101      	adds	r1, #1
 800abc0:	e7f0      	b.n	800aba4 <__s2b+0x18>
 800abc2:	9b08      	ldr	r3, [sp, #32]
 800abc4:	6143      	str	r3, [r0, #20]
 800abc6:	2d09      	cmp	r5, #9
 800abc8:	f04f 0301 	mov.w	r3, #1
 800abcc:	6103      	str	r3, [r0, #16]
 800abce:	dd16      	ble.n	800abfe <__s2b+0x72>
 800abd0:	f104 0909 	add.w	r9, r4, #9
 800abd4:	46c8      	mov	r8, r9
 800abd6:	442c      	add	r4, r5
 800abd8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800abdc:	4601      	mov	r1, r0
 800abde:	3b30      	subs	r3, #48	; 0x30
 800abe0:	220a      	movs	r2, #10
 800abe2:	4630      	mov	r0, r6
 800abe4:	f7ff ff8c 	bl	800ab00 <__multadd>
 800abe8:	45a0      	cmp	r8, r4
 800abea:	d1f5      	bne.n	800abd8 <__s2b+0x4c>
 800abec:	f1a5 0408 	sub.w	r4, r5, #8
 800abf0:	444c      	add	r4, r9
 800abf2:	1b2d      	subs	r5, r5, r4
 800abf4:	1963      	adds	r3, r4, r5
 800abf6:	42bb      	cmp	r3, r7
 800abf8:	db04      	blt.n	800ac04 <__s2b+0x78>
 800abfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abfe:	340a      	adds	r4, #10
 800ac00:	2509      	movs	r5, #9
 800ac02:	e7f6      	b.n	800abf2 <__s2b+0x66>
 800ac04:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac08:	4601      	mov	r1, r0
 800ac0a:	3b30      	subs	r3, #48	; 0x30
 800ac0c:	220a      	movs	r2, #10
 800ac0e:	4630      	mov	r0, r6
 800ac10:	f7ff ff76 	bl	800ab00 <__multadd>
 800ac14:	e7ee      	b.n	800abf4 <__s2b+0x68>
 800ac16:	bf00      	nop
 800ac18:	0800c6c0 	.word	0x0800c6c0
 800ac1c:	0800c74c 	.word	0x0800c74c

0800ac20 <__hi0bits>:
 800ac20:	0c03      	lsrs	r3, r0, #16
 800ac22:	041b      	lsls	r3, r3, #16
 800ac24:	b9d3      	cbnz	r3, 800ac5c <__hi0bits+0x3c>
 800ac26:	0400      	lsls	r0, r0, #16
 800ac28:	2310      	movs	r3, #16
 800ac2a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac2e:	bf04      	itt	eq
 800ac30:	0200      	lsleq	r0, r0, #8
 800ac32:	3308      	addeq	r3, #8
 800ac34:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac38:	bf04      	itt	eq
 800ac3a:	0100      	lsleq	r0, r0, #4
 800ac3c:	3304      	addeq	r3, #4
 800ac3e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac42:	bf04      	itt	eq
 800ac44:	0080      	lsleq	r0, r0, #2
 800ac46:	3302      	addeq	r3, #2
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	db05      	blt.n	800ac58 <__hi0bits+0x38>
 800ac4c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac50:	f103 0301 	add.w	r3, r3, #1
 800ac54:	bf08      	it	eq
 800ac56:	2320      	moveq	r3, #32
 800ac58:	4618      	mov	r0, r3
 800ac5a:	4770      	bx	lr
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	e7e4      	b.n	800ac2a <__hi0bits+0xa>

0800ac60 <__lo0bits>:
 800ac60:	6803      	ldr	r3, [r0, #0]
 800ac62:	f013 0207 	ands.w	r2, r3, #7
 800ac66:	4601      	mov	r1, r0
 800ac68:	d00b      	beq.n	800ac82 <__lo0bits+0x22>
 800ac6a:	07da      	lsls	r2, r3, #31
 800ac6c:	d423      	bmi.n	800acb6 <__lo0bits+0x56>
 800ac6e:	0798      	lsls	r0, r3, #30
 800ac70:	bf49      	itett	mi
 800ac72:	085b      	lsrmi	r3, r3, #1
 800ac74:	089b      	lsrpl	r3, r3, #2
 800ac76:	2001      	movmi	r0, #1
 800ac78:	600b      	strmi	r3, [r1, #0]
 800ac7a:	bf5c      	itt	pl
 800ac7c:	600b      	strpl	r3, [r1, #0]
 800ac7e:	2002      	movpl	r0, #2
 800ac80:	4770      	bx	lr
 800ac82:	b298      	uxth	r0, r3
 800ac84:	b9a8      	cbnz	r0, 800acb2 <__lo0bits+0x52>
 800ac86:	0c1b      	lsrs	r3, r3, #16
 800ac88:	2010      	movs	r0, #16
 800ac8a:	b2da      	uxtb	r2, r3
 800ac8c:	b90a      	cbnz	r2, 800ac92 <__lo0bits+0x32>
 800ac8e:	3008      	adds	r0, #8
 800ac90:	0a1b      	lsrs	r3, r3, #8
 800ac92:	071a      	lsls	r2, r3, #28
 800ac94:	bf04      	itt	eq
 800ac96:	091b      	lsreq	r3, r3, #4
 800ac98:	3004      	addeq	r0, #4
 800ac9a:	079a      	lsls	r2, r3, #30
 800ac9c:	bf04      	itt	eq
 800ac9e:	089b      	lsreq	r3, r3, #2
 800aca0:	3002      	addeq	r0, #2
 800aca2:	07da      	lsls	r2, r3, #31
 800aca4:	d403      	bmi.n	800acae <__lo0bits+0x4e>
 800aca6:	085b      	lsrs	r3, r3, #1
 800aca8:	f100 0001 	add.w	r0, r0, #1
 800acac:	d005      	beq.n	800acba <__lo0bits+0x5a>
 800acae:	600b      	str	r3, [r1, #0]
 800acb0:	4770      	bx	lr
 800acb2:	4610      	mov	r0, r2
 800acb4:	e7e9      	b.n	800ac8a <__lo0bits+0x2a>
 800acb6:	2000      	movs	r0, #0
 800acb8:	4770      	bx	lr
 800acba:	2020      	movs	r0, #32
 800acbc:	4770      	bx	lr
	...

0800acc0 <__i2b>:
 800acc0:	b510      	push	{r4, lr}
 800acc2:	460c      	mov	r4, r1
 800acc4:	2101      	movs	r1, #1
 800acc6:	f7ff feb9 	bl	800aa3c <_Balloc>
 800acca:	4602      	mov	r2, r0
 800accc:	b928      	cbnz	r0, 800acda <__i2b+0x1a>
 800acce:	4b05      	ldr	r3, [pc, #20]	; (800ace4 <__i2b+0x24>)
 800acd0:	4805      	ldr	r0, [pc, #20]	; (800ace8 <__i2b+0x28>)
 800acd2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800acd6:	f000 fe01 	bl	800b8dc <__assert_func>
 800acda:	2301      	movs	r3, #1
 800acdc:	6144      	str	r4, [r0, #20]
 800acde:	6103      	str	r3, [r0, #16]
 800ace0:	bd10      	pop	{r4, pc}
 800ace2:	bf00      	nop
 800ace4:	0800c6c0 	.word	0x0800c6c0
 800ace8:	0800c74c 	.word	0x0800c74c

0800acec <__multiply>:
 800acec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf0:	4691      	mov	r9, r2
 800acf2:	690a      	ldr	r2, [r1, #16]
 800acf4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800acf8:	429a      	cmp	r2, r3
 800acfa:	bfb8      	it	lt
 800acfc:	460b      	movlt	r3, r1
 800acfe:	460c      	mov	r4, r1
 800ad00:	bfbc      	itt	lt
 800ad02:	464c      	movlt	r4, r9
 800ad04:	4699      	movlt	r9, r3
 800ad06:	6927      	ldr	r7, [r4, #16]
 800ad08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad0c:	68a3      	ldr	r3, [r4, #8]
 800ad0e:	6861      	ldr	r1, [r4, #4]
 800ad10:	eb07 060a 	add.w	r6, r7, sl
 800ad14:	42b3      	cmp	r3, r6
 800ad16:	b085      	sub	sp, #20
 800ad18:	bfb8      	it	lt
 800ad1a:	3101      	addlt	r1, #1
 800ad1c:	f7ff fe8e 	bl	800aa3c <_Balloc>
 800ad20:	b930      	cbnz	r0, 800ad30 <__multiply+0x44>
 800ad22:	4602      	mov	r2, r0
 800ad24:	4b44      	ldr	r3, [pc, #272]	; (800ae38 <__multiply+0x14c>)
 800ad26:	4845      	ldr	r0, [pc, #276]	; (800ae3c <__multiply+0x150>)
 800ad28:	f240 115d 	movw	r1, #349	; 0x15d
 800ad2c:	f000 fdd6 	bl	800b8dc <__assert_func>
 800ad30:	f100 0514 	add.w	r5, r0, #20
 800ad34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad38:	462b      	mov	r3, r5
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	4543      	cmp	r3, r8
 800ad3e:	d321      	bcc.n	800ad84 <__multiply+0x98>
 800ad40:	f104 0314 	add.w	r3, r4, #20
 800ad44:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ad48:	f109 0314 	add.w	r3, r9, #20
 800ad4c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ad50:	9202      	str	r2, [sp, #8]
 800ad52:	1b3a      	subs	r2, r7, r4
 800ad54:	3a15      	subs	r2, #21
 800ad56:	f022 0203 	bic.w	r2, r2, #3
 800ad5a:	3204      	adds	r2, #4
 800ad5c:	f104 0115 	add.w	r1, r4, #21
 800ad60:	428f      	cmp	r7, r1
 800ad62:	bf38      	it	cc
 800ad64:	2204      	movcc	r2, #4
 800ad66:	9201      	str	r2, [sp, #4]
 800ad68:	9a02      	ldr	r2, [sp, #8]
 800ad6a:	9303      	str	r3, [sp, #12]
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d80c      	bhi.n	800ad8a <__multiply+0x9e>
 800ad70:	2e00      	cmp	r6, #0
 800ad72:	dd03      	ble.n	800ad7c <__multiply+0x90>
 800ad74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d05a      	beq.n	800ae32 <__multiply+0x146>
 800ad7c:	6106      	str	r6, [r0, #16]
 800ad7e:	b005      	add	sp, #20
 800ad80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad84:	f843 2b04 	str.w	r2, [r3], #4
 800ad88:	e7d8      	b.n	800ad3c <__multiply+0x50>
 800ad8a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad8e:	f1ba 0f00 	cmp.w	sl, #0
 800ad92:	d024      	beq.n	800adde <__multiply+0xf2>
 800ad94:	f104 0e14 	add.w	lr, r4, #20
 800ad98:	46a9      	mov	r9, r5
 800ad9a:	f04f 0c00 	mov.w	ip, #0
 800ad9e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ada2:	f8d9 1000 	ldr.w	r1, [r9]
 800ada6:	fa1f fb82 	uxth.w	fp, r2
 800adaa:	b289      	uxth	r1, r1
 800adac:	fb0a 110b 	mla	r1, sl, fp, r1
 800adb0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800adb4:	f8d9 2000 	ldr.w	r2, [r9]
 800adb8:	4461      	add	r1, ip
 800adba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800adbe:	fb0a c20b 	mla	r2, sl, fp, ip
 800adc2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800adc6:	b289      	uxth	r1, r1
 800adc8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800adcc:	4577      	cmp	r7, lr
 800adce:	f849 1b04 	str.w	r1, [r9], #4
 800add2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800add6:	d8e2      	bhi.n	800ad9e <__multiply+0xb2>
 800add8:	9a01      	ldr	r2, [sp, #4]
 800adda:	f845 c002 	str.w	ip, [r5, r2]
 800adde:	9a03      	ldr	r2, [sp, #12]
 800ade0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ade4:	3304      	adds	r3, #4
 800ade6:	f1b9 0f00 	cmp.w	r9, #0
 800adea:	d020      	beq.n	800ae2e <__multiply+0x142>
 800adec:	6829      	ldr	r1, [r5, #0]
 800adee:	f104 0c14 	add.w	ip, r4, #20
 800adf2:	46ae      	mov	lr, r5
 800adf4:	f04f 0a00 	mov.w	sl, #0
 800adf8:	f8bc b000 	ldrh.w	fp, [ip]
 800adfc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ae00:	fb09 220b 	mla	r2, r9, fp, r2
 800ae04:	4492      	add	sl, r2
 800ae06:	b289      	uxth	r1, r1
 800ae08:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ae0c:	f84e 1b04 	str.w	r1, [lr], #4
 800ae10:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ae14:	f8be 1000 	ldrh.w	r1, [lr]
 800ae18:	0c12      	lsrs	r2, r2, #16
 800ae1a:	fb09 1102 	mla	r1, r9, r2, r1
 800ae1e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ae22:	4567      	cmp	r7, ip
 800ae24:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae28:	d8e6      	bhi.n	800adf8 <__multiply+0x10c>
 800ae2a:	9a01      	ldr	r2, [sp, #4]
 800ae2c:	50a9      	str	r1, [r5, r2]
 800ae2e:	3504      	adds	r5, #4
 800ae30:	e79a      	b.n	800ad68 <__multiply+0x7c>
 800ae32:	3e01      	subs	r6, #1
 800ae34:	e79c      	b.n	800ad70 <__multiply+0x84>
 800ae36:	bf00      	nop
 800ae38:	0800c6c0 	.word	0x0800c6c0
 800ae3c:	0800c74c 	.word	0x0800c74c

0800ae40 <__pow5mult>:
 800ae40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae44:	4615      	mov	r5, r2
 800ae46:	f012 0203 	ands.w	r2, r2, #3
 800ae4a:	4606      	mov	r6, r0
 800ae4c:	460f      	mov	r7, r1
 800ae4e:	d007      	beq.n	800ae60 <__pow5mult+0x20>
 800ae50:	4c25      	ldr	r4, [pc, #148]	; (800aee8 <__pow5mult+0xa8>)
 800ae52:	3a01      	subs	r2, #1
 800ae54:	2300      	movs	r3, #0
 800ae56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae5a:	f7ff fe51 	bl	800ab00 <__multadd>
 800ae5e:	4607      	mov	r7, r0
 800ae60:	10ad      	asrs	r5, r5, #2
 800ae62:	d03d      	beq.n	800aee0 <__pow5mult+0xa0>
 800ae64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae66:	b97c      	cbnz	r4, 800ae88 <__pow5mult+0x48>
 800ae68:	2010      	movs	r0, #16
 800ae6a:	f7ff fdbf 	bl	800a9ec <malloc>
 800ae6e:	4602      	mov	r2, r0
 800ae70:	6270      	str	r0, [r6, #36]	; 0x24
 800ae72:	b928      	cbnz	r0, 800ae80 <__pow5mult+0x40>
 800ae74:	4b1d      	ldr	r3, [pc, #116]	; (800aeec <__pow5mult+0xac>)
 800ae76:	481e      	ldr	r0, [pc, #120]	; (800aef0 <__pow5mult+0xb0>)
 800ae78:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ae7c:	f000 fd2e 	bl	800b8dc <__assert_func>
 800ae80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae84:	6004      	str	r4, [r0, #0]
 800ae86:	60c4      	str	r4, [r0, #12]
 800ae88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ae8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae90:	b94c      	cbnz	r4, 800aea6 <__pow5mult+0x66>
 800ae92:	f240 2171 	movw	r1, #625	; 0x271
 800ae96:	4630      	mov	r0, r6
 800ae98:	f7ff ff12 	bl	800acc0 <__i2b>
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aea2:	4604      	mov	r4, r0
 800aea4:	6003      	str	r3, [r0, #0]
 800aea6:	f04f 0900 	mov.w	r9, #0
 800aeaa:	07eb      	lsls	r3, r5, #31
 800aeac:	d50a      	bpl.n	800aec4 <__pow5mult+0x84>
 800aeae:	4639      	mov	r1, r7
 800aeb0:	4622      	mov	r2, r4
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	f7ff ff1a 	bl	800acec <__multiply>
 800aeb8:	4639      	mov	r1, r7
 800aeba:	4680      	mov	r8, r0
 800aebc:	4630      	mov	r0, r6
 800aebe:	f7ff fdfd 	bl	800aabc <_Bfree>
 800aec2:	4647      	mov	r7, r8
 800aec4:	106d      	asrs	r5, r5, #1
 800aec6:	d00b      	beq.n	800aee0 <__pow5mult+0xa0>
 800aec8:	6820      	ldr	r0, [r4, #0]
 800aeca:	b938      	cbnz	r0, 800aedc <__pow5mult+0x9c>
 800aecc:	4622      	mov	r2, r4
 800aece:	4621      	mov	r1, r4
 800aed0:	4630      	mov	r0, r6
 800aed2:	f7ff ff0b 	bl	800acec <__multiply>
 800aed6:	6020      	str	r0, [r4, #0]
 800aed8:	f8c0 9000 	str.w	r9, [r0]
 800aedc:	4604      	mov	r4, r0
 800aede:	e7e4      	b.n	800aeaa <__pow5mult+0x6a>
 800aee0:	4638      	mov	r0, r7
 800aee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aee6:	bf00      	nop
 800aee8:	0800c898 	.word	0x0800c898
 800aeec:	0800c64e 	.word	0x0800c64e
 800aef0:	0800c74c 	.word	0x0800c74c

0800aef4 <__lshift>:
 800aef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aef8:	460c      	mov	r4, r1
 800aefa:	6849      	ldr	r1, [r1, #4]
 800aefc:	6923      	ldr	r3, [r4, #16]
 800aefe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af02:	68a3      	ldr	r3, [r4, #8]
 800af04:	4607      	mov	r7, r0
 800af06:	4691      	mov	r9, r2
 800af08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af0c:	f108 0601 	add.w	r6, r8, #1
 800af10:	42b3      	cmp	r3, r6
 800af12:	db0b      	blt.n	800af2c <__lshift+0x38>
 800af14:	4638      	mov	r0, r7
 800af16:	f7ff fd91 	bl	800aa3c <_Balloc>
 800af1a:	4605      	mov	r5, r0
 800af1c:	b948      	cbnz	r0, 800af32 <__lshift+0x3e>
 800af1e:	4602      	mov	r2, r0
 800af20:	4b2a      	ldr	r3, [pc, #168]	; (800afcc <__lshift+0xd8>)
 800af22:	482b      	ldr	r0, [pc, #172]	; (800afd0 <__lshift+0xdc>)
 800af24:	f240 11d9 	movw	r1, #473	; 0x1d9
 800af28:	f000 fcd8 	bl	800b8dc <__assert_func>
 800af2c:	3101      	adds	r1, #1
 800af2e:	005b      	lsls	r3, r3, #1
 800af30:	e7ee      	b.n	800af10 <__lshift+0x1c>
 800af32:	2300      	movs	r3, #0
 800af34:	f100 0114 	add.w	r1, r0, #20
 800af38:	f100 0210 	add.w	r2, r0, #16
 800af3c:	4618      	mov	r0, r3
 800af3e:	4553      	cmp	r3, sl
 800af40:	db37      	blt.n	800afb2 <__lshift+0xbe>
 800af42:	6920      	ldr	r0, [r4, #16]
 800af44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af48:	f104 0314 	add.w	r3, r4, #20
 800af4c:	f019 091f 	ands.w	r9, r9, #31
 800af50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af54:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800af58:	d02f      	beq.n	800afba <__lshift+0xc6>
 800af5a:	f1c9 0e20 	rsb	lr, r9, #32
 800af5e:	468a      	mov	sl, r1
 800af60:	f04f 0c00 	mov.w	ip, #0
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	fa02 f209 	lsl.w	r2, r2, r9
 800af6a:	ea42 020c 	orr.w	r2, r2, ip
 800af6e:	f84a 2b04 	str.w	r2, [sl], #4
 800af72:	f853 2b04 	ldr.w	r2, [r3], #4
 800af76:	4298      	cmp	r0, r3
 800af78:	fa22 fc0e 	lsr.w	ip, r2, lr
 800af7c:	d8f2      	bhi.n	800af64 <__lshift+0x70>
 800af7e:	1b03      	subs	r3, r0, r4
 800af80:	3b15      	subs	r3, #21
 800af82:	f023 0303 	bic.w	r3, r3, #3
 800af86:	3304      	adds	r3, #4
 800af88:	f104 0215 	add.w	r2, r4, #21
 800af8c:	4290      	cmp	r0, r2
 800af8e:	bf38      	it	cc
 800af90:	2304      	movcc	r3, #4
 800af92:	f841 c003 	str.w	ip, [r1, r3]
 800af96:	f1bc 0f00 	cmp.w	ip, #0
 800af9a:	d001      	beq.n	800afa0 <__lshift+0xac>
 800af9c:	f108 0602 	add.w	r6, r8, #2
 800afa0:	3e01      	subs	r6, #1
 800afa2:	4638      	mov	r0, r7
 800afa4:	612e      	str	r6, [r5, #16]
 800afa6:	4621      	mov	r1, r4
 800afa8:	f7ff fd88 	bl	800aabc <_Bfree>
 800afac:	4628      	mov	r0, r5
 800afae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afb2:	f842 0f04 	str.w	r0, [r2, #4]!
 800afb6:	3301      	adds	r3, #1
 800afb8:	e7c1      	b.n	800af3e <__lshift+0x4a>
 800afba:	3904      	subs	r1, #4
 800afbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800afc0:	f841 2f04 	str.w	r2, [r1, #4]!
 800afc4:	4298      	cmp	r0, r3
 800afc6:	d8f9      	bhi.n	800afbc <__lshift+0xc8>
 800afc8:	e7ea      	b.n	800afa0 <__lshift+0xac>
 800afca:	bf00      	nop
 800afcc:	0800c6c0 	.word	0x0800c6c0
 800afd0:	0800c74c 	.word	0x0800c74c

0800afd4 <__mcmp>:
 800afd4:	b530      	push	{r4, r5, lr}
 800afd6:	6902      	ldr	r2, [r0, #16]
 800afd8:	690c      	ldr	r4, [r1, #16]
 800afda:	1b12      	subs	r2, r2, r4
 800afdc:	d10e      	bne.n	800affc <__mcmp+0x28>
 800afde:	f100 0314 	add.w	r3, r0, #20
 800afe2:	3114      	adds	r1, #20
 800afe4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800afe8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800afec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aff0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aff4:	42a5      	cmp	r5, r4
 800aff6:	d003      	beq.n	800b000 <__mcmp+0x2c>
 800aff8:	d305      	bcc.n	800b006 <__mcmp+0x32>
 800affa:	2201      	movs	r2, #1
 800affc:	4610      	mov	r0, r2
 800affe:	bd30      	pop	{r4, r5, pc}
 800b000:	4283      	cmp	r3, r0
 800b002:	d3f3      	bcc.n	800afec <__mcmp+0x18>
 800b004:	e7fa      	b.n	800affc <__mcmp+0x28>
 800b006:	f04f 32ff 	mov.w	r2, #4294967295
 800b00a:	e7f7      	b.n	800affc <__mcmp+0x28>

0800b00c <__mdiff>:
 800b00c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b010:	460c      	mov	r4, r1
 800b012:	4606      	mov	r6, r0
 800b014:	4611      	mov	r1, r2
 800b016:	4620      	mov	r0, r4
 800b018:	4690      	mov	r8, r2
 800b01a:	f7ff ffdb 	bl	800afd4 <__mcmp>
 800b01e:	1e05      	subs	r5, r0, #0
 800b020:	d110      	bne.n	800b044 <__mdiff+0x38>
 800b022:	4629      	mov	r1, r5
 800b024:	4630      	mov	r0, r6
 800b026:	f7ff fd09 	bl	800aa3c <_Balloc>
 800b02a:	b930      	cbnz	r0, 800b03a <__mdiff+0x2e>
 800b02c:	4b3a      	ldr	r3, [pc, #232]	; (800b118 <__mdiff+0x10c>)
 800b02e:	4602      	mov	r2, r0
 800b030:	f240 2132 	movw	r1, #562	; 0x232
 800b034:	4839      	ldr	r0, [pc, #228]	; (800b11c <__mdiff+0x110>)
 800b036:	f000 fc51 	bl	800b8dc <__assert_func>
 800b03a:	2301      	movs	r3, #1
 800b03c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b040:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b044:	bfa4      	itt	ge
 800b046:	4643      	movge	r3, r8
 800b048:	46a0      	movge	r8, r4
 800b04a:	4630      	mov	r0, r6
 800b04c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b050:	bfa6      	itte	ge
 800b052:	461c      	movge	r4, r3
 800b054:	2500      	movge	r5, #0
 800b056:	2501      	movlt	r5, #1
 800b058:	f7ff fcf0 	bl	800aa3c <_Balloc>
 800b05c:	b920      	cbnz	r0, 800b068 <__mdiff+0x5c>
 800b05e:	4b2e      	ldr	r3, [pc, #184]	; (800b118 <__mdiff+0x10c>)
 800b060:	4602      	mov	r2, r0
 800b062:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b066:	e7e5      	b.n	800b034 <__mdiff+0x28>
 800b068:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b06c:	6926      	ldr	r6, [r4, #16]
 800b06e:	60c5      	str	r5, [r0, #12]
 800b070:	f104 0914 	add.w	r9, r4, #20
 800b074:	f108 0514 	add.w	r5, r8, #20
 800b078:	f100 0e14 	add.w	lr, r0, #20
 800b07c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b080:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b084:	f108 0210 	add.w	r2, r8, #16
 800b088:	46f2      	mov	sl, lr
 800b08a:	2100      	movs	r1, #0
 800b08c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b090:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b094:	fa1f f883 	uxth.w	r8, r3
 800b098:	fa11 f18b 	uxtah	r1, r1, fp
 800b09c:	0c1b      	lsrs	r3, r3, #16
 800b09e:	eba1 0808 	sub.w	r8, r1, r8
 800b0a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b0a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b0aa:	fa1f f888 	uxth.w	r8, r8
 800b0ae:	1419      	asrs	r1, r3, #16
 800b0b0:	454e      	cmp	r6, r9
 800b0b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b0b6:	f84a 3b04 	str.w	r3, [sl], #4
 800b0ba:	d8e7      	bhi.n	800b08c <__mdiff+0x80>
 800b0bc:	1b33      	subs	r3, r6, r4
 800b0be:	3b15      	subs	r3, #21
 800b0c0:	f023 0303 	bic.w	r3, r3, #3
 800b0c4:	3304      	adds	r3, #4
 800b0c6:	3415      	adds	r4, #21
 800b0c8:	42a6      	cmp	r6, r4
 800b0ca:	bf38      	it	cc
 800b0cc:	2304      	movcc	r3, #4
 800b0ce:	441d      	add	r5, r3
 800b0d0:	4473      	add	r3, lr
 800b0d2:	469e      	mov	lr, r3
 800b0d4:	462e      	mov	r6, r5
 800b0d6:	4566      	cmp	r6, ip
 800b0d8:	d30e      	bcc.n	800b0f8 <__mdiff+0xec>
 800b0da:	f10c 0203 	add.w	r2, ip, #3
 800b0de:	1b52      	subs	r2, r2, r5
 800b0e0:	f022 0203 	bic.w	r2, r2, #3
 800b0e4:	3d03      	subs	r5, #3
 800b0e6:	45ac      	cmp	ip, r5
 800b0e8:	bf38      	it	cc
 800b0ea:	2200      	movcc	r2, #0
 800b0ec:	441a      	add	r2, r3
 800b0ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b0f2:	b17b      	cbz	r3, 800b114 <__mdiff+0x108>
 800b0f4:	6107      	str	r7, [r0, #16]
 800b0f6:	e7a3      	b.n	800b040 <__mdiff+0x34>
 800b0f8:	f856 8b04 	ldr.w	r8, [r6], #4
 800b0fc:	fa11 f288 	uxtah	r2, r1, r8
 800b100:	1414      	asrs	r4, r2, #16
 800b102:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b106:	b292      	uxth	r2, r2
 800b108:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b10c:	f84e 2b04 	str.w	r2, [lr], #4
 800b110:	1421      	asrs	r1, r4, #16
 800b112:	e7e0      	b.n	800b0d6 <__mdiff+0xca>
 800b114:	3f01      	subs	r7, #1
 800b116:	e7ea      	b.n	800b0ee <__mdiff+0xe2>
 800b118:	0800c6c0 	.word	0x0800c6c0
 800b11c:	0800c74c 	.word	0x0800c74c

0800b120 <__ulp>:
 800b120:	b082      	sub	sp, #8
 800b122:	ed8d 0b00 	vstr	d0, [sp]
 800b126:	9b01      	ldr	r3, [sp, #4]
 800b128:	4912      	ldr	r1, [pc, #72]	; (800b174 <__ulp+0x54>)
 800b12a:	4019      	ands	r1, r3
 800b12c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b130:	2900      	cmp	r1, #0
 800b132:	dd05      	ble.n	800b140 <__ulp+0x20>
 800b134:	2200      	movs	r2, #0
 800b136:	460b      	mov	r3, r1
 800b138:	ec43 2b10 	vmov	d0, r2, r3
 800b13c:	b002      	add	sp, #8
 800b13e:	4770      	bx	lr
 800b140:	4249      	negs	r1, r1
 800b142:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b146:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b14a:	f04f 0200 	mov.w	r2, #0
 800b14e:	f04f 0300 	mov.w	r3, #0
 800b152:	da04      	bge.n	800b15e <__ulp+0x3e>
 800b154:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b158:	fa41 f300 	asr.w	r3, r1, r0
 800b15c:	e7ec      	b.n	800b138 <__ulp+0x18>
 800b15e:	f1a0 0114 	sub.w	r1, r0, #20
 800b162:	291e      	cmp	r1, #30
 800b164:	bfda      	itte	le
 800b166:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b16a:	fa20 f101 	lsrle.w	r1, r0, r1
 800b16e:	2101      	movgt	r1, #1
 800b170:	460a      	mov	r2, r1
 800b172:	e7e1      	b.n	800b138 <__ulp+0x18>
 800b174:	7ff00000 	.word	0x7ff00000

0800b178 <__b2d>:
 800b178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b17a:	6905      	ldr	r5, [r0, #16]
 800b17c:	f100 0714 	add.w	r7, r0, #20
 800b180:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b184:	1f2e      	subs	r6, r5, #4
 800b186:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b18a:	4620      	mov	r0, r4
 800b18c:	f7ff fd48 	bl	800ac20 <__hi0bits>
 800b190:	f1c0 0320 	rsb	r3, r0, #32
 800b194:	280a      	cmp	r0, #10
 800b196:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b214 <__b2d+0x9c>
 800b19a:	600b      	str	r3, [r1, #0]
 800b19c:	dc14      	bgt.n	800b1c8 <__b2d+0x50>
 800b19e:	f1c0 0e0b 	rsb	lr, r0, #11
 800b1a2:	fa24 f10e 	lsr.w	r1, r4, lr
 800b1a6:	42b7      	cmp	r7, r6
 800b1a8:	ea41 030c 	orr.w	r3, r1, ip
 800b1ac:	bf34      	ite	cc
 800b1ae:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b1b2:	2100      	movcs	r1, #0
 800b1b4:	3015      	adds	r0, #21
 800b1b6:	fa04 f000 	lsl.w	r0, r4, r0
 800b1ba:	fa21 f10e 	lsr.w	r1, r1, lr
 800b1be:	ea40 0201 	orr.w	r2, r0, r1
 800b1c2:	ec43 2b10 	vmov	d0, r2, r3
 800b1c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1c8:	42b7      	cmp	r7, r6
 800b1ca:	bf3a      	itte	cc
 800b1cc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b1d0:	f1a5 0608 	subcc.w	r6, r5, #8
 800b1d4:	2100      	movcs	r1, #0
 800b1d6:	380b      	subs	r0, #11
 800b1d8:	d017      	beq.n	800b20a <__b2d+0x92>
 800b1da:	f1c0 0c20 	rsb	ip, r0, #32
 800b1de:	fa04 f500 	lsl.w	r5, r4, r0
 800b1e2:	42be      	cmp	r6, r7
 800b1e4:	fa21 f40c 	lsr.w	r4, r1, ip
 800b1e8:	ea45 0504 	orr.w	r5, r5, r4
 800b1ec:	bf8c      	ite	hi
 800b1ee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b1f2:	2400      	movls	r4, #0
 800b1f4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b1f8:	fa01 f000 	lsl.w	r0, r1, r0
 800b1fc:	fa24 f40c 	lsr.w	r4, r4, ip
 800b200:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b204:	ea40 0204 	orr.w	r2, r0, r4
 800b208:	e7db      	b.n	800b1c2 <__b2d+0x4a>
 800b20a:	ea44 030c 	orr.w	r3, r4, ip
 800b20e:	460a      	mov	r2, r1
 800b210:	e7d7      	b.n	800b1c2 <__b2d+0x4a>
 800b212:	bf00      	nop
 800b214:	3ff00000 	.word	0x3ff00000

0800b218 <__d2b>:
 800b218:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b21c:	4689      	mov	r9, r1
 800b21e:	2101      	movs	r1, #1
 800b220:	ec57 6b10 	vmov	r6, r7, d0
 800b224:	4690      	mov	r8, r2
 800b226:	f7ff fc09 	bl	800aa3c <_Balloc>
 800b22a:	4604      	mov	r4, r0
 800b22c:	b930      	cbnz	r0, 800b23c <__d2b+0x24>
 800b22e:	4602      	mov	r2, r0
 800b230:	4b25      	ldr	r3, [pc, #148]	; (800b2c8 <__d2b+0xb0>)
 800b232:	4826      	ldr	r0, [pc, #152]	; (800b2cc <__d2b+0xb4>)
 800b234:	f240 310a 	movw	r1, #778	; 0x30a
 800b238:	f000 fb50 	bl	800b8dc <__assert_func>
 800b23c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b240:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b244:	bb35      	cbnz	r5, 800b294 <__d2b+0x7c>
 800b246:	2e00      	cmp	r6, #0
 800b248:	9301      	str	r3, [sp, #4]
 800b24a:	d028      	beq.n	800b29e <__d2b+0x86>
 800b24c:	4668      	mov	r0, sp
 800b24e:	9600      	str	r6, [sp, #0]
 800b250:	f7ff fd06 	bl	800ac60 <__lo0bits>
 800b254:	9900      	ldr	r1, [sp, #0]
 800b256:	b300      	cbz	r0, 800b29a <__d2b+0x82>
 800b258:	9a01      	ldr	r2, [sp, #4]
 800b25a:	f1c0 0320 	rsb	r3, r0, #32
 800b25e:	fa02 f303 	lsl.w	r3, r2, r3
 800b262:	430b      	orrs	r3, r1
 800b264:	40c2      	lsrs	r2, r0
 800b266:	6163      	str	r3, [r4, #20]
 800b268:	9201      	str	r2, [sp, #4]
 800b26a:	9b01      	ldr	r3, [sp, #4]
 800b26c:	61a3      	str	r3, [r4, #24]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	bf14      	ite	ne
 800b272:	2202      	movne	r2, #2
 800b274:	2201      	moveq	r2, #1
 800b276:	6122      	str	r2, [r4, #16]
 800b278:	b1d5      	cbz	r5, 800b2b0 <__d2b+0x98>
 800b27a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b27e:	4405      	add	r5, r0
 800b280:	f8c9 5000 	str.w	r5, [r9]
 800b284:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b288:	f8c8 0000 	str.w	r0, [r8]
 800b28c:	4620      	mov	r0, r4
 800b28e:	b003      	add	sp, #12
 800b290:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b294:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b298:	e7d5      	b.n	800b246 <__d2b+0x2e>
 800b29a:	6161      	str	r1, [r4, #20]
 800b29c:	e7e5      	b.n	800b26a <__d2b+0x52>
 800b29e:	a801      	add	r0, sp, #4
 800b2a0:	f7ff fcde 	bl	800ac60 <__lo0bits>
 800b2a4:	9b01      	ldr	r3, [sp, #4]
 800b2a6:	6163      	str	r3, [r4, #20]
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	6122      	str	r2, [r4, #16]
 800b2ac:	3020      	adds	r0, #32
 800b2ae:	e7e3      	b.n	800b278 <__d2b+0x60>
 800b2b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2b8:	f8c9 0000 	str.w	r0, [r9]
 800b2bc:	6918      	ldr	r0, [r3, #16]
 800b2be:	f7ff fcaf 	bl	800ac20 <__hi0bits>
 800b2c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2c6:	e7df      	b.n	800b288 <__d2b+0x70>
 800b2c8:	0800c6c0 	.word	0x0800c6c0
 800b2cc:	0800c74c 	.word	0x0800c74c

0800b2d0 <__ratio>:
 800b2d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d4:	4688      	mov	r8, r1
 800b2d6:	4669      	mov	r1, sp
 800b2d8:	4681      	mov	r9, r0
 800b2da:	f7ff ff4d 	bl	800b178 <__b2d>
 800b2de:	a901      	add	r1, sp, #4
 800b2e0:	4640      	mov	r0, r8
 800b2e2:	ec55 4b10 	vmov	r4, r5, d0
 800b2e6:	f7ff ff47 	bl	800b178 <__b2d>
 800b2ea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b2ee:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b2f2:	eba3 0c02 	sub.w	ip, r3, r2
 800b2f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b2fa:	1a9b      	subs	r3, r3, r2
 800b2fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b300:	ec51 0b10 	vmov	r0, r1, d0
 800b304:	2b00      	cmp	r3, #0
 800b306:	bfd6      	itet	le
 800b308:	460a      	movle	r2, r1
 800b30a:	462a      	movgt	r2, r5
 800b30c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b310:	468b      	mov	fp, r1
 800b312:	462f      	mov	r7, r5
 800b314:	bfd4      	ite	le
 800b316:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b31a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b31e:	4620      	mov	r0, r4
 800b320:	ee10 2a10 	vmov	r2, s0
 800b324:	465b      	mov	r3, fp
 800b326:	4639      	mov	r1, r7
 800b328:	f7f5 fab8 	bl	800089c <__aeabi_ddiv>
 800b32c:	ec41 0b10 	vmov	d0, r0, r1
 800b330:	b003      	add	sp, #12
 800b332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b336 <__copybits>:
 800b336:	3901      	subs	r1, #1
 800b338:	b570      	push	{r4, r5, r6, lr}
 800b33a:	1149      	asrs	r1, r1, #5
 800b33c:	6914      	ldr	r4, [r2, #16]
 800b33e:	3101      	adds	r1, #1
 800b340:	f102 0314 	add.w	r3, r2, #20
 800b344:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b348:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b34c:	1f05      	subs	r5, r0, #4
 800b34e:	42a3      	cmp	r3, r4
 800b350:	d30c      	bcc.n	800b36c <__copybits+0x36>
 800b352:	1aa3      	subs	r3, r4, r2
 800b354:	3b11      	subs	r3, #17
 800b356:	f023 0303 	bic.w	r3, r3, #3
 800b35a:	3211      	adds	r2, #17
 800b35c:	42a2      	cmp	r2, r4
 800b35e:	bf88      	it	hi
 800b360:	2300      	movhi	r3, #0
 800b362:	4418      	add	r0, r3
 800b364:	2300      	movs	r3, #0
 800b366:	4288      	cmp	r0, r1
 800b368:	d305      	bcc.n	800b376 <__copybits+0x40>
 800b36a:	bd70      	pop	{r4, r5, r6, pc}
 800b36c:	f853 6b04 	ldr.w	r6, [r3], #4
 800b370:	f845 6f04 	str.w	r6, [r5, #4]!
 800b374:	e7eb      	b.n	800b34e <__copybits+0x18>
 800b376:	f840 3b04 	str.w	r3, [r0], #4
 800b37a:	e7f4      	b.n	800b366 <__copybits+0x30>

0800b37c <__any_on>:
 800b37c:	f100 0214 	add.w	r2, r0, #20
 800b380:	6900      	ldr	r0, [r0, #16]
 800b382:	114b      	asrs	r3, r1, #5
 800b384:	4298      	cmp	r0, r3
 800b386:	b510      	push	{r4, lr}
 800b388:	db11      	blt.n	800b3ae <__any_on+0x32>
 800b38a:	dd0a      	ble.n	800b3a2 <__any_on+0x26>
 800b38c:	f011 011f 	ands.w	r1, r1, #31
 800b390:	d007      	beq.n	800b3a2 <__any_on+0x26>
 800b392:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b396:	fa24 f001 	lsr.w	r0, r4, r1
 800b39a:	fa00 f101 	lsl.w	r1, r0, r1
 800b39e:	428c      	cmp	r4, r1
 800b3a0:	d10b      	bne.n	800b3ba <__any_on+0x3e>
 800b3a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d803      	bhi.n	800b3b2 <__any_on+0x36>
 800b3aa:	2000      	movs	r0, #0
 800b3ac:	bd10      	pop	{r4, pc}
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	e7f7      	b.n	800b3a2 <__any_on+0x26>
 800b3b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3b6:	2900      	cmp	r1, #0
 800b3b8:	d0f5      	beq.n	800b3a6 <__any_on+0x2a>
 800b3ba:	2001      	movs	r0, #1
 800b3bc:	e7f6      	b.n	800b3ac <__any_on+0x30>

0800b3be <_calloc_r>:
 800b3be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3c0:	fba1 2402 	umull	r2, r4, r1, r2
 800b3c4:	b94c      	cbnz	r4, 800b3da <_calloc_r+0x1c>
 800b3c6:	4611      	mov	r1, r2
 800b3c8:	9201      	str	r2, [sp, #4]
 800b3ca:	f000 f87b 	bl	800b4c4 <_malloc_r>
 800b3ce:	9a01      	ldr	r2, [sp, #4]
 800b3d0:	4605      	mov	r5, r0
 800b3d2:	b930      	cbnz	r0, 800b3e2 <_calloc_r+0x24>
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	b003      	add	sp, #12
 800b3d8:	bd30      	pop	{r4, r5, pc}
 800b3da:	220c      	movs	r2, #12
 800b3dc:	6002      	str	r2, [r0, #0]
 800b3de:	2500      	movs	r5, #0
 800b3e0:	e7f8      	b.n	800b3d4 <_calloc_r+0x16>
 800b3e2:	4621      	mov	r1, r4
 800b3e4:	f7fc fbbe 	bl	8007b64 <memset>
 800b3e8:	e7f4      	b.n	800b3d4 <_calloc_r+0x16>
	...

0800b3ec <_free_r>:
 800b3ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3ee:	2900      	cmp	r1, #0
 800b3f0:	d044      	beq.n	800b47c <_free_r+0x90>
 800b3f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3f6:	9001      	str	r0, [sp, #4]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f1a1 0404 	sub.w	r4, r1, #4
 800b3fe:	bfb8      	it	lt
 800b400:	18e4      	addlt	r4, r4, r3
 800b402:	f000 fab5 	bl	800b970 <__malloc_lock>
 800b406:	4a1e      	ldr	r2, [pc, #120]	; (800b480 <_free_r+0x94>)
 800b408:	9801      	ldr	r0, [sp, #4]
 800b40a:	6813      	ldr	r3, [r2, #0]
 800b40c:	b933      	cbnz	r3, 800b41c <_free_r+0x30>
 800b40e:	6063      	str	r3, [r4, #4]
 800b410:	6014      	str	r4, [r2, #0]
 800b412:	b003      	add	sp, #12
 800b414:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b418:	f000 bab0 	b.w	800b97c <__malloc_unlock>
 800b41c:	42a3      	cmp	r3, r4
 800b41e:	d908      	bls.n	800b432 <_free_r+0x46>
 800b420:	6825      	ldr	r5, [r4, #0]
 800b422:	1961      	adds	r1, r4, r5
 800b424:	428b      	cmp	r3, r1
 800b426:	bf01      	itttt	eq
 800b428:	6819      	ldreq	r1, [r3, #0]
 800b42a:	685b      	ldreq	r3, [r3, #4]
 800b42c:	1949      	addeq	r1, r1, r5
 800b42e:	6021      	streq	r1, [r4, #0]
 800b430:	e7ed      	b.n	800b40e <_free_r+0x22>
 800b432:	461a      	mov	r2, r3
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	b10b      	cbz	r3, 800b43c <_free_r+0x50>
 800b438:	42a3      	cmp	r3, r4
 800b43a:	d9fa      	bls.n	800b432 <_free_r+0x46>
 800b43c:	6811      	ldr	r1, [r2, #0]
 800b43e:	1855      	adds	r5, r2, r1
 800b440:	42a5      	cmp	r5, r4
 800b442:	d10b      	bne.n	800b45c <_free_r+0x70>
 800b444:	6824      	ldr	r4, [r4, #0]
 800b446:	4421      	add	r1, r4
 800b448:	1854      	adds	r4, r2, r1
 800b44a:	42a3      	cmp	r3, r4
 800b44c:	6011      	str	r1, [r2, #0]
 800b44e:	d1e0      	bne.n	800b412 <_free_r+0x26>
 800b450:	681c      	ldr	r4, [r3, #0]
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	6053      	str	r3, [r2, #4]
 800b456:	4421      	add	r1, r4
 800b458:	6011      	str	r1, [r2, #0]
 800b45a:	e7da      	b.n	800b412 <_free_r+0x26>
 800b45c:	d902      	bls.n	800b464 <_free_r+0x78>
 800b45e:	230c      	movs	r3, #12
 800b460:	6003      	str	r3, [r0, #0]
 800b462:	e7d6      	b.n	800b412 <_free_r+0x26>
 800b464:	6825      	ldr	r5, [r4, #0]
 800b466:	1961      	adds	r1, r4, r5
 800b468:	428b      	cmp	r3, r1
 800b46a:	bf04      	itt	eq
 800b46c:	6819      	ldreq	r1, [r3, #0]
 800b46e:	685b      	ldreq	r3, [r3, #4]
 800b470:	6063      	str	r3, [r4, #4]
 800b472:	bf04      	itt	eq
 800b474:	1949      	addeq	r1, r1, r5
 800b476:	6021      	streq	r1, [r4, #0]
 800b478:	6054      	str	r4, [r2, #4]
 800b47a:	e7ca      	b.n	800b412 <_free_r+0x26>
 800b47c:	b003      	add	sp, #12
 800b47e:	bd30      	pop	{r4, r5, pc}
 800b480:	200004f8 	.word	0x200004f8

0800b484 <sbrk_aligned>:
 800b484:	b570      	push	{r4, r5, r6, lr}
 800b486:	4e0e      	ldr	r6, [pc, #56]	; (800b4c0 <sbrk_aligned+0x3c>)
 800b488:	460c      	mov	r4, r1
 800b48a:	6831      	ldr	r1, [r6, #0]
 800b48c:	4605      	mov	r5, r0
 800b48e:	b911      	cbnz	r1, 800b496 <sbrk_aligned+0x12>
 800b490:	f000 f9f2 	bl	800b878 <_sbrk_r>
 800b494:	6030      	str	r0, [r6, #0]
 800b496:	4621      	mov	r1, r4
 800b498:	4628      	mov	r0, r5
 800b49a:	f000 f9ed 	bl	800b878 <_sbrk_r>
 800b49e:	1c43      	adds	r3, r0, #1
 800b4a0:	d00a      	beq.n	800b4b8 <sbrk_aligned+0x34>
 800b4a2:	1cc4      	adds	r4, r0, #3
 800b4a4:	f024 0403 	bic.w	r4, r4, #3
 800b4a8:	42a0      	cmp	r0, r4
 800b4aa:	d007      	beq.n	800b4bc <sbrk_aligned+0x38>
 800b4ac:	1a21      	subs	r1, r4, r0
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	f000 f9e2 	bl	800b878 <_sbrk_r>
 800b4b4:	3001      	adds	r0, #1
 800b4b6:	d101      	bne.n	800b4bc <sbrk_aligned+0x38>
 800b4b8:	f04f 34ff 	mov.w	r4, #4294967295
 800b4bc:	4620      	mov	r0, r4
 800b4be:	bd70      	pop	{r4, r5, r6, pc}
 800b4c0:	200004fc 	.word	0x200004fc

0800b4c4 <_malloc_r>:
 800b4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4c8:	1ccd      	adds	r5, r1, #3
 800b4ca:	f025 0503 	bic.w	r5, r5, #3
 800b4ce:	3508      	adds	r5, #8
 800b4d0:	2d0c      	cmp	r5, #12
 800b4d2:	bf38      	it	cc
 800b4d4:	250c      	movcc	r5, #12
 800b4d6:	2d00      	cmp	r5, #0
 800b4d8:	4607      	mov	r7, r0
 800b4da:	db01      	blt.n	800b4e0 <_malloc_r+0x1c>
 800b4dc:	42a9      	cmp	r1, r5
 800b4de:	d905      	bls.n	800b4ec <_malloc_r+0x28>
 800b4e0:	230c      	movs	r3, #12
 800b4e2:	603b      	str	r3, [r7, #0]
 800b4e4:	2600      	movs	r6, #0
 800b4e6:	4630      	mov	r0, r6
 800b4e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4ec:	4e2e      	ldr	r6, [pc, #184]	; (800b5a8 <_malloc_r+0xe4>)
 800b4ee:	f000 fa3f 	bl	800b970 <__malloc_lock>
 800b4f2:	6833      	ldr	r3, [r6, #0]
 800b4f4:	461c      	mov	r4, r3
 800b4f6:	bb34      	cbnz	r4, 800b546 <_malloc_r+0x82>
 800b4f8:	4629      	mov	r1, r5
 800b4fa:	4638      	mov	r0, r7
 800b4fc:	f7ff ffc2 	bl	800b484 <sbrk_aligned>
 800b500:	1c43      	adds	r3, r0, #1
 800b502:	4604      	mov	r4, r0
 800b504:	d14d      	bne.n	800b5a2 <_malloc_r+0xde>
 800b506:	6834      	ldr	r4, [r6, #0]
 800b508:	4626      	mov	r6, r4
 800b50a:	2e00      	cmp	r6, #0
 800b50c:	d140      	bne.n	800b590 <_malloc_r+0xcc>
 800b50e:	6823      	ldr	r3, [r4, #0]
 800b510:	4631      	mov	r1, r6
 800b512:	4638      	mov	r0, r7
 800b514:	eb04 0803 	add.w	r8, r4, r3
 800b518:	f000 f9ae 	bl	800b878 <_sbrk_r>
 800b51c:	4580      	cmp	r8, r0
 800b51e:	d13a      	bne.n	800b596 <_malloc_r+0xd2>
 800b520:	6821      	ldr	r1, [r4, #0]
 800b522:	3503      	adds	r5, #3
 800b524:	1a6d      	subs	r5, r5, r1
 800b526:	f025 0503 	bic.w	r5, r5, #3
 800b52a:	3508      	adds	r5, #8
 800b52c:	2d0c      	cmp	r5, #12
 800b52e:	bf38      	it	cc
 800b530:	250c      	movcc	r5, #12
 800b532:	4629      	mov	r1, r5
 800b534:	4638      	mov	r0, r7
 800b536:	f7ff ffa5 	bl	800b484 <sbrk_aligned>
 800b53a:	3001      	adds	r0, #1
 800b53c:	d02b      	beq.n	800b596 <_malloc_r+0xd2>
 800b53e:	6823      	ldr	r3, [r4, #0]
 800b540:	442b      	add	r3, r5
 800b542:	6023      	str	r3, [r4, #0]
 800b544:	e00e      	b.n	800b564 <_malloc_r+0xa0>
 800b546:	6822      	ldr	r2, [r4, #0]
 800b548:	1b52      	subs	r2, r2, r5
 800b54a:	d41e      	bmi.n	800b58a <_malloc_r+0xc6>
 800b54c:	2a0b      	cmp	r2, #11
 800b54e:	d916      	bls.n	800b57e <_malloc_r+0xba>
 800b550:	1961      	adds	r1, r4, r5
 800b552:	42a3      	cmp	r3, r4
 800b554:	6025      	str	r5, [r4, #0]
 800b556:	bf18      	it	ne
 800b558:	6059      	strne	r1, [r3, #4]
 800b55a:	6863      	ldr	r3, [r4, #4]
 800b55c:	bf08      	it	eq
 800b55e:	6031      	streq	r1, [r6, #0]
 800b560:	5162      	str	r2, [r4, r5]
 800b562:	604b      	str	r3, [r1, #4]
 800b564:	4638      	mov	r0, r7
 800b566:	f104 060b 	add.w	r6, r4, #11
 800b56a:	f000 fa07 	bl	800b97c <__malloc_unlock>
 800b56e:	f026 0607 	bic.w	r6, r6, #7
 800b572:	1d23      	adds	r3, r4, #4
 800b574:	1af2      	subs	r2, r6, r3
 800b576:	d0b6      	beq.n	800b4e6 <_malloc_r+0x22>
 800b578:	1b9b      	subs	r3, r3, r6
 800b57a:	50a3      	str	r3, [r4, r2]
 800b57c:	e7b3      	b.n	800b4e6 <_malloc_r+0x22>
 800b57e:	6862      	ldr	r2, [r4, #4]
 800b580:	42a3      	cmp	r3, r4
 800b582:	bf0c      	ite	eq
 800b584:	6032      	streq	r2, [r6, #0]
 800b586:	605a      	strne	r2, [r3, #4]
 800b588:	e7ec      	b.n	800b564 <_malloc_r+0xa0>
 800b58a:	4623      	mov	r3, r4
 800b58c:	6864      	ldr	r4, [r4, #4]
 800b58e:	e7b2      	b.n	800b4f6 <_malloc_r+0x32>
 800b590:	4634      	mov	r4, r6
 800b592:	6876      	ldr	r6, [r6, #4]
 800b594:	e7b9      	b.n	800b50a <_malloc_r+0x46>
 800b596:	230c      	movs	r3, #12
 800b598:	603b      	str	r3, [r7, #0]
 800b59a:	4638      	mov	r0, r7
 800b59c:	f000 f9ee 	bl	800b97c <__malloc_unlock>
 800b5a0:	e7a1      	b.n	800b4e6 <_malloc_r+0x22>
 800b5a2:	6025      	str	r5, [r4, #0]
 800b5a4:	e7de      	b.n	800b564 <_malloc_r+0xa0>
 800b5a6:	bf00      	nop
 800b5a8:	200004f8 	.word	0x200004f8

0800b5ac <__ssputs_r>:
 800b5ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5b0:	688e      	ldr	r6, [r1, #8]
 800b5b2:	429e      	cmp	r6, r3
 800b5b4:	4682      	mov	sl, r0
 800b5b6:	460c      	mov	r4, r1
 800b5b8:	4690      	mov	r8, r2
 800b5ba:	461f      	mov	r7, r3
 800b5bc:	d838      	bhi.n	800b630 <__ssputs_r+0x84>
 800b5be:	898a      	ldrh	r2, [r1, #12]
 800b5c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b5c4:	d032      	beq.n	800b62c <__ssputs_r+0x80>
 800b5c6:	6825      	ldr	r5, [r4, #0]
 800b5c8:	6909      	ldr	r1, [r1, #16]
 800b5ca:	eba5 0901 	sub.w	r9, r5, r1
 800b5ce:	6965      	ldr	r5, [r4, #20]
 800b5d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5d8:	3301      	adds	r3, #1
 800b5da:	444b      	add	r3, r9
 800b5dc:	106d      	asrs	r5, r5, #1
 800b5de:	429d      	cmp	r5, r3
 800b5e0:	bf38      	it	cc
 800b5e2:	461d      	movcc	r5, r3
 800b5e4:	0553      	lsls	r3, r2, #21
 800b5e6:	d531      	bpl.n	800b64c <__ssputs_r+0xa0>
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	f7ff ff6b 	bl	800b4c4 <_malloc_r>
 800b5ee:	4606      	mov	r6, r0
 800b5f0:	b950      	cbnz	r0, 800b608 <__ssputs_r+0x5c>
 800b5f2:	230c      	movs	r3, #12
 800b5f4:	f8ca 3000 	str.w	r3, [sl]
 800b5f8:	89a3      	ldrh	r3, [r4, #12]
 800b5fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5fe:	81a3      	strh	r3, [r4, #12]
 800b600:	f04f 30ff 	mov.w	r0, #4294967295
 800b604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b608:	6921      	ldr	r1, [r4, #16]
 800b60a:	464a      	mov	r2, r9
 800b60c:	f7ff fa08 	bl	800aa20 <memcpy>
 800b610:	89a3      	ldrh	r3, [r4, #12]
 800b612:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b61a:	81a3      	strh	r3, [r4, #12]
 800b61c:	6126      	str	r6, [r4, #16]
 800b61e:	6165      	str	r5, [r4, #20]
 800b620:	444e      	add	r6, r9
 800b622:	eba5 0509 	sub.w	r5, r5, r9
 800b626:	6026      	str	r6, [r4, #0]
 800b628:	60a5      	str	r5, [r4, #8]
 800b62a:	463e      	mov	r6, r7
 800b62c:	42be      	cmp	r6, r7
 800b62e:	d900      	bls.n	800b632 <__ssputs_r+0x86>
 800b630:	463e      	mov	r6, r7
 800b632:	6820      	ldr	r0, [r4, #0]
 800b634:	4632      	mov	r2, r6
 800b636:	4641      	mov	r1, r8
 800b638:	f000 f980 	bl	800b93c <memmove>
 800b63c:	68a3      	ldr	r3, [r4, #8]
 800b63e:	1b9b      	subs	r3, r3, r6
 800b640:	60a3      	str	r3, [r4, #8]
 800b642:	6823      	ldr	r3, [r4, #0]
 800b644:	4433      	add	r3, r6
 800b646:	6023      	str	r3, [r4, #0]
 800b648:	2000      	movs	r0, #0
 800b64a:	e7db      	b.n	800b604 <__ssputs_r+0x58>
 800b64c:	462a      	mov	r2, r5
 800b64e:	f000 f99b 	bl	800b988 <_realloc_r>
 800b652:	4606      	mov	r6, r0
 800b654:	2800      	cmp	r0, #0
 800b656:	d1e1      	bne.n	800b61c <__ssputs_r+0x70>
 800b658:	6921      	ldr	r1, [r4, #16]
 800b65a:	4650      	mov	r0, sl
 800b65c:	f7ff fec6 	bl	800b3ec <_free_r>
 800b660:	e7c7      	b.n	800b5f2 <__ssputs_r+0x46>
	...

0800b664 <_svfiprintf_r>:
 800b664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b668:	4698      	mov	r8, r3
 800b66a:	898b      	ldrh	r3, [r1, #12]
 800b66c:	061b      	lsls	r3, r3, #24
 800b66e:	b09d      	sub	sp, #116	; 0x74
 800b670:	4607      	mov	r7, r0
 800b672:	460d      	mov	r5, r1
 800b674:	4614      	mov	r4, r2
 800b676:	d50e      	bpl.n	800b696 <_svfiprintf_r+0x32>
 800b678:	690b      	ldr	r3, [r1, #16]
 800b67a:	b963      	cbnz	r3, 800b696 <_svfiprintf_r+0x32>
 800b67c:	2140      	movs	r1, #64	; 0x40
 800b67e:	f7ff ff21 	bl	800b4c4 <_malloc_r>
 800b682:	6028      	str	r0, [r5, #0]
 800b684:	6128      	str	r0, [r5, #16]
 800b686:	b920      	cbnz	r0, 800b692 <_svfiprintf_r+0x2e>
 800b688:	230c      	movs	r3, #12
 800b68a:	603b      	str	r3, [r7, #0]
 800b68c:	f04f 30ff 	mov.w	r0, #4294967295
 800b690:	e0d1      	b.n	800b836 <_svfiprintf_r+0x1d2>
 800b692:	2340      	movs	r3, #64	; 0x40
 800b694:	616b      	str	r3, [r5, #20]
 800b696:	2300      	movs	r3, #0
 800b698:	9309      	str	r3, [sp, #36]	; 0x24
 800b69a:	2320      	movs	r3, #32
 800b69c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6a4:	2330      	movs	r3, #48	; 0x30
 800b6a6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b850 <_svfiprintf_r+0x1ec>
 800b6aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6ae:	f04f 0901 	mov.w	r9, #1
 800b6b2:	4623      	mov	r3, r4
 800b6b4:	469a      	mov	sl, r3
 800b6b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6ba:	b10a      	cbz	r2, 800b6c0 <_svfiprintf_r+0x5c>
 800b6bc:	2a25      	cmp	r2, #37	; 0x25
 800b6be:	d1f9      	bne.n	800b6b4 <_svfiprintf_r+0x50>
 800b6c0:	ebba 0b04 	subs.w	fp, sl, r4
 800b6c4:	d00b      	beq.n	800b6de <_svfiprintf_r+0x7a>
 800b6c6:	465b      	mov	r3, fp
 800b6c8:	4622      	mov	r2, r4
 800b6ca:	4629      	mov	r1, r5
 800b6cc:	4638      	mov	r0, r7
 800b6ce:	f7ff ff6d 	bl	800b5ac <__ssputs_r>
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	f000 80aa 	beq.w	800b82c <_svfiprintf_r+0x1c8>
 800b6d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6da:	445a      	add	r2, fp
 800b6dc:	9209      	str	r2, [sp, #36]	; 0x24
 800b6de:	f89a 3000 	ldrb.w	r3, [sl]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	f000 80a2 	beq.w	800b82c <_svfiprintf_r+0x1c8>
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6f2:	f10a 0a01 	add.w	sl, sl, #1
 800b6f6:	9304      	str	r3, [sp, #16]
 800b6f8:	9307      	str	r3, [sp, #28]
 800b6fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6fe:	931a      	str	r3, [sp, #104]	; 0x68
 800b700:	4654      	mov	r4, sl
 800b702:	2205      	movs	r2, #5
 800b704:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b708:	4851      	ldr	r0, [pc, #324]	; (800b850 <_svfiprintf_r+0x1ec>)
 800b70a:	f7f4 fd91 	bl	8000230 <memchr>
 800b70e:	9a04      	ldr	r2, [sp, #16]
 800b710:	b9d8      	cbnz	r0, 800b74a <_svfiprintf_r+0xe6>
 800b712:	06d0      	lsls	r0, r2, #27
 800b714:	bf44      	itt	mi
 800b716:	2320      	movmi	r3, #32
 800b718:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b71c:	0711      	lsls	r1, r2, #28
 800b71e:	bf44      	itt	mi
 800b720:	232b      	movmi	r3, #43	; 0x2b
 800b722:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b726:	f89a 3000 	ldrb.w	r3, [sl]
 800b72a:	2b2a      	cmp	r3, #42	; 0x2a
 800b72c:	d015      	beq.n	800b75a <_svfiprintf_r+0xf6>
 800b72e:	9a07      	ldr	r2, [sp, #28]
 800b730:	4654      	mov	r4, sl
 800b732:	2000      	movs	r0, #0
 800b734:	f04f 0c0a 	mov.w	ip, #10
 800b738:	4621      	mov	r1, r4
 800b73a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b73e:	3b30      	subs	r3, #48	; 0x30
 800b740:	2b09      	cmp	r3, #9
 800b742:	d94e      	bls.n	800b7e2 <_svfiprintf_r+0x17e>
 800b744:	b1b0      	cbz	r0, 800b774 <_svfiprintf_r+0x110>
 800b746:	9207      	str	r2, [sp, #28]
 800b748:	e014      	b.n	800b774 <_svfiprintf_r+0x110>
 800b74a:	eba0 0308 	sub.w	r3, r0, r8
 800b74e:	fa09 f303 	lsl.w	r3, r9, r3
 800b752:	4313      	orrs	r3, r2
 800b754:	9304      	str	r3, [sp, #16]
 800b756:	46a2      	mov	sl, r4
 800b758:	e7d2      	b.n	800b700 <_svfiprintf_r+0x9c>
 800b75a:	9b03      	ldr	r3, [sp, #12]
 800b75c:	1d19      	adds	r1, r3, #4
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	9103      	str	r1, [sp, #12]
 800b762:	2b00      	cmp	r3, #0
 800b764:	bfbb      	ittet	lt
 800b766:	425b      	neglt	r3, r3
 800b768:	f042 0202 	orrlt.w	r2, r2, #2
 800b76c:	9307      	strge	r3, [sp, #28]
 800b76e:	9307      	strlt	r3, [sp, #28]
 800b770:	bfb8      	it	lt
 800b772:	9204      	strlt	r2, [sp, #16]
 800b774:	7823      	ldrb	r3, [r4, #0]
 800b776:	2b2e      	cmp	r3, #46	; 0x2e
 800b778:	d10c      	bne.n	800b794 <_svfiprintf_r+0x130>
 800b77a:	7863      	ldrb	r3, [r4, #1]
 800b77c:	2b2a      	cmp	r3, #42	; 0x2a
 800b77e:	d135      	bne.n	800b7ec <_svfiprintf_r+0x188>
 800b780:	9b03      	ldr	r3, [sp, #12]
 800b782:	1d1a      	adds	r2, r3, #4
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	9203      	str	r2, [sp, #12]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	bfb8      	it	lt
 800b78c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b790:	3402      	adds	r4, #2
 800b792:	9305      	str	r3, [sp, #20]
 800b794:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b860 <_svfiprintf_r+0x1fc>
 800b798:	7821      	ldrb	r1, [r4, #0]
 800b79a:	2203      	movs	r2, #3
 800b79c:	4650      	mov	r0, sl
 800b79e:	f7f4 fd47 	bl	8000230 <memchr>
 800b7a2:	b140      	cbz	r0, 800b7b6 <_svfiprintf_r+0x152>
 800b7a4:	2340      	movs	r3, #64	; 0x40
 800b7a6:	eba0 000a 	sub.w	r0, r0, sl
 800b7aa:	fa03 f000 	lsl.w	r0, r3, r0
 800b7ae:	9b04      	ldr	r3, [sp, #16]
 800b7b0:	4303      	orrs	r3, r0
 800b7b2:	3401      	adds	r4, #1
 800b7b4:	9304      	str	r3, [sp, #16]
 800b7b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7ba:	4826      	ldr	r0, [pc, #152]	; (800b854 <_svfiprintf_r+0x1f0>)
 800b7bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7c0:	2206      	movs	r2, #6
 800b7c2:	f7f4 fd35 	bl	8000230 <memchr>
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	d038      	beq.n	800b83c <_svfiprintf_r+0x1d8>
 800b7ca:	4b23      	ldr	r3, [pc, #140]	; (800b858 <_svfiprintf_r+0x1f4>)
 800b7cc:	bb1b      	cbnz	r3, 800b816 <_svfiprintf_r+0x1b2>
 800b7ce:	9b03      	ldr	r3, [sp, #12]
 800b7d0:	3307      	adds	r3, #7
 800b7d2:	f023 0307 	bic.w	r3, r3, #7
 800b7d6:	3308      	adds	r3, #8
 800b7d8:	9303      	str	r3, [sp, #12]
 800b7da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7dc:	4433      	add	r3, r6
 800b7de:	9309      	str	r3, [sp, #36]	; 0x24
 800b7e0:	e767      	b.n	800b6b2 <_svfiprintf_r+0x4e>
 800b7e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7e6:	460c      	mov	r4, r1
 800b7e8:	2001      	movs	r0, #1
 800b7ea:	e7a5      	b.n	800b738 <_svfiprintf_r+0xd4>
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	3401      	adds	r4, #1
 800b7f0:	9305      	str	r3, [sp, #20]
 800b7f2:	4619      	mov	r1, r3
 800b7f4:	f04f 0c0a 	mov.w	ip, #10
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7fe:	3a30      	subs	r2, #48	; 0x30
 800b800:	2a09      	cmp	r2, #9
 800b802:	d903      	bls.n	800b80c <_svfiprintf_r+0x1a8>
 800b804:	2b00      	cmp	r3, #0
 800b806:	d0c5      	beq.n	800b794 <_svfiprintf_r+0x130>
 800b808:	9105      	str	r1, [sp, #20]
 800b80a:	e7c3      	b.n	800b794 <_svfiprintf_r+0x130>
 800b80c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b810:	4604      	mov	r4, r0
 800b812:	2301      	movs	r3, #1
 800b814:	e7f0      	b.n	800b7f8 <_svfiprintf_r+0x194>
 800b816:	ab03      	add	r3, sp, #12
 800b818:	9300      	str	r3, [sp, #0]
 800b81a:	462a      	mov	r2, r5
 800b81c:	4b0f      	ldr	r3, [pc, #60]	; (800b85c <_svfiprintf_r+0x1f8>)
 800b81e:	a904      	add	r1, sp, #16
 800b820:	4638      	mov	r0, r7
 800b822:	f7fc fa47 	bl	8007cb4 <_printf_float>
 800b826:	1c42      	adds	r2, r0, #1
 800b828:	4606      	mov	r6, r0
 800b82a:	d1d6      	bne.n	800b7da <_svfiprintf_r+0x176>
 800b82c:	89ab      	ldrh	r3, [r5, #12]
 800b82e:	065b      	lsls	r3, r3, #25
 800b830:	f53f af2c 	bmi.w	800b68c <_svfiprintf_r+0x28>
 800b834:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b836:	b01d      	add	sp, #116	; 0x74
 800b838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b83c:	ab03      	add	r3, sp, #12
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	462a      	mov	r2, r5
 800b842:	4b06      	ldr	r3, [pc, #24]	; (800b85c <_svfiprintf_r+0x1f8>)
 800b844:	a904      	add	r1, sp, #16
 800b846:	4638      	mov	r0, r7
 800b848:	f7fc fcd8 	bl	80081fc <_printf_i>
 800b84c:	e7eb      	b.n	800b826 <_svfiprintf_r+0x1c2>
 800b84e:	bf00      	nop
 800b850:	0800c8a4 	.word	0x0800c8a4
 800b854:	0800c8ae 	.word	0x0800c8ae
 800b858:	08007cb5 	.word	0x08007cb5
 800b85c:	0800b5ad 	.word	0x0800b5ad
 800b860:	0800c8aa 	.word	0x0800c8aa
 800b864:	00000000 	.word	0x00000000

0800b868 <nan>:
 800b868:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b870 <nan+0x8>
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	00000000 	.word	0x00000000
 800b874:	7ff80000 	.word	0x7ff80000

0800b878 <_sbrk_r>:
 800b878:	b538      	push	{r3, r4, r5, lr}
 800b87a:	4d06      	ldr	r5, [pc, #24]	; (800b894 <_sbrk_r+0x1c>)
 800b87c:	2300      	movs	r3, #0
 800b87e:	4604      	mov	r4, r0
 800b880:	4608      	mov	r0, r1
 800b882:	602b      	str	r3, [r5, #0]
 800b884:	f7f6 f8ba 	bl	80019fc <_sbrk>
 800b888:	1c43      	adds	r3, r0, #1
 800b88a:	d102      	bne.n	800b892 <_sbrk_r+0x1a>
 800b88c:	682b      	ldr	r3, [r5, #0]
 800b88e:	b103      	cbz	r3, 800b892 <_sbrk_r+0x1a>
 800b890:	6023      	str	r3, [r4, #0]
 800b892:	bd38      	pop	{r3, r4, r5, pc}
 800b894:	20000500 	.word	0x20000500

0800b898 <strncmp>:
 800b898:	b510      	push	{r4, lr}
 800b89a:	b17a      	cbz	r2, 800b8bc <strncmp+0x24>
 800b89c:	4603      	mov	r3, r0
 800b89e:	3901      	subs	r1, #1
 800b8a0:	1884      	adds	r4, r0, r2
 800b8a2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b8a6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b8aa:	4290      	cmp	r0, r2
 800b8ac:	d101      	bne.n	800b8b2 <strncmp+0x1a>
 800b8ae:	42a3      	cmp	r3, r4
 800b8b0:	d101      	bne.n	800b8b6 <strncmp+0x1e>
 800b8b2:	1a80      	subs	r0, r0, r2
 800b8b4:	bd10      	pop	{r4, pc}
 800b8b6:	2800      	cmp	r0, #0
 800b8b8:	d1f3      	bne.n	800b8a2 <strncmp+0xa>
 800b8ba:	e7fa      	b.n	800b8b2 <strncmp+0x1a>
 800b8bc:	4610      	mov	r0, r2
 800b8be:	e7f9      	b.n	800b8b4 <strncmp+0x1c>

0800b8c0 <__ascii_wctomb>:
 800b8c0:	b149      	cbz	r1, 800b8d6 <__ascii_wctomb+0x16>
 800b8c2:	2aff      	cmp	r2, #255	; 0xff
 800b8c4:	bf85      	ittet	hi
 800b8c6:	238a      	movhi	r3, #138	; 0x8a
 800b8c8:	6003      	strhi	r3, [r0, #0]
 800b8ca:	700a      	strbls	r2, [r1, #0]
 800b8cc:	f04f 30ff 	movhi.w	r0, #4294967295
 800b8d0:	bf98      	it	ls
 800b8d2:	2001      	movls	r0, #1
 800b8d4:	4770      	bx	lr
 800b8d6:	4608      	mov	r0, r1
 800b8d8:	4770      	bx	lr
	...

0800b8dc <__assert_func>:
 800b8dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8de:	4614      	mov	r4, r2
 800b8e0:	461a      	mov	r2, r3
 800b8e2:	4b09      	ldr	r3, [pc, #36]	; (800b908 <__assert_func+0x2c>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4605      	mov	r5, r0
 800b8e8:	68d8      	ldr	r0, [r3, #12]
 800b8ea:	b14c      	cbz	r4, 800b900 <__assert_func+0x24>
 800b8ec:	4b07      	ldr	r3, [pc, #28]	; (800b90c <__assert_func+0x30>)
 800b8ee:	9100      	str	r1, [sp, #0]
 800b8f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b8f4:	4906      	ldr	r1, [pc, #24]	; (800b910 <__assert_func+0x34>)
 800b8f6:	462b      	mov	r3, r5
 800b8f8:	f000 f80e 	bl	800b918 <fiprintf>
 800b8fc:	f000 fa8c 	bl	800be18 <abort>
 800b900:	4b04      	ldr	r3, [pc, #16]	; (800b914 <__assert_func+0x38>)
 800b902:	461c      	mov	r4, r3
 800b904:	e7f3      	b.n	800b8ee <__assert_func+0x12>
 800b906:	bf00      	nop
 800b908:	2000000c 	.word	0x2000000c
 800b90c:	0800c8b5 	.word	0x0800c8b5
 800b910:	0800c8c2 	.word	0x0800c8c2
 800b914:	0800c8f0 	.word	0x0800c8f0

0800b918 <fiprintf>:
 800b918:	b40e      	push	{r1, r2, r3}
 800b91a:	b503      	push	{r0, r1, lr}
 800b91c:	4601      	mov	r1, r0
 800b91e:	ab03      	add	r3, sp, #12
 800b920:	4805      	ldr	r0, [pc, #20]	; (800b938 <fiprintf+0x20>)
 800b922:	f853 2b04 	ldr.w	r2, [r3], #4
 800b926:	6800      	ldr	r0, [r0, #0]
 800b928:	9301      	str	r3, [sp, #4]
 800b92a:	f000 f885 	bl	800ba38 <_vfiprintf_r>
 800b92e:	b002      	add	sp, #8
 800b930:	f85d eb04 	ldr.w	lr, [sp], #4
 800b934:	b003      	add	sp, #12
 800b936:	4770      	bx	lr
 800b938:	2000000c 	.word	0x2000000c

0800b93c <memmove>:
 800b93c:	4288      	cmp	r0, r1
 800b93e:	b510      	push	{r4, lr}
 800b940:	eb01 0402 	add.w	r4, r1, r2
 800b944:	d902      	bls.n	800b94c <memmove+0x10>
 800b946:	4284      	cmp	r4, r0
 800b948:	4623      	mov	r3, r4
 800b94a:	d807      	bhi.n	800b95c <memmove+0x20>
 800b94c:	1e43      	subs	r3, r0, #1
 800b94e:	42a1      	cmp	r1, r4
 800b950:	d008      	beq.n	800b964 <memmove+0x28>
 800b952:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b95a:	e7f8      	b.n	800b94e <memmove+0x12>
 800b95c:	4402      	add	r2, r0
 800b95e:	4601      	mov	r1, r0
 800b960:	428a      	cmp	r2, r1
 800b962:	d100      	bne.n	800b966 <memmove+0x2a>
 800b964:	bd10      	pop	{r4, pc}
 800b966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b96a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b96e:	e7f7      	b.n	800b960 <memmove+0x24>

0800b970 <__malloc_lock>:
 800b970:	4801      	ldr	r0, [pc, #4]	; (800b978 <__malloc_lock+0x8>)
 800b972:	f000 bc11 	b.w	800c198 <__retarget_lock_acquire_recursive>
 800b976:	bf00      	nop
 800b978:	20000504 	.word	0x20000504

0800b97c <__malloc_unlock>:
 800b97c:	4801      	ldr	r0, [pc, #4]	; (800b984 <__malloc_unlock+0x8>)
 800b97e:	f000 bc0c 	b.w	800c19a <__retarget_lock_release_recursive>
 800b982:	bf00      	nop
 800b984:	20000504 	.word	0x20000504

0800b988 <_realloc_r>:
 800b988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b98c:	4680      	mov	r8, r0
 800b98e:	4614      	mov	r4, r2
 800b990:	460e      	mov	r6, r1
 800b992:	b921      	cbnz	r1, 800b99e <_realloc_r+0x16>
 800b994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b998:	4611      	mov	r1, r2
 800b99a:	f7ff bd93 	b.w	800b4c4 <_malloc_r>
 800b99e:	b92a      	cbnz	r2, 800b9ac <_realloc_r+0x24>
 800b9a0:	f7ff fd24 	bl	800b3ec <_free_r>
 800b9a4:	4625      	mov	r5, r4
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9ac:	f000 fc5c 	bl	800c268 <_malloc_usable_size_r>
 800b9b0:	4284      	cmp	r4, r0
 800b9b2:	4607      	mov	r7, r0
 800b9b4:	d802      	bhi.n	800b9bc <_realloc_r+0x34>
 800b9b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9ba:	d812      	bhi.n	800b9e2 <_realloc_r+0x5a>
 800b9bc:	4621      	mov	r1, r4
 800b9be:	4640      	mov	r0, r8
 800b9c0:	f7ff fd80 	bl	800b4c4 <_malloc_r>
 800b9c4:	4605      	mov	r5, r0
 800b9c6:	2800      	cmp	r0, #0
 800b9c8:	d0ed      	beq.n	800b9a6 <_realloc_r+0x1e>
 800b9ca:	42bc      	cmp	r4, r7
 800b9cc:	4622      	mov	r2, r4
 800b9ce:	4631      	mov	r1, r6
 800b9d0:	bf28      	it	cs
 800b9d2:	463a      	movcs	r2, r7
 800b9d4:	f7ff f824 	bl	800aa20 <memcpy>
 800b9d8:	4631      	mov	r1, r6
 800b9da:	4640      	mov	r0, r8
 800b9dc:	f7ff fd06 	bl	800b3ec <_free_r>
 800b9e0:	e7e1      	b.n	800b9a6 <_realloc_r+0x1e>
 800b9e2:	4635      	mov	r5, r6
 800b9e4:	e7df      	b.n	800b9a6 <_realloc_r+0x1e>

0800b9e6 <__sfputc_r>:
 800b9e6:	6893      	ldr	r3, [r2, #8]
 800b9e8:	3b01      	subs	r3, #1
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	b410      	push	{r4}
 800b9ee:	6093      	str	r3, [r2, #8]
 800b9f0:	da08      	bge.n	800ba04 <__sfputc_r+0x1e>
 800b9f2:	6994      	ldr	r4, [r2, #24]
 800b9f4:	42a3      	cmp	r3, r4
 800b9f6:	db01      	blt.n	800b9fc <__sfputc_r+0x16>
 800b9f8:	290a      	cmp	r1, #10
 800b9fa:	d103      	bne.n	800ba04 <__sfputc_r+0x1e>
 800b9fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba00:	f000 b94a 	b.w	800bc98 <__swbuf_r>
 800ba04:	6813      	ldr	r3, [r2, #0]
 800ba06:	1c58      	adds	r0, r3, #1
 800ba08:	6010      	str	r0, [r2, #0]
 800ba0a:	7019      	strb	r1, [r3, #0]
 800ba0c:	4608      	mov	r0, r1
 800ba0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba12:	4770      	bx	lr

0800ba14 <__sfputs_r>:
 800ba14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba16:	4606      	mov	r6, r0
 800ba18:	460f      	mov	r7, r1
 800ba1a:	4614      	mov	r4, r2
 800ba1c:	18d5      	adds	r5, r2, r3
 800ba1e:	42ac      	cmp	r4, r5
 800ba20:	d101      	bne.n	800ba26 <__sfputs_r+0x12>
 800ba22:	2000      	movs	r0, #0
 800ba24:	e007      	b.n	800ba36 <__sfputs_r+0x22>
 800ba26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba2a:	463a      	mov	r2, r7
 800ba2c:	4630      	mov	r0, r6
 800ba2e:	f7ff ffda 	bl	800b9e6 <__sfputc_r>
 800ba32:	1c43      	adds	r3, r0, #1
 800ba34:	d1f3      	bne.n	800ba1e <__sfputs_r+0xa>
 800ba36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba38 <_vfiprintf_r>:
 800ba38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba3c:	460d      	mov	r5, r1
 800ba3e:	b09d      	sub	sp, #116	; 0x74
 800ba40:	4614      	mov	r4, r2
 800ba42:	4698      	mov	r8, r3
 800ba44:	4606      	mov	r6, r0
 800ba46:	b118      	cbz	r0, 800ba50 <_vfiprintf_r+0x18>
 800ba48:	6983      	ldr	r3, [r0, #24]
 800ba4a:	b90b      	cbnz	r3, 800ba50 <_vfiprintf_r+0x18>
 800ba4c:	f000 fb06 	bl	800c05c <__sinit>
 800ba50:	4b89      	ldr	r3, [pc, #548]	; (800bc78 <_vfiprintf_r+0x240>)
 800ba52:	429d      	cmp	r5, r3
 800ba54:	d11b      	bne.n	800ba8e <_vfiprintf_r+0x56>
 800ba56:	6875      	ldr	r5, [r6, #4]
 800ba58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba5a:	07d9      	lsls	r1, r3, #31
 800ba5c:	d405      	bmi.n	800ba6a <_vfiprintf_r+0x32>
 800ba5e:	89ab      	ldrh	r3, [r5, #12]
 800ba60:	059a      	lsls	r2, r3, #22
 800ba62:	d402      	bmi.n	800ba6a <_vfiprintf_r+0x32>
 800ba64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba66:	f000 fb97 	bl	800c198 <__retarget_lock_acquire_recursive>
 800ba6a:	89ab      	ldrh	r3, [r5, #12]
 800ba6c:	071b      	lsls	r3, r3, #28
 800ba6e:	d501      	bpl.n	800ba74 <_vfiprintf_r+0x3c>
 800ba70:	692b      	ldr	r3, [r5, #16]
 800ba72:	b9eb      	cbnz	r3, 800bab0 <_vfiprintf_r+0x78>
 800ba74:	4629      	mov	r1, r5
 800ba76:	4630      	mov	r0, r6
 800ba78:	f000 f960 	bl	800bd3c <__swsetup_r>
 800ba7c:	b1c0      	cbz	r0, 800bab0 <_vfiprintf_r+0x78>
 800ba7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba80:	07dc      	lsls	r4, r3, #31
 800ba82:	d50e      	bpl.n	800baa2 <_vfiprintf_r+0x6a>
 800ba84:	f04f 30ff 	mov.w	r0, #4294967295
 800ba88:	b01d      	add	sp, #116	; 0x74
 800ba8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba8e:	4b7b      	ldr	r3, [pc, #492]	; (800bc7c <_vfiprintf_r+0x244>)
 800ba90:	429d      	cmp	r5, r3
 800ba92:	d101      	bne.n	800ba98 <_vfiprintf_r+0x60>
 800ba94:	68b5      	ldr	r5, [r6, #8]
 800ba96:	e7df      	b.n	800ba58 <_vfiprintf_r+0x20>
 800ba98:	4b79      	ldr	r3, [pc, #484]	; (800bc80 <_vfiprintf_r+0x248>)
 800ba9a:	429d      	cmp	r5, r3
 800ba9c:	bf08      	it	eq
 800ba9e:	68f5      	ldreq	r5, [r6, #12]
 800baa0:	e7da      	b.n	800ba58 <_vfiprintf_r+0x20>
 800baa2:	89ab      	ldrh	r3, [r5, #12]
 800baa4:	0598      	lsls	r0, r3, #22
 800baa6:	d4ed      	bmi.n	800ba84 <_vfiprintf_r+0x4c>
 800baa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800baaa:	f000 fb76 	bl	800c19a <__retarget_lock_release_recursive>
 800baae:	e7e9      	b.n	800ba84 <_vfiprintf_r+0x4c>
 800bab0:	2300      	movs	r3, #0
 800bab2:	9309      	str	r3, [sp, #36]	; 0x24
 800bab4:	2320      	movs	r3, #32
 800bab6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baba:	f8cd 800c 	str.w	r8, [sp, #12]
 800babe:	2330      	movs	r3, #48	; 0x30
 800bac0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bc84 <_vfiprintf_r+0x24c>
 800bac4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bac8:	f04f 0901 	mov.w	r9, #1
 800bacc:	4623      	mov	r3, r4
 800bace:	469a      	mov	sl, r3
 800bad0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bad4:	b10a      	cbz	r2, 800bada <_vfiprintf_r+0xa2>
 800bad6:	2a25      	cmp	r2, #37	; 0x25
 800bad8:	d1f9      	bne.n	800bace <_vfiprintf_r+0x96>
 800bada:	ebba 0b04 	subs.w	fp, sl, r4
 800bade:	d00b      	beq.n	800baf8 <_vfiprintf_r+0xc0>
 800bae0:	465b      	mov	r3, fp
 800bae2:	4622      	mov	r2, r4
 800bae4:	4629      	mov	r1, r5
 800bae6:	4630      	mov	r0, r6
 800bae8:	f7ff ff94 	bl	800ba14 <__sfputs_r>
 800baec:	3001      	adds	r0, #1
 800baee:	f000 80aa 	beq.w	800bc46 <_vfiprintf_r+0x20e>
 800baf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800baf4:	445a      	add	r2, fp
 800baf6:	9209      	str	r2, [sp, #36]	; 0x24
 800baf8:	f89a 3000 	ldrb.w	r3, [sl]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	f000 80a2 	beq.w	800bc46 <_vfiprintf_r+0x20e>
 800bb02:	2300      	movs	r3, #0
 800bb04:	f04f 32ff 	mov.w	r2, #4294967295
 800bb08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb0c:	f10a 0a01 	add.w	sl, sl, #1
 800bb10:	9304      	str	r3, [sp, #16]
 800bb12:	9307      	str	r3, [sp, #28]
 800bb14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb18:	931a      	str	r3, [sp, #104]	; 0x68
 800bb1a:	4654      	mov	r4, sl
 800bb1c:	2205      	movs	r2, #5
 800bb1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb22:	4858      	ldr	r0, [pc, #352]	; (800bc84 <_vfiprintf_r+0x24c>)
 800bb24:	f7f4 fb84 	bl	8000230 <memchr>
 800bb28:	9a04      	ldr	r2, [sp, #16]
 800bb2a:	b9d8      	cbnz	r0, 800bb64 <_vfiprintf_r+0x12c>
 800bb2c:	06d1      	lsls	r1, r2, #27
 800bb2e:	bf44      	itt	mi
 800bb30:	2320      	movmi	r3, #32
 800bb32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb36:	0713      	lsls	r3, r2, #28
 800bb38:	bf44      	itt	mi
 800bb3a:	232b      	movmi	r3, #43	; 0x2b
 800bb3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb40:	f89a 3000 	ldrb.w	r3, [sl]
 800bb44:	2b2a      	cmp	r3, #42	; 0x2a
 800bb46:	d015      	beq.n	800bb74 <_vfiprintf_r+0x13c>
 800bb48:	9a07      	ldr	r2, [sp, #28]
 800bb4a:	4654      	mov	r4, sl
 800bb4c:	2000      	movs	r0, #0
 800bb4e:	f04f 0c0a 	mov.w	ip, #10
 800bb52:	4621      	mov	r1, r4
 800bb54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb58:	3b30      	subs	r3, #48	; 0x30
 800bb5a:	2b09      	cmp	r3, #9
 800bb5c:	d94e      	bls.n	800bbfc <_vfiprintf_r+0x1c4>
 800bb5e:	b1b0      	cbz	r0, 800bb8e <_vfiprintf_r+0x156>
 800bb60:	9207      	str	r2, [sp, #28]
 800bb62:	e014      	b.n	800bb8e <_vfiprintf_r+0x156>
 800bb64:	eba0 0308 	sub.w	r3, r0, r8
 800bb68:	fa09 f303 	lsl.w	r3, r9, r3
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	9304      	str	r3, [sp, #16]
 800bb70:	46a2      	mov	sl, r4
 800bb72:	e7d2      	b.n	800bb1a <_vfiprintf_r+0xe2>
 800bb74:	9b03      	ldr	r3, [sp, #12]
 800bb76:	1d19      	adds	r1, r3, #4
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	9103      	str	r1, [sp, #12]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	bfbb      	ittet	lt
 800bb80:	425b      	neglt	r3, r3
 800bb82:	f042 0202 	orrlt.w	r2, r2, #2
 800bb86:	9307      	strge	r3, [sp, #28]
 800bb88:	9307      	strlt	r3, [sp, #28]
 800bb8a:	bfb8      	it	lt
 800bb8c:	9204      	strlt	r2, [sp, #16]
 800bb8e:	7823      	ldrb	r3, [r4, #0]
 800bb90:	2b2e      	cmp	r3, #46	; 0x2e
 800bb92:	d10c      	bne.n	800bbae <_vfiprintf_r+0x176>
 800bb94:	7863      	ldrb	r3, [r4, #1]
 800bb96:	2b2a      	cmp	r3, #42	; 0x2a
 800bb98:	d135      	bne.n	800bc06 <_vfiprintf_r+0x1ce>
 800bb9a:	9b03      	ldr	r3, [sp, #12]
 800bb9c:	1d1a      	adds	r2, r3, #4
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	9203      	str	r2, [sp, #12]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	bfb8      	it	lt
 800bba6:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbaa:	3402      	adds	r4, #2
 800bbac:	9305      	str	r3, [sp, #20]
 800bbae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bc94 <_vfiprintf_r+0x25c>
 800bbb2:	7821      	ldrb	r1, [r4, #0]
 800bbb4:	2203      	movs	r2, #3
 800bbb6:	4650      	mov	r0, sl
 800bbb8:	f7f4 fb3a 	bl	8000230 <memchr>
 800bbbc:	b140      	cbz	r0, 800bbd0 <_vfiprintf_r+0x198>
 800bbbe:	2340      	movs	r3, #64	; 0x40
 800bbc0:	eba0 000a 	sub.w	r0, r0, sl
 800bbc4:	fa03 f000 	lsl.w	r0, r3, r0
 800bbc8:	9b04      	ldr	r3, [sp, #16]
 800bbca:	4303      	orrs	r3, r0
 800bbcc:	3401      	adds	r4, #1
 800bbce:	9304      	str	r3, [sp, #16]
 800bbd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbd4:	482c      	ldr	r0, [pc, #176]	; (800bc88 <_vfiprintf_r+0x250>)
 800bbd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbda:	2206      	movs	r2, #6
 800bbdc:	f7f4 fb28 	bl	8000230 <memchr>
 800bbe0:	2800      	cmp	r0, #0
 800bbe2:	d03f      	beq.n	800bc64 <_vfiprintf_r+0x22c>
 800bbe4:	4b29      	ldr	r3, [pc, #164]	; (800bc8c <_vfiprintf_r+0x254>)
 800bbe6:	bb1b      	cbnz	r3, 800bc30 <_vfiprintf_r+0x1f8>
 800bbe8:	9b03      	ldr	r3, [sp, #12]
 800bbea:	3307      	adds	r3, #7
 800bbec:	f023 0307 	bic.w	r3, r3, #7
 800bbf0:	3308      	adds	r3, #8
 800bbf2:	9303      	str	r3, [sp, #12]
 800bbf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbf6:	443b      	add	r3, r7
 800bbf8:	9309      	str	r3, [sp, #36]	; 0x24
 800bbfa:	e767      	b.n	800bacc <_vfiprintf_r+0x94>
 800bbfc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc00:	460c      	mov	r4, r1
 800bc02:	2001      	movs	r0, #1
 800bc04:	e7a5      	b.n	800bb52 <_vfiprintf_r+0x11a>
 800bc06:	2300      	movs	r3, #0
 800bc08:	3401      	adds	r4, #1
 800bc0a:	9305      	str	r3, [sp, #20]
 800bc0c:	4619      	mov	r1, r3
 800bc0e:	f04f 0c0a 	mov.w	ip, #10
 800bc12:	4620      	mov	r0, r4
 800bc14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc18:	3a30      	subs	r2, #48	; 0x30
 800bc1a:	2a09      	cmp	r2, #9
 800bc1c:	d903      	bls.n	800bc26 <_vfiprintf_r+0x1ee>
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d0c5      	beq.n	800bbae <_vfiprintf_r+0x176>
 800bc22:	9105      	str	r1, [sp, #20]
 800bc24:	e7c3      	b.n	800bbae <_vfiprintf_r+0x176>
 800bc26:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc2a:	4604      	mov	r4, r0
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	e7f0      	b.n	800bc12 <_vfiprintf_r+0x1da>
 800bc30:	ab03      	add	r3, sp, #12
 800bc32:	9300      	str	r3, [sp, #0]
 800bc34:	462a      	mov	r2, r5
 800bc36:	4b16      	ldr	r3, [pc, #88]	; (800bc90 <_vfiprintf_r+0x258>)
 800bc38:	a904      	add	r1, sp, #16
 800bc3a:	4630      	mov	r0, r6
 800bc3c:	f7fc f83a 	bl	8007cb4 <_printf_float>
 800bc40:	4607      	mov	r7, r0
 800bc42:	1c78      	adds	r0, r7, #1
 800bc44:	d1d6      	bne.n	800bbf4 <_vfiprintf_r+0x1bc>
 800bc46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc48:	07d9      	lsls	r1, r3, #31
 800bc4a:	d405      	bmi.n	800bc58 <_vfiprintf_r+0x220>
 800bc4c:	89ab      	ldrh	r3, [r5, #12]
 800bc4e:	059a      	lsls	r2, r3, #22
 800bc50:	d402      	bmi.n	800bc58 <_vfiprintf_r+0x220>
 800bc52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc54:	f000 faa1 	bl	800c19a <__retarget_lock_release_recursive>
 800bc58:	89ab      	ldrh	r3, [r5, #12]
 800bc5a:	065b      	lsls	r3, r3, #25
 800bc5c:	f53f af12 	bmi.w	800ba84 <_vfiprintf_r+0x4c>
 800bc60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc62:	e711      	b.n	800ba88 <_vfiprintf_r+0x50>
 800bc64:	ab03      	add	r3, sp, #12
 800bc66:	9300      	str	r3, [sp, #0]
 800bc68:	462a      	mov	r2, r5
 800bc6a:	4b09      	ldr	r3, [pc, #36]	; (800bc90 <_vfiprintf_r+0x258>)
 800bc6c:	a904      	add	r1, sp, #16
 800bc6e:	4630      	mov	r0, r6
 800bc70:	f7fc fac4 	bl	80081fc <_printf_i>
 800bc74:	e7e4      	b.n	800bc40 <_vfiprintf_r+0x208>
 800bc76:	bf00      	nop
 800bc78:	0800c914 	.word	0x0800c914
 800bc7c:	0800c934 	.word	0x0800c934
 800bc80:	0800c8f4 	.word	0x0800c8f4
 800bc84:	0800c8a4 	.word	0x0800c8a4
 800bc88:	0800c8ae 	.word	0x0800c8ae
 800bc8c:	08007cb5 	.word	0x08007cb5
 800bc90:	0800ba15 	.word	0x0800ba15
 800bc94:	0800c8aa 	.word	0x0800c8aa

0800bc98 <__swbuf_r>:
 800bc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc9a:	460e      	mov	r6, r1
 800bc9c:	4614      	mov	r4, r2
 800bc9e:	4605      	mov	r5, r0
 800bca0:	b118      	cbz	r0, 800bcaa <__swbuf_r+0x12>
 800bca2:	6983      	ldr	r3, [r0, #24]
 800bca4:	b90b      	cbnz	r3, 800bcaa <__swbuf_r+0x12>
 800bca6:	f000 f9d9 	bl	800c05c <__sinit>
 800bcaa:	4b21      	ldr	r3, [pc, #132]	; (800bd30 <__swbuf_r+0x98>)
 800bcac:	429c      	cmp	r4, r3
 800bcae:	d12b      	bne.n	800bd08 <__swbuf_r+0x70>
 800bcb0:	686c      	ldr	r4, [r5, #4]
 800bcb2:	69a3      	ldr	r3, [r4, #24]
 800bcb4:	60a3      	str	r3, [r4, #8]
 800bcb6:	89a3      	ldrh	r3, [r4, #12]
 800bcb8:	071a      	lsls	r2, r3, #28
 800bcba:	d52f      	bpl.n	800bd1c <__swbuf_r+0x84>
 800bcbc:	6923      	ldr	r3, [r4, #16]
 800bcbe:	b36b      	cbz	r3, 800bd1c <__swbuf_r+0x84>
 800bcc0:	6923      	ldr	r3, [r4, #16]
 800bcc2:	6820      	ldr	r0, [r4, #0]
 800bcc4:	1ac0      	subs	r0, r0, r3
 800bcc6:	6963      	ldr	r3, [r4, #20]
 800bcc8:	b2f6      	uxtb	r6, r6
 800bcca:	4283      	cmp	r3, r0
 800bccc:	4637      	mov	r7, r6
 800bcce:	dc04      	bgt.n	800bcda <__swbuf_r+0x42>
 800bcd0:	4621      	mov	r1, r4
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	f000 f92e 	bl	800bf34 <_fflush_r>
 800bcd8:	bb30      	cbnz	r0, 800bd28 <__swbuf_r+0x90>
 800bcda:	68a3      	ldr	r3, [r4, #8]
 800bcdc:	3b01      	subs	r3, #1
 800bcde:	60a3      	str	r3, [r4, #8]
 800bce0:	6823      	ldr	r3, [r4, #0]
 800bce2:	1c5a      	adds	r2, r3, #1
 800bce4:	6022      	str	r2, [r4, #0]
 800bce6:	701e      	strb	r6, [r3, #0]
 800bce8:	6963      	ldr	r3, [r4, #20]
 800bcea:	3001      	adds	r0, #1
 800bcec:	4283      	cmp	r3, r0
 800bcee:	d004      	beq.n	800bcfa <__swbuf_r+0x62>
 800bcf0:	89a3      	ldrh	r3, [r4, #12]
 800bcf2:	07db      	lsls	r3, r3, #31
 800bcf4:	d506      	bpl.n	800bd04 <__swbuf_r+0x6c>
 800bcf6:	2e0a      	cmp	r6, #10
 800bcf8:	d104      	bne.n	800bd04 <__swbuf_r+0x6c>
 800bcfa:	4621      	mov	r1, r4
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	f000 f919 	bl	800bf34 <_fflush_r>
 800bd02:	b988      	cbnz	r0, 800bd28 <__swbuf_r+0x90>
 800bd04:	4638      	mov	r0, r7
 800bd06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd08:	4b0a      	ldr	r3, [pc, #40]	; (800bd34 <__swbuf_r+0x9c>)
 800bd0a:	429c      	cmp	r4, r3
 800bd0c:	d101      	bne.n	800bd12 <__swbuf_r+0x7a>
 800bd0e:	68ac      	ldr	r4, [r5, #8]
 800bd10:	e7cf      	b.n	800bcb2 <__swbuf_r+0x1a>
 800bd12:	4b09      	ldr	r3, [pc, #36]	; (800bd38 <__swbuf_r+0xa0>)
 800bd14:	429c      	cmp	r4, r3
 800bd16:	bf08      	it	eq
 800bd18:	68ec      	ldreq	r4, [r5, #12]
 800bd1a:	e7ca      	b.n	800bcb2 <__swbuf_r+0x1a>
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	4628      	mov	r0, r5
 800bd20:	f000 f80c 	bl	800bd3c <__swsetup_r>
 800bd24:	2800      	cmp	r0, #0
 800bd26:	d0cb      	beq.n	800bcc0 <__swbuf_r+0x28>
 800bd28:	f04f 37ff 	mov.w	r7, #4294967295
 800bd2c:	e7ea      	b.n	800bd04 <__swbuf_r+0x6c>
 800bd2e:	bf00      	nop
 800bd30:	0800c914 	.word	0x0800c914
 800bd34:	0800c934 	.word	0x0800c934
 800bd38:	0800c8f4 	.word	0x0800c8f4

0800bd3c <__swsetup_r>:
 800bd3c:	4b32      	ldr	r3, [pc, #200]	; (800be08 <__swsetup_r+0xcc>)
 800bd3e:	b570      	push	{r4, r5, r6, lr}
 800bd40:	681d      	ldr	r5, [r3, #0]
 800bd42:	4606      	mov	r6, r0
 800bd44:	460c      	mov	r4, r1
 800bd46:	b125      	cbz	r5, 800bd52 <__swsetup_r+0x16>
 800bd48:	69ab      	ldr	r3, [r5, #24]
 800bd4a:	b913      	cbnz	r3, 800bd52 <__swsetup_r+0x16>
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	f000 f985 	bl	800c05c <__sinit>
 800bd52:	4b2e      	ldr	r3, [pc, #184]	; (800be0c <__swsetup_r+0xd0>)
 800bd54:	429c      	cmp	r4, r3
 800bd56:	d10f      	bne.n	800bd78 <__swsetup_r+0x3c>
 800bd58:	686c      	ldr	r4, [r5, #4]
 800bd5a:	89a3      	ldrh	r3, [r4, #12]
 800bd5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd60:	0719      	lsls	r1, r3, #28
 800bd62:	d42c      	bmi.n	800bdbe <__swsetup_r+0x82>
 800bd64:	06dd      	lsls	r5, r3, #27
 800bd66:	d411      	bmi.n	800bd8c <__swsetup_r+0x50>
 800bd68:	2309      	movs	r3, #9
 800bd6a:	6033      	str	r3, [r6, #0]
 800bd6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd70:	81a3      	strh	r3, [r4, #12]
 800bd72:	f04f 30ff 	mov.w	r0, #4294967295
 800bd76:	e03e      	b.n	800bdf6 <__swsetup_r+0xba>
 800bd78:	4b25      	ldr	r3, [pc, #148]	; (800be10 <__swsetup_r+0xd4>)
 800bd7a:	429c      	cmp	r4, r3
 800bd7c:	d101      	bne.n	800bd82 <__swsetup_r+0x46>
 800bd7e:	68ac      	ldr	r4, [r5, #8]
 800bd80:	e7eb      	b.n	800bd5a <__swsetup_r+0x1e>
 800bd82:	4b24      	ldr	r3, [pc, #144]	; (800be14 <__swsetup_r+0xd8>)
 800bd84:	429c      	cmp	r4, r3
 800bd86:	bf08      	it	eq
 800bd88:	68ec      	ldreq	r4, [r5, #12]
 800bd8a:	e7e6      	b.n	800bd5a <__swsetup_r+0x1e>
 800bd8c:	0758      	lsls	r0, r3, #29
 800bd8e:	d512      	bpl.n	800bdb6 <__swsetup_r+0x7a>
 800bd90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd92:	b141      	cbz	r1, 800bda6 <__swsetup_r+0x6a>
 800bd94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd98:	4299      	cmp	r1, r3
 800bd9a:	d002      	beq.n	800bda2 <__swsetup_r+0x66>
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	f7ff fb25 	bl	800b3ec <_free_r>
 800bda2:	2300      	movs	r3, #0
 800bda4:	6363      	str	r3, [r4, #52]	; 0x34
 800bda6:	89a3      	ldrh	r3, [r4, #12]
 800bda8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bdac:	81a3      	strh	r3, [r4, #12]
 800bdae:	2300      	movs	r3, #0
 800bdb0:	6063      	str	r3, [r4, #4]
 800bdb2:	6923      	ldr	r3, [r4, #16]
 800bdb4:	6023      	str	r3, [r4, #0]
 800bdb6:	89a3      	ldrh	r3, [r4, #12]
 800bdb8:	f043 0308 	orr.w	r3, r3, #8
 800bdbc:	81a3      	strh	r3, [r4, #12]
 800bdbe:	6923      	ldr	r3, [r4, #16]
 800bdc0:	b94b      	cbnz	r3, 800bdd6 <__swsetup_r+0x9a>
 800bdc2:	89a3      	ldrh	r3, [r4, #12]
 800bdc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bdc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bdcc:	d003      	beq.n	800bdd6 <__swsetup_r+0x9a>
 800bdce:	4621      	mov	r1, r4
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	f000 fa09 	bl	800c1e8 <__smakebuf_r>
 800bdd6:	89a0      	ldrh	r0, [r4, #12]
 800bdd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bddc:	f010 0301 	ands.w	r3, r0, #1
 800bde0:	d00a      	beq.n	800bdf8 <__swsetup_r+0xbc>
 800bde2:	2300      	movs	r3, #0
 800bde4:	60a3      	str	r3, [r4, #8]
 800bde6:	6963      	ldr	r3, [r4, #20]
 800bde8:	425b      	negs	r3, r3
 800bdea:	61a3      	str	r3, [r4, #24]
 800bdec:	6923      	ldr	r3, [r4, #16]
 800bdee:	b943      	cbnz	r3, 800be02 <__swsetup_r+0xc6>
 800bdf0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bdf4:	d1ba      	bne.n	800bd6c <__swsetup_r+0x30>
 800bdf6:	bd70      	pop	{r4, r5, r6, pc}
 800bdf8:	0781      	lsls	r1, r0, #30
 800bdfa:	bf58      	it	pl
 800bdfc:	6963      	ldrpl	r3, [r4, #20]
 800bdfe:	60a3      	str	r3, [r4, #8]
 800be00:	e7f4      	b.n	800bdec <__swsetup_r+0xb0>
 800be02:	2000      	movs	r0, #0
 800be04:	e7f7      	b.n	800bdf6 <__swsetup_r+0xba>
 800be06:	bf00      	nop
 800be08:	2000000c 	.word	0x2000000c
 800be0c:	0800c914 	.word	0x0800c914
 800be10:	0800c934 	.word	0x0800c934
 800be14:	0800c8f4 	.word	0x0800c8f4

0800be18 <abort>:
 800be18:	b508      	push	{r3, lr}
 800be1a:	2006      	movs	r0, #6
 800be1c:	f000 fa54 	bl	800c2c8 <raise>
 800be20:	2001      	movs	r0, #1
 800be22:	f7f5 fd8f 	bl	8001944 <_exit>
	...

0800be28 <__sflush_r>:
 800be28:	898a      	ldrh	r2, [r1, #12]
 800be2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be2e:	4605      	mov	r5, r0
 800be30:	0710      	lsls	r0, r2, #28
 800be32:	460c      	mov	r4, r1
 800be34:	d458      	bmi.n	800bee8 <__sflush_r+0xc0>
 800be36:	684b      	ldr	r3, [r1, #4]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	dc05      	bgt.n	800be48 <__sflush_r+0x20>
 800be3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800be3e:	2b00      	cmp	r3, #0
 800be40:	dc02      	bgt.n	800be48 <__sflush_r+0x20>
 800be42:	2000      	movs	r0, #0
 800be44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be4a:	2e00      	cmp	r6, #0
 800be4c:	d0f9      	beq.n	800be42 <__sflush_r+0x1a>
 800be4e:	2300      	movs	r3, #0
 800be50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800be54:	682f      	ldr	r7, [r5, #0]
 800be56:	602b      	str	r3, [r5, #0]
 800be58:	d032      	beq.n	800bec0 <__sflush_r+0x98>
 800be5a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be5c:	89a3      	ldrh	r3, [r4, #12]
 800be5e:	075a      	lsls	r2, r3, #29
 800be60:	d505      	bpl.n	800be6e <__sflush_r+0x46>
 800be62:	6863      	ldr	r3, [r4, #4]
 800be64:	1ac0      	subs	r0, r0, r3
 800be66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be68:	b10b      	cbz	r3, 800be6e <__sflush_r+0x46>
 800be6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be6c:	1ac0      	subs	r0, r0, r3
 800be6e:	2300      	movs	r3, #0
 800be70:	4602      	mov	r2, r0
 800be72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be74:	6a21      	ldr	r1, [r4, #32]
 800be76:	4628      	mov	r0, r5
 800be78:	47b0      	blx	r6
 800be7a:	1c43      	adds	r3, r0, #1
 800be7c:	89a3      	ldrh	r3, [r4, #12]
 800be7e:	d106      	bne.n	800be8e <__sflush_r+0x66>
 800be80:	6829      	ldr	r1, [r5, #0]
 800be82:	291d      	cmp	r1, #29
 800be84:	d82c      	bhi.n	800bee0 <__sflush_r+0xb8>
 800be86:	4a2a      	ldr	r2, [pc, #168]	; (800bf30 <__sflush_r+0x108>)
 800be88:	40ca      	lsrs	r2, r1
 800be8a:	07d6      	lsls	r6, r2, #31
 800be8c:	d528      	bpl.n	800bee0 <__sflush_r+0xb8>
 800be8e:	2200      	movs	r2, #0
 800be90:	6062      	str	r2, [r4, #4]
 800be92:	04d9      	lsls	r1, r3, #19
 800be94:	6922      	ldr	r2, [r4, #16]
 800be96:	6022      	str	r2, [r4, #0]
 800be98:	d504      	bpl.n	800bea4 <__sflush_r+0x7c>
 800be9a:	1c42      	adds	r2, r0, #1
 800be9c:	d101      	bne.n	800bea2 <__sflush_r+0x7a>
 800be9e:	682b      	ldr	r3, [r5, #0]
 800bea0:	b903      	cbnz	r3, 800bea4 <__sflush_r+0x7c>
 800bea2:	6560      	str	r0, [r4, #84]	; 0x54
 800bea4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bea6:	602f      	str	r7, [r5, #0]
 800bea8:	2900      	cmp	r1, #0
 800beaa:	d0ca      	beq.n	800be42 <__sflush_r+0x1a>
 800beac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800beb0:	4299      	cmp	r1, r3
 800beb2:	d002      	beq.n	800beba <__sflush_r+0x92>
 800beb4:	4628      	mov	r0, r5
 800beb6:	f7ff fa99 	bl	800b3ec <_free_r>
 800beba:	2000      	movs	r0, #0
 800bebc:	6360      	str	r0, [r4, #52]	; 0x34
 800bebe:	e7c1      	b.n	800be44 <__sflush_r+0x1c>
 800bec0:	6a21      	ldr	r1, [r4, #32]
 800bec2:	2301      	movs	r3, #1
 800bec4:	4628      	mov	r0, r5
 800bec6:	47b0      	blx	r6
 800bec8:	1c41      	adds	r1, r0, #1
 800beca:	d1c7      	bne.n	800be5c <__sflush_r+0x34>
 800becc:	682b      	ldr	r3, [r5, #0]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d0c4      	beq.n	800be5c <__sflush_r+0x34>
 800bed2:	2b1d      	cmp	r3, #29
 800bed4:	d001      	beq.n	800beda <__sflush_r+0xb2>
 800bed6:	2b16      	cmp	r3, #22
 800bed8:	d101      	bne.n	800bede <__sflush_r+0xb6>
 800beda:	602f      	str	r7, [r5, #0]
 800bedc:	e7b1      	b.n	800be42 <__sflush_r+0x1a>
 800bede:	89a3      	ldrh	r3, [r4, #12]
 800bee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bee4:	81a3      	strh	r3, [r4, #12]
 800bee6:	e7ad      	b.n	800be44 <__sflush_r+0x1c>
 800bee8:	690f      	ldr	r7, [r1, #16]
 800beea:	2f00      	cmp	r7, #0
 800beec:	d0a9      	beq.n	800be42 <__sflush_r+0x1a>
 800beee:	0793      	lsls	r3, r2, #30
 800bef0:	680e      	ldr	r6, [r1, #0]
 800bef2:	bf08      	it	eq
 800bef4:	694b      	ldreq	r3, [r1, #20]
 800bef6:	600f      	str	r7, [r1, #0]
 800bef8:	bf18      	it	ne
 800befa:	2300      	movne	r3, #0
 800befc:	eba6 0807 	sub.w	r8, r6, r7
 800bf00:	608b      	str	r3, [r1, #8]
 800bf02:	f1b8 0f00 	cmp.w	r8, #0
 800bf06:	dd9c      	ble.n	800be42 <__sflush_r+0x1a>
 800bf08:	6a21      	ldr	r1, [r4, #32]
 800bf0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bf0c:	4643      	mov	r3, r8
 800bf0e:	463a      	mov	r2, r7
 800bf10:	4628      	mov	r0, r5
 800bf12:	47b0      	blx	r6
 800bf14:	2800      	cmp	r0, #0
 800bf16:	dc06      	bgt.n	800bf26 <__sflush_r+0xfe>
 800bf18:	89a3      	ldrh	r3, [r4, #12]
 800bf1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf1e:	81a3      	strh	r3, [r4, #12]
 800bf20:	f04f 30ff 	mov.w	r0, #4294967295
 800bf24:	e78e      	b.n	800be44 <__sflush_r+0x1c>
 800bf26:	4407      	add	r7, r0
 800bf28:	eba8 0800 	sub.w	r8, r8, r0
 800bf2c:	e7e9      	b.n	800bf02 <__sflush_r+0xda>
 800bf2e:	bf00      	nop
 800bf30:	20400001 	.word	0x20400001

0800bf34 <_fflush_r>:
 800bf34:	b538      	push	{r3, r4, r5, lr}
 800bf36:	690b      	ldr	r3, [r1, #16]
 800bf38:	4605      	mov	r5, r0
 800bf3a:	460c      	mov	r4, r1
 800bf3c:	b913      	cbnz	r3, 800bf44 <_fflush_r+0x10>
 800bf3e:	2500      	movs	r5, #0
 800bf40:	4628      	mov	r0, r5
 800bf42:	bd38      	pop	{r3, r4, r5, pc}
 800bf44:	b118      	cbz	r0, 800bf4e <_fflush_r+0x1a>
 800bf46:	6983      	ldr	r3, [r0, #24]
 800bf48:	b90b      	cbnz	r3, 800bf4e <_fflush_r+0x1a>
 800bf4a:	f000 f887 	bl	800c05c <__sinit>
 800bf4e:	4b14      	ldr	r3, [pc, #80]	; (800bfa0 <_fflush_r+0x6c>)
 800bf50:	429c      	cmp	r4, r3
 800bf52:	d11b      	bne.n	800bf8c <_fflush_r+0x58>
 800bf54:	686c      	ldr	r4, [r5, #4]
 800bf56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d0ef      	beq.n	800bf3e <_fflush_r+0xa>
 800bf5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf60:	07d0      	lsls	r0, r2, #31
 800bf62:	d404      	bmi.n	800bf6e <_fflush_r+0x3a>
 800bf64:	0599      	lsls	r1, r3, #22
 800bf66:	d402      	bmi.n	800bf6e <_fflush_r+0x3a>
 800bf68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf6a:	f000 f915 	bl	800c198 <__retarget_lock_acquire_recursive>
 800bf6e:	4628      	mov	r0, r5
 800bf70:	4621      	mov	r1, r4
 800bf72:	f7ff ff59 	bl	800be28 <__sflush_r>
 800bf76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf78:	07da      	lsls	r2, r3, #31
 800bf7a:	4605      	mov	r5, r0
 800bf7c:	d4e0      	bmi.n	800bf40 <_fflush_r+0xc>
 800bf7e:	89a3      	ldrh	r3, [r4, #12]
 800bf80:	059b      	lsls	r3, r3, #22
 800bf82:	d4dd      	bmi.n	800bf40 <_fflush_r+0xc>
 800bf84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf86:	f000 f908 	bl	800c19a <__retarget_lock_release_recursive>
 800bf8a:	e7d9      	b.n	800bf40 <_fflush_r+0xc>
 800bf8c:	4b05      	ldr	r3, [pc, #20]	; (800bfa4 <_fflush_r+0x70>)
 800bf8e:	429c      	cmp	r4, r3
 800bf90:	d101      	bne.n	800bf96 <_fflush_r+0x62>
 800bf92:	68ac      	ldr	r4, [r5, #8]
 800bf94:	e7df      	b.n	800bf56 <_fflush_r+0x22>
 800bf96:	4b04      	ldr	r3, [pc, #16]	; (800bfa8 <_fflush_r+0x74>)
 800bf98:	429c      	cmp	r4, r3
 800bf9a:	bf08      	it	eq
 800bf9c:	68ec      	ldreq	r4, [r5, #12]
 800bf9e:	e7da      	b.n	800bf56 <_fflush_r+0x22>
 800bfa0:	0800c914 	.word	0x0800c914
 800bfa4:	0800c934 	.word	0x0800c934
 800bfa8:	0800c8f4 	.word	0x0800c8f4

0800bfac <std>:
 800bfac:	2300      	movs	r3, #0
 800bfae:	b510      	push	{r4, lr}
 800bfb0:	4604      	mov	r4, r0
 800bfb2:	e9c0 3300 	strd	r3, r3, [r0]
 800bfb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bfba:	6083      	str	r3, [r0, #8]
 800bfbc:	8181      	strh	r1, [r0, #12]
 800bfbe:	6643      	str	r3, [r0, #100]	; 0x64
 800bfc0:	81c2      	strh	r2, [r0, #14]
 800bfc2:	6183      	str	r3, [r0, #24]
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	2208      	movs	r2, #8
 800bfc8:	305c      	adds	r0, #92	; 0x5c
 800bfca:	f7fb fdcb 	bl	8007b64 <memset>
 800bfce:	4b05      	ldr	r3, [pc, #20]	; (800bfe4 <std+0x38>)
 800bfd0:	6263      	str	r3, [r4, #36]	; 0x24
 800bfd2:	4b05      	ldr	r3, [pc, #20]	; (800bfe8 <std+0x3c>)
 800bfd4:	62a3      	str	r3, [r4, #40]	; 0x28
 800bfd6:	4b05      	ldr	r3, [pc, #20]	; (800bfec <std+0x40>)
 800bfd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bfda:	4b05      	ldr	r3, [pc, #20]	; (800bff0 <std+0x44>)
 800bfdc:	6224      	str	r4, [r4, #32]
 800bfde:	6323      	str	r3, [r4, #48]	; 0x30
 800bfe0:	bd10      	pop	{r4, pc}
 800bfe2:	bf00      	nop
 800bfe4:	0800c301 	.word	0x0800c301
 800bfe8:	0800c323 	.word	0x0800c323
 800bfec:	0800c35b 	.word	0x0800c35b
 800bff0:	0800c37f 	.word	0x0800c37f

0800bff4 <_cleanup_r>:
 800bff4:	4901      	ldr	r1, [pc, #4]	; (800bffc <_cleanup_r+0x8>)
 800bff6:	f000 b8af 	b.w	800c158 <_fwalk_reent>
 800bffa:	bf00      	nop
 800bffc:	0800bf35 	.word	0x0800bf35

0800c000 <__sfmoreglue>:
 800c000:	b570      	push	{r4, r5, r6, lr}
 800c002:	2268      	movs	r2, #104	; 0x68
 800c004:	1e4d      	subs	r5, r1, #1
 800c006:	4355      	muls	r5, r2
 800c008:	460e      	mov	r6, r1
 800c00a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c00e:	f7ff fa59 	bl	800b4c4 <_malloc_r>
 800c012:	4604      	mov	r4, r0
 800c014:	b140      	cbz	r0, 800c028 <__sfmoreglue+0x28>
 800c016:	2100      	movs	r1, #0
 800c018:	e9c0 1600 	strd	r1, r6, [r0]
 800c01c:	300c      	adds	r0, #12
 800c01e:	60a0      	str	r0, [r4, #8]
 800c020:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c024:	f7fb fd9e 	bl	8007b64 <memset>
 800c028:	4620      	mov	r0, r4
 800c02a:	bd70      	pop	{r4, r5, r6, pc}

0800c02c <__sfp_lock_acquire>:
 800c02c:	4801      	ldr	r0, [pc, #4]	; (800c034 <__sfp_lock_acquire+0x8>)
 800c02e:	f000 b8b3 	b.w	800c198 <__retarget_lock_acquire_recursive>
 800c032:	bf00      	nop
 800c034:	20000505 	.word	0x20000505

0800c038 <__sfp_lock_release>:
 800c038:	4801      	ldr	r0, [pc, #4]	; (800c040 <__sfp_lock_release+0x8>)
 800c03a:	f000 b8ae 	b.w	800c19a <__retarget_lock_release_recursive>
 800c03e:	bf00      	nop
 800c040:	20000505 	.word	0x20000505

0800c044 <__sinit_lock_acquire>:
 800c044:	4801      	ldr	r0, [pc, #4]	; (800c04c <__sinit_lock_acquire+0x8>)
 800c046:	f000 b8a7 	b.w	800c198 <__retarget_lock_acquire_recursive>
 800c04a:	bf00      	nop
 800c04c:	20000506 	.word	0x20000506

0800c050 <__sinit_lock_release>:
 800c050:	4801      	ldr	r0, [pc, #4]	; (800c058 <__sinit_lock_release+0x8>)
 800c052:	f000 b8a2 	b.w	800c19a <__retarget_lock_release_recursive>
 800c056:	bf00      	nop
 800c058:	20000506 	.word	0x20000506

0800c05c <__sinit>:
 800c05c:	b510      	push	{r4, lr}
 800c05e:	4604      	mov	r4, r0
 800c060:	f7ff fff0 	bl	800c044 <__sinit_lock_acquire>
 800c064:	69a3      	ldr	r3, [r4, #24]
 800c066:	b11b      	cbz	r3, 800c070 <__sinit+0x14>
 800c068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c06c:	f7ff bff0 	b.w	800c050 <__sinit_lock_release>
 800c070:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c074:	6523      	str	r3, [r4, #80]	; 0x50
 800c076:	4b13      	ldr	r3, [pc, #76]	; (800c0c4 <__sinit+0x68>)
 800c078:	4a13      	ldr	r2, [pc, #76]	; (800c0c8 <__sinit+0x6c>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c07e:	42a3      	cmp	r3, r4
 800c080:	bf04      	itt	eq
 800c082:	2301      	moveq	r3, #1
 800c084:	61a3      	streq	r3, [r4, #24]
 800c086:	4620      	mov	r0, r4
 800c088:	f000 f820 	bl	800c0cc <__sfp>
 800c08c:	6060      	str	r0, [r4, #4]
 800c08e:	4620      	mov	r0, r4
 800c090:	f000 f81c 	bl	800c0cc <__sfp>
 800c094:	60a0      	str	r0, [r4, #8]
 800c096:	4620      	mov	r0, r4
 800c098:	f000 f818 	bl	800c0cc <__sfp>
 800c09c:	2200      	movs	r2, #0
 800c09e:	60e0      	str	r0, [r4, #12]
 800c0a0:	2104      	movs	r1, #4
 800c0a2:	6860      	ldr	r0, [r4, #4]
 800c0a4:	f7ff ff82 	bl	800bfac <std>
 800c0a8:	68a0      	ldr	r0, [r4, #8]
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	2109      	movs	r1, #9
 800c0ae:	f7ff ff7d 	bl	800bfac <std>
 800c0b2:	68e0      	ldr	r0, [r4, #12]
 800c0b4:	2202      	movs	r2, #2
 800c0b6:	2112      	movs	r1, #18
 800c0b8:	f7ff ff78 	bl	800bfac <std>
 800c0bc:	2301      	movs	r3, #1
 800c0be:	61a3      	str	r3, [r4, #24]
 800c0c0:	e7d2      	b.n	800c068 <__sinit+0xc>
 800c0c2:	bf00      	nop
 800c0c4:	0800c4b0 	.word	0x0800c4b0
 800c0c8:	0800bff5 	.word	0x0800bff5

0800c0cc <__sfp>:
 800c0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ce:	4607      	mov	r7, r0
 800c0d0:	f7ff ffac 	bl	800c02c <__sfp_lock_acquire>
 800c0d4:	4b1e      	ldr	r3, [pc, #120]	; (800c150 <__sfp+0x84>)
 800c0d6:	681e      	ldr	r6, [r3, #0]
 800c0d8:	69b3      	ldr	r3, [r6, #24]
 800c0da:	b913      	cbnz	r3, 800c0e2 <__sfp+0x16>
 800c0dc:	4630      	mov	r0, r6
 800c0de:	f7ff ffbd 	bl	800c05c <__sinit>
 800c0e2:	3648      	adds	r6, #72	; 0x48
 800c0e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c0e8:	3b01      	subs	r3, #1
 800c0ea:	d503      	bpl.n	800c0f4 <__sfp+0x28>
 800c0ec:	6833      	ldr	r3, [r6, #0]
 800c0ee:	b30b      	cbz	r3, 800c134 <__sfp+0x68>
 800c0f0:	6836      	ldr	r6, [r6, #0]
 800c0f2:	e7f7      	b.n	800c0e4 <__sfp+0x18>
 800c0f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c0f8:	b9d5      	cbnz	r5, 800c130 <__sfp+0x64>
 800c0fa:	4b16      	ldr	r3, [pc, #88]	; (800c154 <__sfp+0x88>)
 800c0fc:	60e3      	str	r3, [r4, #12]
 800c0fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c102:	6665      	str	r5, [r4, #100]	; 0x64
 800c104:	f000 f847 	bl	800c196 <__retarget_lock_init_recursive>
 800c108:	f7ff ff96 	bl	800c038 <__sfp_lock_release>
 800c10c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c110:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c114:	6025      	str	r5, [r4, #0]
 800c116:	61a5      	str	r5, [r4, #24]
 800c118:	2208      	movs	r2, #8
 800c11a:	4629      	mov	r1, r5
 800c11c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c120:	f7fb fd20 	bl	8007b64 <memset>
 800c124:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c128:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c12c:	4620      	mov	r0, r4
 800c12e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c130:	3468      	adds	r4, #104	; 0x68
 800c132:	e7d9      	b.n	800c0e8 <__sfp+0x1c>
 800c134:	2104      	movs	r1, #4
 800c136:	4638      	mov	r0, r7
 800c138:	f7ff ff62 	bl	800c000 <__sfmoreglue>
 800c13c:	4604      	mov	r4, r0
 800c13e:	6030      	str	r0, [r6, #0]
 800c140:	2800      	cmp	r0, #0
 800c142:	d1d5      	bne.n	800c0f0 <__sfp+0x24>
 800c144:	f7ff ff78 	bl	800c038 <__sfp_lock_release>
 800c148:	230c      	movs	r3, #12
 800c14a:	603b      	str	r3, [r7, #0]
 800c14c:	e7ee      	b.n	800c12c <__sfp+0x60>
 800c14e:	bf00      	nop
 800c150:	0800c4b0 	.word	0x0800c4b0
 800c154:	ffff0001 	.word	0xffff0001

0800c158 <_fwalk_reent>:
 800c158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c15c:	4606      	mov	r6, r0
 800c15e:	4688      	mov	r8, r1
 800c160:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c164:	2700      	movs	r7, #0
 800c166:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c16a:	f1b9 0901 	subs.w	r9, r9, #1
 800c16e:	d505      	bpl.n	800c17c <_fwalk_reent+0x24>
 800c170:	6824      	ldr	r4, [r4, #0]
 800c172:	2c00      	cmp	r4, #0
 800c174:	d1f7      	bne.n	800c166 <_fwalk_reent+0xe>
 800c176:	4638      	mov	r0, r7
 800c178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c17c:	89ab      	ldrh	r3, [r5, #12]
 800c17e:	2b01      	cmp	r3, #1
 800c180:	d907      	bls.n	800c192 <_fwalk_reent+0x3a>
 800c182:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c186:	3301      	adds	r3, #1
 800c188:	d003      	beq.n	800c192 <_fwalk_reent+0x3a>
 800c18a:	4629      	mov	r1, r5
 800c18c:	4630      	mov	r0, r6
 800c18e:	47c0      	blx	r8
 800c190:	4307      	orrs	r7, r0
 800c192:	3568      	adds	r5, #104	; 0x68
 800c194:	e7e9      	b.n	800c16a <_fwalk_reent+0x12>

0800c196 <__retarget_lock_init_recursive>:
 800c196:	4770      	bx	lr

0800c198 <__retarget_lock_acquire_recursive>:
 800c198:	4770      	bx	lr

0800c19a <__retarget_lock_release_recursive>:
 800c19a:	4770      	bx	lr

0800c19c <__swhatbuf_r>:
 800c19c:	b570      	push	{r4, r5, r6, lr}
 800c19e:	460e      	mov	r6, r1
 800c1a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1a4:	2900      	cmp	r1, #0
 800c1a6:	b096      	sub	sp, #88	; 0x58
 800c1a8:	4614      	mov	r4, r2
 800c1aa:	461d      	mov	r5, r3
 800c1ac:	da08      	bge.n	800c1c0 <__swhatbuf_r+0x24>
 800c1ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	602a      	str	r2, [r5, #0]
 800c1b6:	061a      	lsls	r2, r3, #24
 800c1b8:	d410      	bmi.n	800c1dc <__swhatbuf_r+0x40>
 800c1ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1be:	e00e      	b.n	800c1de <__swhatbuf_r+0x42>
 800c1c0:	466a      	mov	r2, sp
 800c1c2:	f000 f903 	bl	800c3cc <_fstat_r>
 800c1c6:	2800      	cmp	r0, #0
 800c1c8:	dbf1      	blt.n	800c1ae <__swhatbuf_r+0x12>
 800c1ca:	9a01      	ldr	r2, [sp, #4]
 800c1cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c1d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c1d4:	425a      	negs	r2, r3
 800c1d6:	415a      	adcs	r2, r3
 800c1d8:	602a      	str	r2, [r5, #0]
 800c1da:	e7ee      	b.n	800c1ba <__swhatbuf_r+0x1e>
 800c1dc:	2340      	movs	r3, #64	; 0x40
 800c1de:	2000      	movs	r0, #0
 800c1e0:	6023      	str	r3, [r4, #0]
 800c1e2:	b016      	add	sp, #88	; 0x58
 800c1e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1e8 <__smakebuf_r>:
 800c1e8:	898b      	ldrh	r3, [r1, #12]
 800c1ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c1ec:	079d      	lsls	r5, r3, #30
 800c1ee:	4606      	mov	r6, r0
 800c1f0:	460c      	mov	r4, r1
 800c1f2:	d507      	bpl.n	800c204 <__smakebuf_r+0x1c>
 800c1f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c1f8:	6023      	str	r3, [r4, #0]
 800c1fa:	6123      	str	r3, [r4, #16]
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	6163      	str	r3, [r4, #20]
 800c200:	b002      	add	sp, #8
 800c202:	bd70      	pop	{r4, r5, r6, pc}
 800c204:	ab01      	add	r3, sp, #4
 800c206:	466a      	mov	r2, sp
 800c208:	f7ff ffc8 	bl	800c19c <__swhatbuf_r>
 800c20c:	9900      	ldr	r1, [sp, #0]
 800c20e:	4605      	mov	r5, r0
 800c210:	4630      	mov	r0, r6
 800c212:	f7ff f957 	bl	800b4c4 <_malloc_r>
 800c216:	b948      	cbnz	r0, 800c22c <__smakebuf_r+0x44>
 800c218:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c21c:	059a      	lsls	r2, r3, #22
 800c21e:	d4ef      	bmi.n	800c200 <__smakebuf_r+0x18>
 800c220:	f023 0303 	bic.w	r3, r3, #3
 800c224:	f043 0302 	orr.w	r3, r3, #2
 800c228:	81a3      	strh	r3, [r4, #12]
 800c22a:	e7e3      	b.n	800c1f4 <__smakebuf_r+0xc>
 800c22c:	4b0d      	ldr	r3, [pc, #52]	; (800c264 <__smakebuf_r+0x7c>)
 800c22e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c230:	89a3      	ldrh	r3, [r4, #12]
 800c232:	6020      	str	r0, [r4, #0]
 800c234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c238:	81a3      	strh	r3, [r4, #12]
 800c23a:	9b00      	ldr	r3, [sp, #0]
 800c23c:	6163      	str	r3, [r4, #20]
 800c23e:	9b01      	ldr	r3, [sp, #4]
 800c240:	6120      	str	r0, [r4, #16]
 800c242:	b15b      	cbz	r3, 800c25c <__smakebuf_r+0x74>
 800c244:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c248:	4630      	mov	r0, r6
 800c24a:	f000 f8d1 	bl	800c3f0 <_isatty_r>
 800c24e:	b128      	cbz	r0, 800c25c <__smakebuf_r+0x74>
 800c250:	89a3      	ldrh	r3, [r4, #12]
 800c252:	f023 0303 	bic.w	r3, r3, #3
 800c256:	f043 0301 	orr.w	r3, r3, #1
 800c25a:	81a3      	strh	r3, [r4, #12]
 800c25c:	89a0      	ldrh	r0, [r4, #12]
 800c25e:	4305      	orrs	r5, r0
 800c260:	81a5      	strh	r5, [r4, #12]
 800c262:	e7cd      	b.n	800c200 <__smakebuf_r+0x18>
 800c264:	0800bff5 	.word	0x0800bff5

0800c268 <_malloc_usable_size_r>:
 800c268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c26c:	1f18      	subs	r0, r3, #4
 800c26e:	2b00      	cmp	r3, #0
 800c270:	bfbc      	itt	lt
 800c272:	580b      	ldrlt	r3, [r1, r0]
 800c274:	18c0      	addlt	r0, r0, r3
 800c276:	4770      	bx	lr

0800c278 <_raise_r>:
 800c278:	291f      	cmp	r1, #31
 800c27a:	b538      	push	{r3, r4, r5, lr}
 800c27c:	4604      	mov	r4, r0
 800c27e:	460d      	mov	r5, r1
 800c280:	d904      	bls.n	800c28c <_raise_r+0x14>
 800c282:	2316      	movs	r3, #22
 800c284:	6003      	str	r3, [r0, #0]
 800c286:	f04f 30ff 	mov.w	r0, #4294967295
 800c28a:	bd38      	pop	{r3, r4, r5, pc}
 800c28c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c28e:	b112      	cbz	r2, 800c296 <_raise_r+0x1e>
 800c290:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c294:	b94b      	cbnz	r3, 800c2aa <_raise_r+0x32>
 800c296:	4620      	mov	r0, r4
 800c298:	f000 f830 	bl	800c2fc <_getpid_r>
 800c29c:	462a      	mov	r2, r5
 800c29e:	4601      	mov	r1, r0
 800c2a0:	4620      	mov	r0, r4
 800c2a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2a6:	f000 b817 	b.w	800c2d8 <_kill_r>
 800c2aa:	2b01      	cmp	r3, #1
 800c2ac:	d00a      	beq.n	800c2c4 <_raise_r+0x4c>
 800c2ae:	1c59      	adds	r1, r3, #1
 800c2b0:	d103      	bne.n	800c2ba <_raise_r+0x42>
 800c2b2:	2316      	movs	r3, #22
 800c2b4:	6003      	str	r3, [r0, #0]
 800c2b6:	2001      	movs	r0, #1
 800c2b8:	e7e7      	b.n	800c28a <_raise_r+0x12>
 800c2ba:	2400      	movs	r4, #0
 800c2bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c2c0:	4628      	mov	r0, r5
 800c2c2:	4798      	blx	r3
 800c2c4:	2000      	movs	r0, #0
 800c2c6:	e7e0      	b.n	800c28a <_raise_r+0x12>

0800c2c8 <raise>:
 800c2c8:	4b02      	ldr	r3, [pc, #8]	; (800c2d4 <raise+0xc>)
 800c2ca:	4601      	mov	r1, r0
 800c2cc:	6818      	ldr	r0, [r3, #0]
 800c2ce:	f7ff bfd3 	b.w	800c278 <_raise_r>
 800c2d2:	bf00      	nop
 800c2d4:	2000000c 	.word	0x2000000c

0800c2d8 <_kill_r>:
 800c2d8:	b538      	push	{r3, r4, r5, lr}
 800c2da:	4d07      	ldr	r5, [pc, #28]	; (800c2f8 <_kill_r+0x20>)
 800c2dc:	2300      	movs	r3, #0
 800c2de:	4604      	mov	r4, r0
 800c2e0:	4608      	mov	r0, r1
 800c2e2:	4611      	mov	r1, r2
 800c2e4:	602b      	str	r3, [r5, #0]
 800c2e6:	f7f5 fb1d 	bl	8001924 <_kill>
 800c2ea:	1c43      	adds	r3, r0, #1
 800c2ec:	d102      	bne.n	800c2f4 <_kill_r+0x1c>
 800c2ee:	682b      	ldr	r3, [r5, #0]
 800c2f0:	b103      	cbz	r3, 800c2f4 <_kill_r+0x1c>
 800c2f2:	6023      	str	r3, [r4, #0]
 800c2f4:	bd38      	pop	{r3, r4, r5, pc}
 800c2f6:	bf00      	nop
 800c2f8:	20000500 	.word	0x20000500

0800c2fc <_getpid_r>:
 800c2fc:	f7f5 bb0a 	b.w	8001914 <_getpid>

0800c300 <__sread>:
 800c300:	b510      	push	{r4, lr}
 800c302:	460c      	mov	r4, r1
 800c304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c308:	f000 f894 	bl	800c434 <_read_r>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	bfab      	itete	ge
 800c310:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c312:	89a3      	ldrhlt	r3, [r4, #12]
 800c314:	181b      	addge	r3, r3, r0
 800c316:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c31a:	bfac      	ite	ge
 800c31c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c31e:	81a3      	strhlt	r3, [r4, #12]
 800c320:	bd10      	pop	{r4, pc}

0800c322 <__swrite>:
 800c322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c326:	461f      	mov	r7, r3
 800c328:	898b      	ldrh	r3, [r1, #12]
 800c32a:	05db      	lsls	r3, r3, #23
 800c32c:	4605      	mov	r5, r0
 800c32e:	460c      	mov	r4, r1
 800c330:	4616      	mov	r6, r2
 800c332:	d505      	bpl.n	800c340 <__swrite+0x1e>
 800c334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c338:	2302      	movs	r3, #2
 800c33a:	2200      	movs	r2, #0
 800c33c:	f000 f868 	bl	800c410 <_lseek_r>
 800c340:	89a3      	ldrh	r3, [r4, #12]
 800c342:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c346:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c34a:	81a3      	strh	r3, [r4, #12]
 800c34c:	4632      	mov	r2, r6
 800c34e:	463b      	mov	r3, r7
 800c350:	4628      	mov	r0, r5
 800c352:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c356:	f000 b817 	b.w	800c388 <_write_r>

0800c35a <__sseek>:
 800c35a:	b510      	push	{r4, lr}
 800c35c:	460c      	mov	r4, r1
 800c35e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c362:	f000 f855 	bl	800c410 <_lseek_r>
 800c366:	1c43      	adds	r3, r0, #1
 800c368:	89a3      	ldrh	r3, [r4, #12]
 800c36a:	bf15      	itete	ne
 800c36c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c36e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c372:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c376:	81a3      	strheq	r3, [r4, #12]
 800c378:	bf18      	it	ne
 800c37a:	81a3      	strhne	r3, [r4, #12]
 800c37c:	bd10      	pop	{r4, pc}

0800c37e <__sclose>:
 800c37e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c382:	f000 b813 	b.w	800c3ac <_close_r>
	...

0800c388 <_write_r>:
 800c388:	b538      	push	{r3, r4, r5, lr}
 800c38a:	4d07      	ldr	r5, [pc, #28]	; (800c3a8 <_write_r+0x20>)
 800c38c:	4604      	mov	r4, r0
 800c38e:	4608      	mov	r0, r1
 800c390:	4611      	mov	r1, r2
 800c392:	2200      	movs	r2, #0
 800c394:	602a      	str	r2, [r5, #0]
 800c396:	461a      	mov	r2, r3
 800c398:	f7f5 f970 	bl	800167c <_write>
 800c39c:	1c43      	adds	r3, r0, #1
 800c39e:	d102      	bne.n	800c3a6 <_write_r+0x1e>
 800c3a0:	682b      	ldr	r3, [r5, #0]
 800c3a2:	b103      	cbz	r3, 800c3a6 <_write_r+0x1e>
 800c3a4:	6023      	str	r3, [r4, #0]
 800c3a6:	bd38      	pop	{r3, r4, r5, pc}
 800c3a8:	20000500 	.word	0x20000500

0800c3ac <_close_r>:
 800c3ac:	b538      	push	{r3, r4, r5, lr}
 800c3ae:	4d06      	ldr	r5, [pc, #24]	; (800c3c8 <_close_r+0x1c>)
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	4604      	mov	r4, r0
 800c3b4:	4608      	mov	r0, r1
 800c3b6:	602b      	str	r3, [r5, #0]
 800c3b8:	f7f5 faeb 	bl	8001992 <_close>
 800c3bc:	1c43      	adds	r3, r0, #1
 800c3be:	d102      	bne.n	800c3c6 <_close_r+0x1a>
 800c3c0:	682b      	ldr	r3, [r5, #0]
 800c3c2:	b103      	cbz	r3, 800c3c6 <_close_r+0x1a>
 800c3c4:	6023      	str	r3, [r4, #0]
 800c3c6:	bd38      	pop	{r3, r4, r5, pc}
 800c3c8:	20000500 	.word	0x20000500

0800c3cc <_fstat_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	4d07      	ldr	r5, [pc, #28]	; (800c3ec <_fstat_r+0x20>)
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	4608      	mov	r0, r1
 800c3d6:	4611      	mov	r1, r2
 800c3d8:	602b      	str	r3, [r5, #0]
 800c3da:	f7f5 fae6 	bl	80019aa <_fstat>
 800c3de:	1c43      	adds	r3, r0, #1
 800c3e0:	d102      	bne.n	800c3e8 <_fstat_r+0x1c>
 800c3e2:	682b      	ldr	r3, [r5, #0]
 800c3e4:	b103      	cbz	r3, 800c3e8 <_fstat_r+0x1c>
 800c3e6:	6023      	str	r3, [r4, #0]
 800c3e8:	bd38      	pop	{r3, r4, r5, pc}
 800c3ea:	bf00      	nop
 800c3ec:	20000500 	.word	0x20000500

0800c3f0 <_isatty_r>:
 800c3f0:	b538      	push	{r3, r4, r5, lr}
 800c3f2:	4d06      	ldr	r5, [pc, #24]	; (800c40c <_isatty_r+0x1c>)
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	4604      	mov	r4, r0
 800c3f8:	4608      	mov	r0, r1
 800c3fa:	602b      	str	r3, [r5, #0]
 800c3fc:	f7f5 fae5 	bl	80019ca <_isatty>
 800c400:	1c43      	adds	r3, r0, #1
 800c402:	d102      	bne.n	800c40a <_isatty_r+0x1a>
 800c404:	682b      	ldr	r3, [r5, #0]
 800c406:	b103      	cbz	r3, 800c40a <_isatty_r+0x1a>
 800c408:	6023      	str	r3, [r4, #0]
 800c40a:	bd38      	pop	{r3, r4, r5, pc}
 800c40c:	20000500 	.word	0x20000500

0800c410 <_lseek_r>:
 800c410:	b538      	push	{r3, r4, r5, lr}
 800c412:	4d07      	ldr	r5, [pc, #28]	; (800c430 <_lseek_r+0x20>)
 800c414:	4604      	mov	r4, r0
 800c416:	4608      	mov	r0, r1
 800c418:	4611      	mov	r1, r2
 800c41a:	2200      	movs	r2, #0
 800c41c:	602a      	str	r2, [r5, #0]
 800c41e:	461a      	mov	r2, r3
 800c420:	f7f5 fade 	bl	80019e0 <_lseek>
 800c424:	1c43      	adds	r3, r0, #1
 800c426:	d102      	bne.n	800c42e <_lseek_r+0x1e>
 800c428:	682b      	ldr	r3, [r5, #0]
 800c42a:	b103      	cbz	r3, 800c42e <_lseek_r+0x1e>
 800c42c:	6023      	str	r3, [r4, #0]
 800c42e:	bd38      	pop	{r3, r4, r5, pc}
 800c430:	20000500 	.word	0x20000500

0800c434 <_read_r>:
 800c434:	b538      	push	{r3, r4, r5, lr}
 800c436:	4d07      	ldr	r5, [pc, #28]	; (800c454 <_read_r+0x20>)
 800c438:	4604      	mov	r4, r0
 800c43a:	4608      	mov	r0, r1
 800c43c:	4611      	mov	r1, r2
 800c43e:	2200      	movs	r2, #0
 800c440:	602a      	str	r2, [r5, #0]
 800c442:	461a      	mov	r2, r3
 800c444:	f7f5 fa88 	bl	8001958 <_read>
 800c448:	1c43      	adds	r3, r0, #1
 800c44a:	d102      	bne.n	800c452 <_read_r+0x1e>
 800c44c:	682b      	ldr	r3, [r5, #0]
 800c44e:	b103      	cbz	r3, 800c452 <_read_r+0x1e>
 800c450:	6023      	str	r3, [r4, #0]
 800c452:	bd38      	pop	{r3, r4, r5, pc}
 800c454:	20000500 	.word	0x20000500

0800c458 <_init>:
 800c458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c45a:	bf00      	nop
 800c45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c45e:	bc08      	pop	{r3}
 800c460:	469e      	mov	lr, r3
 800c462:	4770      	bx	lr

0800c464 <_fini>:
 800c464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c466:	bf00      	nop
 800c468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c46a:	bc08      	pop	{r3}
 800c46c:	469e      	mov	lr, r3
 800c46e:	4770      	bx	lr
