(kicad_pcb (version 4) (host pcbnew 4.0.7)

  (general
    (links 15)
    (no_connects 15)
    (area 84.07143 70.25 170.914286 110.075001)
    (thickness 1.6)
    (drawings 17)
    (tracks 0)
    (zones 0)
    (modules 2)
    (nets 54)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 6 6)
    (pad_drill 3.5)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFEFF7F)
    (pcbplotparams
      (layerselection 0x00030_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 /CONFIG_3)
  (net 2 GND)
  (net 3 /USB_D+)
  (net 4 /USB_D-)
  (net 5 /CONFIG_0)
  (net 6 /GPIO_11)
  (net 7 /GPIO_12)
  (net 8 /PERn1/USB3.0-Rx-/SSIC-RxN)
  (net 9 /PERp1/USB3.0-Rx+/SSIC-RxP)
  (net 10 /PETn1/USB3.0-Tx-/SSIC-TxN)
  (net 11 /PETp1/USB3.0-Tx+/SSIC-TxP)
  (net 12 /PERn0/SATA-B+)
  (net 13 /PERp0/SATA-B-)
  (net 14 /PETn0/SATA-A-)
  (net 15 /PETp0/SATA-A+)
  (net 16 /REFCLKN)
  (net 17 /REFCLKP)
  (net 18 /ANTCTL0)
  (net 19 /ANTCTL1)
  (net 20 /ANTCTL2)
  (net 21 /ANTCTL3)
  (net 22 /~Reset)
  (net 23 /CONFIG_1)
  (net 24 /CONFIG_2)
  (net 25 +3V3)
  (net 26 /~Full_Card_Power_Off)
  (net 27 /~W_DISABLE1)
  (net 28 /GPIO_9/DAS/~DSS)
  (net 29 /GPIO_5)
  (net 30 /GPIO_6)
  (net 31 /GPIO_7)
  (net 32 /GPIO_10)
  (net 33 /GPIO_8)
  (net 34 /UIM-RESET)
  (net 35 /UIM-CLK)
  (net 36 /UIM-DATA)
  (net 37 /UIM-PWR)
  (net 38 /DEVSLP)
  (net 39 /GPIO_0)
  (net 40 /GPIO_1)
  (net 41 /GPIO_2)
  (net 42 /GPIO_3)
  (net 43 /GPIO_4)
  (net 44 /~PERST)
  (net 45 /~CLKREQ)
  (net 46 /~PEWake)
  (net 47 "Net-(J1-Pad56)")
  (net 48 "Net-(J1-Pad58)")
  (net 49 /COEX3)
  (net 50 /COEX2)
  (net 51 /COEX1)
  (net 52 /SIM_Detect)
  (net 53 /SUSCLK)

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +3V3)
    (add_net /ANTCTL0)
    (add_net /ANTCTL1)
    (add_net /ANTCTL2)
    (add_net /ANTCTL3)
    (add_net /COEX1)
    (add_net /COEX2)
    (add_net /COEX3)
    (add_net /CONFIG_0)
    (add_net /CONFIG_1)
    (add_net /CONFIG_2)
    (add_net /CONFIG_3)
    (add_net /DEVSLP)
    (add_net /GPIO_0)
    (add_net /GPIO_1)
    (add_net /GPIO_10)
    (add_net /GPIO_11)
    (add_net /GPIO_12)
    (add_net /GPIO_2)
    (add_net /GPIO_3)
    (add_net /GPIO_4)
    (add_net /GPIO_5)
    (add_net /GPIO_6)
    (add_net /GPIO_7)
    (add_net /GPIO_8)
    (add_net /GPIO_9/DAS/~DSS)
    (add_net /PERn0/SATA-B+)
    (add_net /PERn1/USB3.0-Rx-/SSIC-RxN)
    (add_net /PERp0/SATA-B-)
    (add_net /PERp1/USB3.0-Rx+/SSIC-RxP)
    (add_net /PETn0/SATA-A-)
    (add_net /PETn1/USB3.0-Tx-/SSIC-TxN)
    (add_net /PETp0/SATA-A+)
    (add_net /PETp1/USB3.0-Tx+/SSIC-TxP)
    (add_net /REFCLKN)
    (add_net /REFCLKP)
    (add_net /SIM_Detect)
    (add_net /SUSCLK)
    (add_net /UIM-CLK)
    (add_net /UIM-DATA)
    (add_net /UIM-PWR)
    (add_net /UIM-RESET)
    (add_net /USB_D+)
    (add_net /USB_D-)
    (add_net /~CLKREQ)
    (add_net /~Full_Card_Power_Off)
    (add_net /~PERST)
    (add_net /~PEWake)
    (add_net /~Reset)
    (add_net /~W_DISABLE1)
    (add_net GND)
    (add_net "Net-(J1-Pad56)")
    (add_net "Net-(J1-Pad58)")
  )

  (module m2_key_b_3042:m2_key_b_3042_gold_fingers (layer F.Cu) (tedit 5AA74899) (tstamp 5AA74EB9)
    (at 120 95 270)
    (path /5AA6E568)
    (solder_mask_margin 0.075)
    (fp_text reference J1 (at -11.0036 0.0011 360) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value M.2_Key_B (at 0 -4.5 270) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "therefore: 1.7mm height top, 2.2mm height bot" (at 0 -6.5 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "Figure 15 - edge of PCB to close edge of pad 0.3 mm top & bot" (at 0 -8.5 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "          - agrees with figures 16 and 17" (at -9.25 -10.5 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "Figure 97 - edge of PCB to far edge of pad 2.0mm top 2.5mm bot" (at 0 -12 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "spacing: 0.15mm" (at 0 -15 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "pitch: 0.5mm" (at 0 -17 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "height: 1.7mm top (odd), 2.2mm height bot (even)" (at 0 -19 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "width: 0.35mm" (at 0 -21 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "Dimensions of pins:" (at 0 -23 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "Since the pin height isn't explicity given anywhere, it needed to be ascertained" (at 0 -25 270) (layer Eco1.User) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 9.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 1 /CONFIG_3))
    (pad 3 smd rect (at 8.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 5 smd rect (at 8.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 7 smd rect (at 7.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 3 /USB_D+))
    (pad 9 smd rect (at 7.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 4 /USB_D-))
    (pad 11 smd rect (at 6.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 21 smd rect (at 4.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 5 /CONFIG_0))
    (pad 23 smd rect (at 3.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 6 /GPIO_11))
    (pad 25 smd rect (at 3.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 7 /GPIO_12))
    (pad 27 smd rect (at 2.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 29 smd rect (at 2.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 8 /PERn1/USB3.0-Rx-/SSIC-RxN))
    (pad 31 smd rect (at 1.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 9 /PERp1/USB3.0-Rx+/SSIC-RxP))
    (pad 33 smd rect (at 1.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 35 smd rect (at 0.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 10 /PETn1/USB3.0-Tx-/SSIC-TxN))
    (pad 37 smd rect (at 0.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 11 /PETp1/USB3.0-Tx+/SSIC-TxP))
    (pad 39 smd rect (at -0.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 41 smd rect (at -0.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 12 /PERn0/SATA-B+))
    (pad 43 smd rect (at -1.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 13 /PERp0/SATA-B-))
    (pad 45 smd rect (at -1.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 47 smd rect (at -2.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 14 /PETn0/SATA-A-))
    (pad 49 smd rect (at -2.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 15 /PETp0/SATA-A+))
    (pad 51 smd rect (at -3.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 53 smd rect (at -3.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 16 /REFCLKN))
    (pad 55 smd rect (at -4.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 17 /REFCLKP))
    (pad 57 smd rect (at -4.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 59 smd rect (at -5.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 18 /ANTCTL0))
    (pad 61 smd rect (at -5.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 19 /ANTCTL1))
    (pad 63 smd rect (at -6.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 20 /ANTCTL2))
    (pad 65 smd rect (at -6.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 21 /ANTCTL3))
    (pad 67 smd rect (at -7.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 22 /~Reset))
    (pad 69 smd rect (at -7.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 23 /CONFIG_1))
    (pad 71 smd rect (at -8.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 73 smd rect (at -8.75 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 2 GND))
    (pad 75 smd rect (at -9.25 0 180) (size 1.7 0.35) (layers F.Cu F.Mask)
      (net 24 /CONFIG_2))
    (pad 2 smd rect (at 9 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 25 +3V3))
    (pad 4 smd rect (at 8.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 25 +3V3))
    (pad 6 smd rect (at 8 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 26 /~Full_Card_Power_Off))
    (pad 8 smd rect (at 7.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 27 /~W_DISABLE1))
    (pad 10 smd rect (at 7 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 28 /GPIO_9/DAS/~DSS))
    (pad 20 smd rect (at 4.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 29 /GPIO_5))
    (pad 22 smd rect (at 4 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 30 /GPIO_6))
    (pad 24 smd rect (at 3.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 31 /GPIO_7))
    (pad 26 smd rect (at 3 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 32 /GPIO_10))
    (pad 28 smd rect (at 2.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 33 /GPIO_8))
    (pad 30 smd rect (at 2 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 34 /UIM-RESET))
    (pad 32 smd rect (at 1.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 35 /UIM-CLK))
    (pad 34 smd rect (at 1 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 36 /UIM-DATA))
    (pad 36 smd rect (at 0.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 37 /UIM-PWR))
    (pad 38 smd rect (at 0 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 38 /DEVSLP))
    (pad 40 smd rect (at -0.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 39 /GPIO_0))
    (pad 42 smd rect (at -1 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 40 /GPIO_1))
    (pad 44 smd rect (at -1.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 41 /GPIO_2))
    (pad 46 smd rect (at -2 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 42 /GPIO_3))
    (pad 48 smd rect (at -2.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 43 /GPIO_4))
    (pad 50 smd rect (at -3 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 44 /~PERST))
    (pad 52 smd rect (at -3.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 45 /~CLKREQ))
    (pad 54 smd rect (at -4 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 46 /~PEWake))
    (pad 56 smd rect (at -4.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 47 "Net-(J1-Pad56)"))
    (pad 58 smd rect (at -5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 48 "Net-(J1-Pad58)"))
    (pad 60 smd rect (at -5.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 49 /COEX3))
    (pad 62 smd rect (at -6 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 50 /COEX2))
    (pad 64 smd rect (at -6.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 51 /COEX1))
    (pad 66 smd rect (at -7 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 52 /SIM_Detect))
    (pad 68 smd rect (at -7.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 53 /SUSCLK))
    (pad 70 smd rect (at -8 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 25 +3V3))
    (pad 72 smd rect (at -8.5 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 25 +3V3))
    (pad 74 smd rect (at -9 -0.25 180) (size 2.2 0.35) (layers B.Cu B.Mask)
      (net 25 +3V3))
  )

  (module Mounting_Holes:MountingHole_3.5mm_Pad (layer F.Cu) (tedit 5AA74A31) (tstamp 5AAF8C89)
    (at 161 95)
    (descr "Mounting Hole 3.5mm")
    (tags "mounting hole 3.5mm")
    (fp_text reference REF** (at 0 -4.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MountingHole_3.5mm_Pad (at 0 4.5) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 3.5 0) (layer Cmts.User) (width 0.15))
    (fp_circle (center 0 0) (end 3.75 0) (layer F.CrtYd) (width 0.05))
    (pad 1 thru_hole circle (at -0.15 0) (size 6 6) (drill 3.5) (layers *.Cu *.Mask)
      (net 2 GND))
  )

  (gr_text B (at 121.75 102 270) (layer F.SilkS)
    (effects (font (size 1.2 1.2) (thickness 0.3)))
  )
  (gr_text "Reference 2.3.2.1\nTin Can can only be MAX 1.5mm thick?\nBoard must be 0.8mm thick" (at 140 74) (layer Eco1.User)
    (effects (font (size 1.5 1.5) (thickness 0.3)))
  )
  (gr_text "Edge needs to be bevelled?" (at 100 93) (layer Eco1.User)
    (effects (font (size 1.5 1.5) (thickness 0.3)))
  )
  (gr_line (start 122.85 110) (end 160.85 110) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 160.85 80) (end 122.85 80) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 122.35 84.575) (end 122.85 84.575) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 122.35 105.425) (end 122.35 104.925) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 122.85 84.575) (end 122.85 80) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 122.85 105.425) (end 122.85 110) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 121.75 100.625) (end 121.75 100.025) (angle 180) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 122.35 104.925) (end 118.85 104.925) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 160.85 80) (end 160.85 110) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 118.85 85.075) (end 122.35 85.075) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 118.85 101.225) (end 118.85 104.925) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 121.75 101.225) (end 118.85 101.225) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 118.85 100.025) (end 121.75 100.025) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 118.85 85.075) (end 118.85 100.025) (layer Edge.Cuts) (width 0.15))

)
