--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[0].Ring/c<1>                 SLICE_X46Y63.A    SLICE_X46Y64.A4  !
 ! Ring[1].Ring/c<1>                 SLICE_X45Y63.C    SLICE_X46Y64.B3  !
 ! Ring[2].Ring/c<1>                 SLICE_X45Y63.A    SLICE_X46Y64.C2  !
 ! Ring[3].Ring/c<1>                 SLICE_X45Y64.B    SLICE_X46Y64.D2  !
 ! Ring[4].Ring/c<1>                 SLICE_X44Y66.D    SLICE_X46Y66.A1  !
 ! Ring[5].Ring/c<1>                 SLICE_X46Y65.C    SLICE_X46Y66.B3  !
 ! Ring[6].Ring/c<1>                 SLICE_X44Y66.B    SLICE_X46Y66.C6  !
 ! Ring[7].Ring/c<1>                 SLICE_X47Y66.A    SLICE_X46Y66.D5  !
 ! Ring[8].Ring/c<1>                 SLICE_X56Y56.B    SLICE_X56Y60.A5  !
 ! Ring[9].Ring/c<1>                 SLICE_X57Y57.A    SLICE_X56Y60.B2  !
 ! Ring[10].Ring/c<1>                SLICE_X56Y57.B    SLICE_X56Y60.C2  !
 ! Ring[11].Ring/c<1>                SLICE_X57Y59.A    SLICE_X56Y60.D2  !
 ! Ring[12].Ring/c<1>                SLICE_X57Y58.C    SLICE_X57Y60.A3  !
 ! Ring[13].Ring/c<1>                SLICE_X58Y58.A    SLICE_X57Y60.B5  !
 ! Ring[14].Ring/c<1>                SLICE_X56Y58.A    SLICE_X57Y60.C6  !
 ! Ring[15].Ring/c<1>                SLICE_X59Y58.C    SLICE_X57Y60.D5  !
 ! Ring[4].Ring/c<1>                 SLICE_X49Y116.C   SLICE_X46Y116.A5 !
 ! Ring[5].Ring/c<1>                 SLICE_X49Y117.A   SLICE_X46Y116.B6 !
 ! Ring[6].Ring/c<1>                 SLICE_X48Y116.D   SLICE_X46Y116.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X47Y116.B   SLICE_X46Y116.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X48Y113.D   SLICE_X48Y115.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X49Y114.A   SLICE_X48Y115.B4 !
 ! Ring[2].Ring/c<1>                 SLICE_X49Y115.A   SLICE_X48Y115.C1 !
 ! Ring[3].Ring/c<1>                 SLICE_X49Y115.D   SLICE_X48Y115.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X57Y114.A   SLICE_X55Y115.A5 !
 ! Ring[9].Ring/c<1>                 SLICE_X56Y114.A   SLICE_X55Y115.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X56Y114.C   SLICE_X55Y115.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X57Y115.C   SLICE_X55Y115.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X58Y115.A   SLICE_X56Y115.A6 !
 ! Ring[13].Ring/c<1>                SLICE_X57Y115.B   SLICE_X56Y115.B5 !
 ! Ring[14].Ring/c<1>                SLICE_X58Y116.B   SLICE_X56Y115.C3 !
 ! Ring[15].Ring/c<1>                SLICE_X57Y116.A   SLICE_X56Y115.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y62.B     SLICE_X0Y63.A4   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y63.D     SLICE_X0Y63.B1   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y64.A     SLICE_X0Y63.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X0Y62.C     SLICE_X0Y63.D5   !
 ! Ring[12].Ring/c<1>                SLICE_X0Y64.C     SLICE_X0Y65.A3   !
 ! Ring[13].Ring/c<1>                SLICE_X0Y64.B     SLICE_X0Y65.B4   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y66.B     SLICE_X0Y65.C5   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y66.C     SLICE_X0Y65.D3   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y75.B     SLICE_X0Y76.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X2Y75.A     SLICE_X0Y76.B6   !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y76.B     SLICE_X0Y76.C6   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y77.B     SLICE_X0Y76.D5   !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y73.C     SLICE_X1Y74.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y75.C     SLICE_X1Y74.B1   !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y73.B     SLICE_X1Y74.C2   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y76.D     SLICE_X1Y74.D4   !
 ! Ring[0].Ring/c<1>                 SLICE_X52Y118.C   SLICE_X52Y119.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X52Y118.B   SLICE_X52Y119.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X52Y120.A   SLICE_X52Y119.C4 !
 ! Ring[3].Ring/c<1>                 SLICE_X53Y120.B   SLICE_X52Y119.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X55Y119.A   SLICE_X54Y119.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X54Y120.C   SLICE_X54Y119.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X55Y120.C   SLICE_X54Y119.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X55Y121.A   SLICE_X54Y119.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X75Y118.B   SLICE_X72Y118.A6 !
 ! Ring[13].Ring/c<1>                SLICE_X73Y118.D   SLICE_X72Y118.B1 !
 ! Ring[14].Ring/c<1>                SLICE_X74Y118.D   SLICE_X72Y118.C1 !
 ! Ring[15].Ring/c<1>                SLICE_X74Y118.B   SLICE_X72Y118.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X75Y118.D   SLICE_X75Y117.A1 !
 ! Ring[9].Ring/c<1>                 SLICE_X75Y119.B   SLICE_X75Y117.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X74Y117.A   SLICE_X75Y117.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X76Y118.D   SLICE_X75Y117.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X49Y140.D   SLICE_X48Y139.A5 !
 ! Ring[1].Ring/c<1>                 SLICE_X49Y139.C   SLICE_X48Y139.B6 !
 ! Ring[2].Ring/c<1>                 SLICE_X49Y141.B   SLICE_X48Y139.C1 !
 ! Ring[3].Ring/c<1>                 SLICE_X49Y139.D   SLICE_X48Y139.D6 !
 ! Ring[4].Ring/c<1>                 SLICE_X49Y140.A   SLICE_X48Y140.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X49Y141.C   SLICE_X48Y140.B1 !
 ! Ring[6].Ring/c<1>                 SLICE_X48Y141.C   SLICE_X48Y140.C5 !
 ! Ring[7].Ring/c<1>                 SLICE_X48Y142.A   SLICE_X48Y140.D4 !
 ! Ring[12].Ring/c<1>                SLICE_X71Y138.B   SLICE_X68Y138.A6 !
 ! Ring[13].Ring/c<1>                SLICE_X69Y138.A   SLICE_X68Y138.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X70Y138.C   SLICE_X68Y138.C2 !
 ! Ring[15].Ring/c<1>                SLICE_X69Y138.D   SLICE_X68Y138.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X70Y137.D   SLICE_X69Y137.A6 !
 ! Ring[9].Ring/c<1>                 SLICE_X71Y137.B   SLICE_X69Y137.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X71Y137.A   SLICE_X69Y137.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X71Y138.C   SLICE_X69Y137.D4 !
 ! Ring[0].Ring/c<1>                 SLICE_X42Y129.C   SLICE_X42Y128.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X41Y128.D   SLICE_X42Y128.B1 !
 ! Ring[2].Ring/c<1>                 SLICE_X42Y129.D   SLICE_X42Y128.C4 !
 ! Ring[3].Ring/c<1>                 SLICE_X43Y129.A   SLICE_X42Y128.D2 !
 ! Ring[4].Ring/c<1>                 SLICE_X43Y130.B   SLICE_X42Y130.A1 !
 ! Ring[5].Ring/c<1>                 SLICE_X42Y131.C   SLICE_X42Y130.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X43Y130.D   SLICE_X42Y130.C3 !
 ! Ring[7].Ring/c<1>                 SLICE_X43Y131.C   SLICE_X42Y130.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X56Y126.A   SLICE_X56Y127.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X57Y128.D   SLICE_X56Y127.B1 !
 ! Ring[10].Ring/c<1>                SLICE_X57Y127.D   SLICE_X56Y127.C3 !
 ! Ring[11].Ring/c<1>                SLICE_X58Y129.C   SLICE_X56Y127.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X59Y129.C   SLICE_X56Y128.A2 !
 ! Ring[13].Ring/c<1>                SLICE_X57Y128.A   SLICE_X56Y128.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X58Y129.A   SLICE_X56Y128.C1 !
 ! Ring[15].Ring/c<1>                SLICE_X57Y128.C   SLICE_X56Y128.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y96.D     SLICE_X0Y96.A5   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y95.C     SLICE_X0Y96.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X0Y95.B     SLICE_X0Y96.C6   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y94.A     SLICE_X0Y96.D5   !
 ! Ring[12].Ring/c<1>                SLICE_X0Y95.C     SLICE_X0Y97.A4   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y98.C     SLICE_X0Y97.B1   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y98.B     SLICE_X0Y97.C5   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y98.A     SLICE_X0Y97.D4   !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y104.C    SLICE_X0Y102.A5  !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y103.C    SLICE_X0Y102.B3  !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y105.D    SLICE_X0Y102.C6  !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y105.A    SLICE_X0Y102.D4  !
 ! Ring[4].Ring/c<1>                 SLICE_X2Y103.D    SLICE_X1Y103.A6  !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y104.D    SLICE_X1Y103.B1  !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y104.C    SLICE_X1Y103.C5  !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y105.C    SLICE_X1Y103.D3  !
 ! Ring[12].Ring/c<1>                SLICE_X1Y79.C     SLICE_X0Y80.A3   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y79.A     SLICE_X0Y80.B4   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y78.B     SLICE_X0Y80.C2   !
 ! Ring[15].Ring/c<1>                SLICE_X1Y80.B     SLICE_X0Y80.D3   !
 ! Ring[8].Ring/c<1>                 SLICE_X2Y79.A     SLICE_X1Y81.A5   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y78.C     SLICE_X1Y81.B1   !
 ! Ring[10].Ring/c<1>                SLICE_X0Y81.D     SLICE_X1Y81.C3   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y80.C     SLICE_X1Y81.D5   !
 ! Ring[4].Ring/c<1>                 SLICE_X2Y86.B     SLICE_X1Y86.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y85.B     SLICE_X1Y86.B4   !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y87.C     SLICE_X1Y86.C5   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y86.A     SLICE_X1Y86.D5   !
 ! Ring[0].Ring/c<1>                 SLICE_X2Y86.A     SLICE_X1Y87.A6   !
 ! Ring[1].Ring/c<1>                 SLICE_X3Y86.C     SLICE_X1Y87.B3   !
 ! Ring[2].Ring/c<1>                 SLICE_X2Y87.C     SLICE_X1Y87.C2   !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y87.D     SLICE_X1Y87.D6   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.783ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_11 (SLICE_X77Y62.D1), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.730ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.553 - 0.524)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_state_2 to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y79.AQ      Tcko                  0.450   E2M/EC/tx_state<0>
                                                       E2M/EC/tx_state_2
    SLICE_X65Y79.C2      net (fanout=353)      0.862   E2M/EC/tx_state<2>
    SLICE_X65Y79.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_cmp_eq0000
                                                       E2M/EC/tx_header_counter_mux0000<0>101
    SLICE_X76Y88.C2      net (fanout=152)      2.124   E2M/EC/tx_header_buffer_dest_add_cmp_eq0000
    SLICE_X76Y88.C       Tilo                  0.094   E2M/EC/fifoToEthRead
                                                       E2M/EC/tx_packet_payload_64_mux0000251
    SLICE_X70Y78.A2      net (fanout=4)        1.462   E2M/EC/N2371
    SLICE_X70Y78.A       Tilo                  0.094   E2M/EC/N395
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>61
    SLICE_X77Y62.D1      net (fanout=48)       2.522   E2M/EC/N395
    SLICE_X77Y62.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (0.760ns logic, 6.970ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_SA_reg_value_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.582ns (Levels of Logic = 5)
  Clock Path Skew:      -0.094ns (1.242 - 1.336)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_SA_reg_value_13 to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y98.BQ      Tcko                  0.450   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/rx_SA_reg_value_13
    SLICE_X74Y95.D2      net (fanout=4)        1.118   E2M/EC/rx_SA_reg_value<13>
    SLICE_X74Y95.D       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0004
                                                       E2M/EC/rx_state_cmp_gt00041
    SLICE_X76Y85.A6      net (fanout=10)       0.910   E2M/EC/rx_state_cmp_gt0004
    SLICE_X76Y85.A       Tilo                  0.094   E2M/EC/N186
                                                       E2M/EC/ethToFifoCommand_mux0000<0>111
    SLICE_X76Y85.B1      net (fanout=8)        0.910   E2M/EC/N353
    SLICE_X76Y85.B       Tilo                  0.094   E2M/EC/N186
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X70Y78.A3      net (fanout=8)        1.268   E2M/EC/N186
    SLICE_X70Y78.A       Tilo                  0.094   E2M/EC/N395
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>61
    SLICE_X77Y62.D1      net (fanout=48)       2.522   E2M/EC/N395
    SLICE_X77Y62.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (0.854ns logic, 6.728ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.553ns (Levels of Logic = 4)
  Clock Path Skew:      0.068ns (0.553 - 0.485)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_state_1 to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.AQ      Tcko                  0.450   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_1
    SLICE_X65Y79.C5      net (fanout=124)      0.685   E2M/EC/tx_state<1>
    SLICE_X65Y79.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_cmp_eq0000
                                                       E2M/EC/tx_header_counter_mux0000<0>101
    SLICE_X76Y88.C2      net (fanout=152)      2.124   E2M/EC/tx_header_buffer_dest_add_cmp_eq0000
    SLICE_X76Y88.C       Tilo                  0.094   E2M/EC/fifoToEthRead
                                                       E2M/EC/tx_packet_payload_64_mux0000251
    SLICE_X70Y78.A2      net (fanout=4)        1.462   E2M/EC/N2371
    SLICE_X70Y78.A       Tilo                  0.094   E2M/EC/N395
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>61
    SLICE_X77Y62.D1      net (fanout=48)       2.522   E2M/EC/N395
    SLICE_X77Y62.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (0.760ns logic, 6.793ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y22.WEAL2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          7.900ns
  Data Path Delay:      7.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.214ns (1.488 - 1.274)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y90.AQ         Tcko                  0.450   E2M/EC/rx_state<2>
                                                          E2M/EC/rx_state_3
    SLICE_X74Y89.C1         net (fanout=128)      0.960   E2M/EC/rx_state<3>
    SLICE_X74Y89.C          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_cmp_eq00001
    SLICE_X74Y89.D5         net (fanout=19)       0.285   E2M/EC/mux0000_cmp_eq0000
    SLICE_X74Y89.D          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_and00001
    RAMB36_X1Y22.WEAL2      net (fanout=256)      5.404   E2M/EC/mux0000_and0000
    RAMB36_X1Y22.CLKARDCLKL Trcck_WEA             0.624   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.911ns (1.262ns logic, 6.649ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_0 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          7.900ns
  Data Path Delay:      7.792ns (Levels of Logic = 2)
  Clock Path Skew:      0.214ns (1.488 - 1.274)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_0 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y89.BQ         Tcko                  0.450   E2M/EC/rx_state<1>
                                                          E2M/EC/rx_state_0
    SLICE_X74Y89.C2         net (fanout=128)      0.841   E2M/EC/rx_state<0>
    SLICE_X74Y89.C          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_cmp_eq00001
    SLICE_X74Y89.D5         net (fanout=19)       0.285   E2M/EC/mux0000_cmp_eq0000
    SLICE_X74Y89.D          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_and00001
    RAMB36_X1Y22.WEAL2      net (fanout=256)      5.404   E2M/EC/mux0000_and0000
    RAMB36_X1Y22.CLKARDCLKL Trcck_WEA             0.624   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.792ns (1.262ns logic, 6.530ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          7.900ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      0.214ns (1.488 - 1.274)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y89.DQ         Tcko                  0.450   E2M/EC/rx_state<1>
                                                          E2M/EC/rx_state_1
    SLICE_X74Y89.C5         net (fanout=144)      0.650   E2M/EC/rx_state<1>
    SLICE_X74Y89.C          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_cmp_eq00001
    SLICE_X74Y89.D5         net (fanout=19)       0.285   E2M/EC/mux0000_cmp_eq0000
    SLICE_X74Y89.D          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_and00001
    RAMB36_X1Y22.WEAL2      net (fanout=256)      5.404   E2M/EC/mux0000_and0000
    RAMB36_X1Y22.CLKARDCLKL Trcck_WEA             0.624   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.601ns (1.262ns logic, 6.339ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y22.WEAL3), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          7.900ns
  Data Path Delay:      7.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.214ns (1.488 - 1.274)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y90.AQ         Tcko                  0.450   E2M/EC/rx_state<2>
                                                          E2M/EC/rx_state_3
    SLICE_X74Y89.C1         net (fanout=128)      0.960   E2M/EC/rx_state<3>
    SLICE_X74Y89.C          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_cmp_eq00001
    SLICE_X74Y89.D5         net (fanout=19)       0.285   E2M/EC/mux0000_cmp_eq0000
    SLICE_X74Y89.D          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_and00001
    RAMB36_X1Y22.WEAL3      net (fanout=256)      5.404   E2M/EC/mux0000_and0000
    RAMB36_X1Y22.CLKARDCLKL Trcck_WEA             0.624   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.911ns (1.262ns logic, 6.649ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_0 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          7.900ns
  Data Path Delay:      7.792ns (Levels of Logic = 2)
  Clock Path Skew:      0.214ns (1.488 - 1.274)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_0 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y89.BQ         Tcko                  0.450   E2M/EC/rx_state<1>
                                                          E2M/EC/rx_state_0
    SLICE_X74Y89.C2         net (fanout=128)      0.841   E2M/EC/rx_state<0>
    SLICE_X74Y89.C          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_cmp_eq00001
    SLICE_X74Y89.D5         net (fanout=19)       0.285   E2M/EC/mux0000_cmp_eq0000
    SLICE_X74Y89.D          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_and00001
    RAMB36_X1Y22.WEAL3      net (fanout=256)      5.404   E2M/EC/mux0000_and0000
    RAMB36_X1Y22.CLKARDCLKL Trcck_WEA             0.624   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.792ns (1.262ns logic, 6.530ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          7.900ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      0.214ns (1.488 - 1.274)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y89.DQ         Tcko                  0.450   E2M/EC/rx_state<1>
                                                          E2M/EC/rx_state_1
    SLICE_X74Y89.C5         net (fanout=144)      0.650   E2M/EC/rx_state<1>
    SLICE_X74Y89.C          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_cmp_eq00001
    SLICE_X74Y89.D5         net (fanout=19)       0.285   E2M/EC/mux0000_cmp_eq0000
    SLICE_X74Y89.D          Tilo                  0.094   E2M/EC/mux0000_and0000
                                                          E2M/EC/mux0000_and00001
    RAMB36_X1Y22.WEAL3      net (fanout=256)      5.404   E2M/EC/mux0000_and0000
    RAMB36_X1Y22.CLKARDCLKL Trcck_WEA             0.624   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.601ns (1.262ns logic, 6.339ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_dest_add_21 (SLICE_X85Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_dest_add_13 (FF)
  Destination:          E2M/EC/rx_header_buffer_dest_add_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (1.359 - 1.260)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_header_buffer_dest_add_13 to E2M/EC/rx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y79.BQ      Tcko                  0.414   E2M/EC/rx_header_buffer_dest_add<15>
                                                       E2M/EC/rx_header_buffer_dest_add_13
    SLICE_X85Y80.BX      net (fanout=2)        0.275   E2M/EC/rx_header_buffer_dest_add<13>
    SLICE_X85Y80.CLK     Tckdi       (-Th)     0.231   E2M/EC/rx_header_buffer_dest_add<23>
                                                       E2M/EC/rx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.183ns logic, 0.275ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_dest_add_22 (SLICE_X85Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_dest_add_14 (FF)
  Destination:          E2M/EC/rx_header_buffer_dest_add_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (1.359 - 1.260)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_header_buffer_dest_add_14 to E2M/EC/rx_header_buffer_dest_add_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y79.CQ      Tcko                  0.414   E2M/EC/rx_header_buffer_dest_add<15>
                                                       E2M/EC/rx_header_buffer_dest_add_14
    SLICE_X85Y80.CX      net (fanout=2)        0.283   E2M/EC/rx_header_buffer_dest_add<14>
    SLICE_X85Y80.CLK     Tckdi       (-Th)     0.218   E2M/EC/rx_header_buffer_dest_add<23>
                                                       E2M/EC/rx_header_buffer_dest_add_22
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.196ns logic, 0.283ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y19.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoAddress_2 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.775 - 0.551)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoAddress_2 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y95.CQ         Tcko                  0.414   E2M/EC/ethToFifoAddress<3>
                                                          E2M/EC/ethToFifoAddress_2
    RAMB36_X3Y19.DIBDIL2    net (fanout=2)        0.491   E2M/EC/ethToFifoAddress<2>
    RAMB36_X3Y19.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.619ns (0.128ns logic, 0.491ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y12.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X2Y12.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y5.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.333   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.439ns logic, 0.333ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.306   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.183ns logic, 0.306ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7270 paths analyzed, 2114 endpoints analyzed, 82 failing endpoints
 82 timing errors detected. (82 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 439.665ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_3 (SLICE_X10Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_3 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.295ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -145.021ns (1.907 - 146.928)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X10Y19.D6      net (fanout=2)        0.458   sh/responseReg<3>
    SLICE_X10Y19.CLK     Tas                   0.028   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<3>1
                                                       sh/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.572ns logic, 0.723ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_0 (SLICE_X10Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_0 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.529ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.761ns (1.907 - 146.668)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X10Y19.A6      net (fanout=2)        0.691   sh/responseReg<0>
    SLICE_X10Y19.CLK     Tas                   0.026   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<0>1
                                                       sh/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.570ns logic, 0.959ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_1 (SLICE_X10Y19.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_1 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.351ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.769ns (1.907 - 146.676)
  Source Clock:         sh/testPUF/puf_map/picn/puf2/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf2/FDC1 to sh/outputMemoryWriteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    SLICE_X9Y19.D6       net (fanout=1)        0.327   sh/testPUF/puf_map/picn/puf2/puf_out
    SLICE_X9Y19.D        Tilo                  0.094   sh/responseReg<1>
                                                       sh/testPUF/puf_map/picn/puf2/LUT1_inst_2
    SLICE_X10Y19.B6      net (fanout=2)        0.453   sh/responseReg<1>
    SLICE_X10Y19.CLK     Tas                   0.027   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<1>1
                                                       sh/outputMemoryWriteData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.571ns logic, 0.780ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/op_mode_17 (SLICE_X26Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_17 (FF)
  Destination:          sh/op_mode_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (1.423 - 1.412)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_17 to sh/op_mode_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.BQ     Tcko                  0.414   sh/pc_challenge<19>
                                                       sh/pc_challenge_17
    SLICE_X26Y99.BX      net (fanout=2)        0.300   sh/pc_challenge<17>
    SLICE_X26Y99.CLK     Tckdi       (-Th)     0.231   sh/op_mode<19>
                                                       sh/op_mode_17
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.183ns logic, 0.300ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/currState_0 (SLICE_X29Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/currState_0 (FF)
  Destination:          sh/currState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/currState_0 to sh/currState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.AQ      Tcko                  0.414   sh/currState<0>
                                                       sh/currState_0
    SLICE_X29Y57.AX      net (fanout=57)       0.177   sh/currState<0>
    SLICE_X29Y57.CLK     Tckdi       (-Th)     0.118   sh/currState<0>
                                                       sh/currState_mux0000<2>
                                                       sh/currState_0
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.296ns logic, 0.177ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/raddr_5 (SLICE_X3Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_5 (FF)
  Destination:          sh/raddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/raddr_5 to sh/raddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.AQ       Tcko                  0.414   sh/raddr<8>
                                                       sh/raddr_5
    SLICE_X3Y48.A6       net (fanout=3)        0.259   sh/raddr<5>
    SLICE_X3Y48.CLK      Tah         (-Th)     0.197   sh/raddr<8>
                                                       sh/raddr_mux0000<7>1
                                                       sh/raddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.217ns logic, 0.259ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y12.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y19.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (0.699 - 0.600)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y90.AQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.ENARDENL       net (fanout=2)        1.009   E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.937ns (0.928ns logic, 1.009ns route)
                                                              (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.117ns (0.717 - 0.600)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y90.AQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.ENARDENL   net (fanout=2)        1.009   E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.937ns (0.928ns logic, 1.009ns route)
                                                          (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.700 - 0.659)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y96.AQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y18.DIBDIL0    net (fanout=3)        0.930   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.722ns (0.792ns logic, 0.930ns route)
                                                          (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.707ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.700 - 0.661)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y97.AQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y18.DIBDIL4    net (fanout=3)        0.915   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.707ns (0.792ns logic, 0.915ns route)
                                                          (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.752 - 0.589)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y91.AQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.559   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.578ns (0.019ns logic, 0.559ns route)
                                                          (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.752 - 0.613)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y96.BQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y18.DIBDIL1    net (fanout=3)        0.563   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.691ns (0.128ns logic, 0.563ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.752 - 0.613)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y96.DQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y18.DIBDIL3    net (fanout=3)        0.563   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.691ns (0.128ns logic, 0.563ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<0>/CLK
  Logical resource: E2M/EC/sysACECounter_0/CK
  Location pin: SLICE_X88Y83.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.838ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.602ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.838ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.454   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (2.384ns logic, 1.454ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.529ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.338   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (2.191ns logic, 1.338ns route)
                                                       (62.1% logic, 37.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.888ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.552ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.888ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y91.CQ      Tcko                  0.471   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.464   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (2.424ns logic, 1.464ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.573ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.573ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y91.CQ      Tcko                  0.433   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.347   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (2.226ns logic, 1.347ns route)
                                                       (62.3% logic, 37.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL13), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.740ns (requirement - data path)
  Source:               sysACE_MPDATA<13> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.420ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<13> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    T6.I                    Tiopi                 0.888   sysACE_MPDATA<13>
                                                          sysACE_MPDATA<13>
                                                          E2M/EC/sysACEIO/IOBUF_B13/IBUF
    RAMB36_X3Y18.DIADIL13   net (fanout=1)        1.190   E2M/EC/sysACE_MPDATA_Out<13>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.420ns (1.230ns logic, 1.190ns route)
                                                          (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X90Y91.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X90Y91.A5      net (fanout=2)        0.439   E2M/EC/fromSysACEFifoFull
    SLICE_X90Y91.CLK     Tah         (-Th)     0.197   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.751ns logic, 0.439ns route)
                                                       (63.1% logic, 36.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y91.A6      net (fanout=2)        0.500   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y91.CLK     Tah         (-Th)     0.197   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.751ns logic, 0.500ns route)
                                                       (60.0% logic, 40.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.370ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.650   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.417ns (0.767ns logic, 6.650ns route)
                                                           (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.758ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        5.991   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.758ns (0.767ns logic, 5.991ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1 (SLICE_X100Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.157 - 0.145)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y101.DQ    Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
    SLICE_X100Y101.CX    net (fanout=21)       0.172   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
    SLICE_X100Y101.CLK   Tckdi       (-Th)     0.116   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1-In_f7
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.298ns logic, 0.172ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1 (SLICE_X103Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y95.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0
    SLICE_X103Y95.BX     net (fanout=2)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0
    SLICE_X103Y95.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1 (SLICE_X101Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.123 - 0.114)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y109.BQ    Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1
    SLICE_X101Y109.BX    net (fanout=5)        0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<1>
    SLICE_X101Y109.CLK   Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.202ns logic, 0.294ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y21.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.265ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X93Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y46.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X93Y46.DX      net (fanout=2)        0.813   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X93Y46.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.452ns logic, 0.813ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X91Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y65.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X91Y61.DX      net (fanout=2)        0.597   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X91Y61.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.452ns logic, 0.597ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X85Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y55.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X85Y55.AX      net (fanout=2)        0.493   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X85Y55.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.442ns logic, 0.493ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X92Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y58.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X92Y58.AX      net (fanout=1)        0.281   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X92Y58.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.178ns logic, 0.281ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X95Y65.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y65.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X95Y65.D4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X95Y65.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.219ns logic, 0.333ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X89Y55.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y55.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X89Y55.B4      net (fanout=2)        0.335   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X89Y55.CLK     Tah         (-Th)     0.196   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.218ns logic, 0.335ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.136ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X62Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y58.C1      net (fanout=3)        1.397   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y58.CMUX    Tilo                  0.392   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X62Y60.SR      net (fanout=1)        0.329   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X62Y60.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (1.410ns logic, 1.726ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X63Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y58.B6      net (fanout=3)        0.807   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y58.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X63Y58.A5      net (fanout=1)        0.224   N20
    SLICE_X63Y58.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (0.591ns logic, 1.031ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y58.DX      net (fanout=3)        0.698   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y58.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.473ns logic, 0.698ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y58.DX      net (fanout=3)        0.642   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y58.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.214ns logic, 0.642ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X63Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y58.B6      net (fanout=3)        0.742   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y58.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X63Y58.A5      net (fanout=1)        0.206   N20
    SLICE_X63Y58.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.323ns logic, 0.948ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X62Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y58.C1      net (fanout=3)        1.285   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y58.CMUX    Tilo                  0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X62Y60.SR      net (fanout=1)        0.303   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X62Y60.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.002ns logic, 1.588ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.053ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X101Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y61.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y61.B5      net (fanout=2)        0.402   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y61.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X101Y56.A2     net (fanout=2)        1.410   N4
    SLICE_X101Y56.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y59.B6     net (fanout=13)       0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y59.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y56.CE     net (fanout=4)        0.618   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y56.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (0.961ns logic, 3.092ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X101Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y61.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y61.B5      net (fanout=2)        0.402   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y61.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X101Y56.A2     net (fanout=2)        1.410   N4
    SLICE_X101Y56.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y59.B6     net (fanout=13)       0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y59.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y56.CE     net (fanout=4)        0.618   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y56.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (0.961ns logic, 3.092ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X101Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y61.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y61.B5      net (fanout=2)        0.402   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y61.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X101Y56.A2     net (fanout=2)        1.410   N4
    SLICE_X101Y56.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y59.B6     net (fanout=13)       0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y59.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y56.CE     net (fanout=4)        0.618   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y56.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (0.961ns logic, 3.092ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X92Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X92Y46.DX      net (fanout=1)        0.325   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X92Y46.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.184ns logic, 0.325ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (SLICE_X99Y63.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y61.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y63.C5      net (fanout=2)        0.351   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y63.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7-In1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.219ns logic, 0.351ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X83Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y55.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X83Y53.DX      net (fanout=1)        0.430   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X83Y53.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.195ns logic, 0.430ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.684ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X93Y43.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.504ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.616 - 0.714)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y44.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X93Y43.AX      net (fanout=1)        1.062   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X93Y43.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.442ns logic, 1.062ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X93Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.616 - 0.714)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y44.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X93Y43.CX      net (fanout=1)        1.023   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X93Y43.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.454ns logic, 1.023ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X93Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.616 - 0.714)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y44.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X93Y43.BX      net (fanout=1)        1.021   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X93Y43.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (0.439ns logic, 1.021ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X93Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.647 - 0.596)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y49.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X93Y47.CX      net (fanout=1)        0.419   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X93Y47.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.196ns logic, 0.419ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X92Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.049ns (0.659 - 0.610)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y46.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X92Y44.DX      net (fanout=1)        0.420   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X92Y44.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.203ns logic, 0.420ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X93Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.647 - 0.596)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y49.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X93Y47.DX      net (fanout=1)        0.437   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X93Y47.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.195ns logic, 0.437ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.201ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X89Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y101.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X89Y99.AX      net (fanout=2)        0.759   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X89Y99.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.442ns logic, 0.759ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X89Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y101.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X89Y99.AX      net (fanout=2)        0.698   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X89Y99.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.185ns logic, 0.698ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.115ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X91Y123.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (0.141 - 0.183)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y121.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X91Y123.CX     net (fanout=1)        0.584   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X91Y123.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.454ns logic, 0.584ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X93Y125.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.608 - 0.649)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y125.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X93Y125.DX     net (fanout=1)        0.571   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X93Y125.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.452ns logic, 0.571ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X93Y125.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.608 - 0.649)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y125.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X93Y125.CX     net (fanout=1)        0.550   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X93Y125.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.454ns logic, 0.550ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X90Y124.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.176 - 0.138)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X90Y124.CX     net (fanout=1)        0.288   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X90Y124.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.196ns logic, 0.288ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X90Y124.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.176 - 0.138)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X90Y124.BX     net (fanout=1)        0.302   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X90Y124.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X90Y124.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.176 - 0.138)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X90Y124.DX     net (fanout=1)        0.300   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X90Y124.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.754ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_21 (SLICE_X76Y61.D1), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_6 to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.BQ      Tcko                  0.450   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_6
    SLICE_X49Y66.A2      net (fanout=3)        1.115   E2M/EC/tx_read_len<6>
    SLICE_X49Y66.A       Tilo                  0.094   N895
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X48Y65.C2      net (fanout=1)        0.762   N895
    SLICE_X48Y65.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X64Y73.B2      net (fanout=35)       1.412   E2M/EC/tx_state_and0001
    SLICE_X64Y73.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X77Y61.D3      net (fanout=91)       1.629   E2M/EC/N305
    SLICE_X77Y61.D       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>4
    SLICE_X76Y62.A4      net (fanout=2)        1.025   E2M/EC/tx_header_buffer_dest_add_mux0000<21>4
    SLICE_X76Y62.A       Tilo                  0.094   N886
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW1
    SLICE_X76Y61.D1      net (fanout=1)        0.881   N850
    SLICE_X76Y61.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (0.930ns logic, 6.824ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y60.AQ      Tcko                  0.450   E2M/EC/tx_read_len<0>
                                                       E2M/EC/tx_read_len_1
    SLICE_X60Y73.B1      net (fanout=37)       2.381   E2M/EC/tx_read_len<1>
    SLICE_X60Y73.B       Tilo                  0.094   N412
                                                       E2M/EC/N305_SW0
    SLICE_X64Y73.B1      net (fanout=1)        0.902   N412
    SLICE_X64Y73.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X77Y61.D3      net (fanout=91)       1.629   E2M/EC/N305
    SLICE_X77Y61.D       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>4
    SLICE_X76Y62.A4      net (fanout=2)        1.025   E2M/EC/tx_header_buffer_dest_add_mux0000<21>4
    SLICE_X76Y62.A       Tilo                  0.094   N886
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW1
    SLICE_X76Y61.D1      net (fanout=1)        0.881   N850
    SLICE_X76Y61.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (0.836ns logic, 6.818ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X51Y75.A2      net (fanout=6)        1.845   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X51Y75.A       Tilo                  0.094   N588
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X53Y77.A5      net (fanout=1)        0.509   E2M/EC/tx_state_cmp_eq002770
    SLICE_X53Y77.A       Tilo                  0.094   E2M/EC/tx_readback_after_execute
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X64Y73.B6      net (fanout=22)       0.794   E2M/EC/tx_state_cmp_eq0027
    SLICE_X64Y73.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X77Y61.D3      net (fanout=91)       1.629   E2M/EC/N305
    SLICE_X77Y61.D       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>4
    SLICE_X76Y62.A4      net (fanout=2)        1.025   E2M/EC/tx_header_buffer_dest_add_mux0000<21>4
    SLICE_X76Y62.A       Tilo                  0.094   N886
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW1
    SLICE_X76Y61.D1      net (fanout=1)        0.881   N850
    SLICE_X76Y61.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (0.930ns logic, 6.683ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_69 (SLICE_X73Y77.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_packet_payload_69 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.682ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_6 to E2M/EC/tx_packet_payload_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.BQ      Tcko                  0.450   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_6
    SLICE_X49Y66.A2      net (fanout=3)        1.115   E2M/EC/tx_read_len<6>
    SLICE_X49Y66.A       Tilo                  0.094   N895
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X48Y65.C2      net (fanout=1)        0.762   N895
    SLICE_X48Y65.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X64Y73.B2      net (fanout=35)       1.412   E2M/EC/tx_state_and0001
    SLICE_X64Y73.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X83Y74.A3      net (fanout=91)       1.343   E2M/EC/N305
    SLICE_X83Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_packet_payload_69_mux0000253
    SLICE_X82Y72.A2      net (fanout=1)        0.784   E2M/EC/tx_packet_payload_69_mux0000253
    SLICE_X82Y72.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_packet_payload_69_mux00002157
    SLICE_X73Y77.C1      net (fanout=2)        1.317   E2M/EC/N139
    SLICE_X73Y77.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<69>
                                                       E2M/EC/tx_packet_payload_69_mux000065
                                                       E2M/EC/tx_packet_payload_69
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (0.949ns logic, 6.733ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_69 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_packet_payload_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y60.AQ      Tcko                  0.450   E2M/EC/tx_read_len<0>
                                                       E2M/EC/tx_read_len_1
    SLICE_X60Y73.B1      net (fanout=37)       2.381   E2M/EC/tx_read_len<1>
    SLICE_X60Y73.B       Tilo                  0.094   N412
                                                       E2M/EC/N305_SW0
    SLICE_X64Y73.B1      net (fanout=1)        0.902   N412
    SLICE_X64Y73.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X83Y74.A3      net (fanout=91)       1.343   E2M/EC/N305
    SLICE_X83Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_packet_payload_69_mux0000253
    SLICE_X82Y72.A2      net (fanout=1)        0.784   E2M/EC/tx_packet_payload_69_mux0000253
    SLICE_X82Y72.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_packet_payload_69_mux00002157
    SLICE_X73Y77.C1      net (fanout=2)        1.317   E2M/EC/N139
    SLICE_X73Y77.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<69>
                                                       E2M/EC/tx_packet_payload_69_mux000065
                                                       E2M/EC/tx_packet_payload_69
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (0.855ns logic, 6.727ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_69 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_packet_payload_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X51Y75.A2      net (fanout=6)        1.845   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X51Y75.A       Tilo                  0.094   N588
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X53Y77.A5      net (fanout=1)        0.509   E2M/EC/tx_state_cmp_eq002770
    SLICE_X53Y77.A       Tilo                  0.094   E2M/EC/tx_readback_after_execute
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X64Y73.B6      net (fanout=22)       0.794   E2M/EC/tx_state_cmp_eq0027
    SLICE_X64Y73.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X83Y74.A3      net (fanout=91)       1.343   E2M/EC/N305
    SLICE_X83Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_packet_payload_69_mux0000253
    SLICE_X82Y72.A2      net (fanout=1)        0.784   E2M/EC/tx_packet_payload_69_mux0000253
    SLICE_X82Y72.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_packet_payload_69_mux00002157
    SLICE_X73Y77.C1      net (fanout=2)        1.317   E2M/EC/N139
    SLICE_X73Y77.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<69>
                                                       E2M/EC/tx_packet_payload_69_mux000065
                                                       E2M/EC/tx_packet_payload_69
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (0.949ns logic, 6.592ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X59Y72.D1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.606ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y72.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X41Y71.B1      net (fanout=6)        1.179   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X41Y71.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<1>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X41Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X41Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X41Y74.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X41Y75.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X41Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X41Y77.DMUX    Tcind                 0.402   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X40Y75.B2      net (fanout=2)        1.082   E2M/EC/_sub0001<27>
    SLICE_X40Y75.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X53Y69.A3      net (fanout=6)        1.573   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X53Y69.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X59Y72.D1      net (fanout=11)       1.090   E2M/EC/N55
    SLICE_X59Y72.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (2.682ns logic, 4.924ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y72.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X41Y71.B1      net (fanout=6)        1.179   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X41Y71.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<1>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X41Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X41Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X41Y74.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X41Y75.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X41Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X40Y75.B1      net (fanout=2)        1.042   E2M/EC/_sub0001<26>
    SLICE_X40Y75.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X53Y69.A3      net (fanout=6)        1.573   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X53Y69.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X59Y72.D1      net (fanout=11)       1.090   E2M/EC/N55
    SLICE_X59Y72.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (2.614ns logic, 4.884ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y72.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X41Y71.B1      net (fanout=6)        1.179   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X41Y71.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<1>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X41Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X41Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X41Y74.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X41Y75.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X41Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X41Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X41Y78.DMUX    Tcind                 0.402   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X40Y75.C2      net (fanout=2)        1.104   E2M/EC/_sub0001<31>
    SLICE_X40Y75.CMUX    Topcc                 0.447   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X53Y69.A3      net (fanout=6)        1.573   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X53Y69.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X59Y72.D1      net (fanout=11)       1.090   E2M/EC/N55
    SLICE_X59Y72.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (2.546ns logic, 4.946ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X59Y71.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y72.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X59Y71.D6      net (fanout=2)        0.252   E2M/EC/tx_header_buffer_len<7>
    SLICE_X59Y71.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.219ns logic, 0.252ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_3 (SLICE_X56Y73.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_3 to E2M/EC/tx_header_buffer_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y73.CQ      Tcko                  0.433   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_3
    SLICE_X56Y73.C6      net (fanout=2)        0.277   E2M/EC/tx_header_buffer_len<3>
    SLICE_X56Y73.CLK     Tah         (-Th)     0.217   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<3>100
                                                       E2M/EC/tx_header_buffer_len_3
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.216ns logic, 0.277ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_0 (SLICE_X49Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_read_len_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_read_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y60.DQ      Tcko                  0.414   E2M/EC/tx_read_len<0>
                                                       E2M/EC/tx_read_len_0
    SLICE_X49Y60.D6      net (fanout=37)       0.291   E2M/EC/tx_read_len<0>
    SLICE_X49Y60.CLK     Tah         (-Th)     0.195   E2M/EC/tx_read_len<0>
                                                       E2M/EC/tx_read_len_mux0000<15>139
                                                       E2M/EC/tx_read_len_0
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.219ns logic, 0.291ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.688ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X28Y70.A6      net (fanout=3)        0.314   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X28Y70.A       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y66.CE      net (fanout=1)        0.604   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y66.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.770ns logic, 0.918ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X29Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y71.A6      net (fanout=3)        0.294   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y71.A       Tilo                  0.094   sh/testPUF/mem_din_mux0000<1>31
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X29Y69.CE      net (fanout=1)        0.431   E2M/EC/userLogicReset_not0001
    SLICE_X29Y69.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.498ns (0.773ns logic, 0.725ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X29Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y71.A6      net (fanout=3)        0.271   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y71.A       Tilo                  0.087   sh/testPUF/mem_din_mux0000<1>31
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X29Y69.CE      net (fanout=1)        0.397   E2M/EC/userLogicReset_not0001
    SLICE_X29Y69.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.547ns logic, 0.668ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X28Y70.A6      net (fanout=3)        0.289   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X28Y70.A       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y66.CE      net (fanout=1)        0.556   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y66.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.545ns logic, 0.845ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12319 paths analyzed, 3238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.903ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_39 (SLICE_X48Y89.B3), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_packet_payload_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.903ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_packet_payload_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X62Y86.B1      net (fanout=112)      3.105   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X62Y86.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X47Y100.D6     net (fanout=17)       1.578   E2M/EC/N143
    SLICE_X47Y100.D      Tilo                  0.094   E2M/EC/N308
                                                       E2M/EC/tx_packet_payload_32_mux0000211
    SLICE_X47Y99.C6      net (fanout=8)        0.306   E2M/EC/N308
    SLICE_X47Y99.C       Tilo                  0.094   E2M/EC/tx_packet_payload_53_mux000022
                                                       E2M/EC/tx_packet_payload_39_mux000014_SW0
    SLICE_X47Y96.B2      net (fanout=1)        0.882   N1072
    SLICE_X47Y96.B       Tilo                  0.094   E2M/EC/userRunRegisterSetHistory
                                                       E2M/EC/tx_packet_payload_39_mux000018
    SLICE_X48Y89.B3      net (fanout=1)        1.203   E2M/EC/tx_packet_payload_39_mux000018
    SLICE_X48Y89.CLK     Tas                   0.003   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_39_mux000047
                                                       E2M/EC/tx_packet_payload_39
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (0.829ns logic, 7.074ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_packet_payload_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_packet_payload_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X54Y84.C2      net (fanout=112)      2.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X54Y84.C       Tilo                  0.094   N1023
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X59Y84.A6      net (fanout=1)        0.457   N1023
    SLICE_X59Y84.A       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X47Y96.A6      net (fanout=23)       1.982   E2M/EC/N259
    SLICE_X47Y96.A       Tilo                  0.094   E2M/EC/userRunRegisterSetHistory
                                                       E2M/EC/tx_packet_payload_32_mux0000221
    SLICE_X47Y96.B6      net (fanout=8)        0.169   E2M/EC/N343
    SLICE_X47Y96.B       Tilo                  0.094   E2M/EC/userRunRegisterSetHistory
                                                       E2M/EC/tx_packet_payload_39_mux000018
    SLICE_X48Y89.B3      net (fanout=1)        1.203   E2M/EC/tx_packet_payload_39_mux000018
    SLICE_X48Y89.CLK     Tas                   0.003   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_39_mux000047
                                                       E2M/EC/tx_packet_payload_39
    -------------------------------------------------  ---------------------------
    Total                                      6.651ns (0.829ns logic, 5.822ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_10 (SLICE_X48Y64.D1), 7 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_read_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.901ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_read_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X62Y86.B1      net (fanout=112)      3.105   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X62Y86.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X62Y86.A5      net (fanout=17)       0.284   E2M/EC/N143
    SLICE_X62Y86.A       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_read_len_mux0000<14>2
    SLICE_X48Y76.A3      net (fanout=5)        1.444   E2M/EC/N63
    SLICE_X48Y76.A       Tilo                  0.094   E2M/EC/tx_curr_bytes_left<31>
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X49Y67.A2      net (fanout=46)       1.178   E2M/EC/N4
    SLICE_X49Y67.A       Tilo                  0.094   E2M/EC/N253
                                                       E2M/EC/tx_read_len_mux0000<5>4
    SLICE_X48Y64.D1      net (fanout=1)        1.054   E2M/EC/tx_read_len_mux0000<5>4
    SLICE_X48Y64.CLK     Tas                   0.010   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<5>52
                                                       E2M/EC/tx_read_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.901ns (0.836ns logic, 7.065ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_read_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_read_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y76.A4      net (fanout=21)       1.959   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y76.A       Tilo                  0.094   E2M/EC/N210
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X48Y76.A1      net (fanout=194)      1.416   E2M/tx_ll_dst_rdy_in
    SLICE_X48Y76.A       Tilo                  0.094   E2M/EC/tx_curr_bytes_left<31>
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X49Y67.A2      net (fanout=46)       1.178   E2M/EC/N4
    SLICE_X49Y67.A       Tilo                  0.094   E2M/EC/N253
                                                       E2M/EC/tx_read_len_mux0000<5>4
    SLICE_X48Y64.D1      net (fanout=1)        1.054   E2M/EC/tx_read_len_mux0000<5>4
    SLICE_X48Y64.CLK     Tas                   0.010   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<5>52
                                                       E2M/EC/tx_read_len_10
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (0.742ns logic, 5.607ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_read_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.193ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_read_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y58.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X67Y76.A6      net (fanout=45)       1.803   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X67Y76.A       Tilo                  0.094   E2M/EC/N210
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X48Y76.A1      net (fanout=194)      1.416   E2M/tx_ll_dst_rdy_in
    SLICE_X48Y76.A       Tilo                  0.094   E2M/EC/tx_curr_bytes_left<31>
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X49Y67.A2      net (fanout=46)       1.178   E2M/EC/N4
    SLICE_X49Y67.A       Tilo                  0.094   E2M/EC/N253
                                                       E2M/EC/tx_read_len_mux0000<5>4
    SLICE_X48Y64.D1      net (fanout=1)        1.054   E2M/EC/tx_read_len_mux0000<5>4
    SLICE_X48Y64.CLK     Tas                   0.010   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<5>52
                                                       E2M/EC/tx_read_len_10
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (0.742ns logic, 5.451ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_35 (SLICE_X52Y93.B5), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_packet_payload_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.887ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_packet_payload_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X62Y86.B1      net (fanout=112)      3.105   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X62Y86.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X47Y100.D6     net (fanout=17)       1.578   E2M/EC/N143
    SLICE_X47Y100.D      Tilo                  0.094   E2M/EC/N308
                                                       E2M/EC/tx_packet_payload_32_mux0000211
    SLICE_X47Y99.A1      net (fanout=8)        0.870   E2M/EC/N308
    SLICE_X47Y99.A       Tilo                  0.094   E2M/EC/tx_packet_payload_53_mux000022
                                                       E2M/EC/tx_packet_payload_35_mux000014_SW0
    SLICE_X49Y97.B4      net (fanout=1)        0.925   N1080
    SLICE_X49Y97.B       Tilo                  0.094   E2M/EC/tx_packet_payload_35_mux000018
                                                       E2M/EC/tx_packet_payload_35_mux000018
    SLICE_X52Y93.B5      net (fanout=1)        0.580   E2M/EC/tx_packet_payload_35_mux000018
    SLICE_X52Y93.CLK     Tas                   0.003   E2M/EC/tx_packet_payload<37>
                                                       E2M/EC/tx_packet_payload_35_mux000047
                                                       E2M/EC/tx_packet_payload_35
    -------------------------------------------------  ---------------------------
    Total                                      7.887ns (0.829ns logic, 7.058ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_packet_payload_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_packet_payload_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X54Y84.C2      net (fanout=112)      2.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X54Y84.C       Tilo                  0.094   N1023
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X59Y84.A6      net (fanout=1)        0.457   N1023
    SLICE_X59Y84.A       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X47Y96.A6      net (fanout=23)       1.982   E2M/EC/N259
    SLICE_X47Y96.A       Tilo                  0.094   E2M/EC/userRunRegisterSetHistory
                                                       E2M/EC/tx_packet_payload_32_mux0000221
    SLICE_X49Y97.B2      net (fanout=8)        1.517   E2M/EC/N343
    SLICE_X49Y97.B       Tilo                  0.094   E2M/EC/tx_packet_payload_35_mux000018
                                                       E2M/EC/tx_packet_payload_35_mux000018
    SLICE_X52Y93.B5      net (fanout=1)        0.580   E2M/EC/tx_packet_payload_35_mux000018
    SLICE_X52Y93.CLK     Tas                   0.003   E2M/EC/tx_packet_payload<37>
                                                       E2M/EC/tx_packet_payload_35_mux000047
                                                       E2M/EC/tx_packet_payload_35
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (0.829ns logic, 6.547ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_reset_0_i (SLICE_X103Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/tx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_5 to E2M/emac_ll/tx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y63.BQ     Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    SLICE_X103Y63.AX     net (fanout=1)        0.148   E2M/emac_ll/tx_pre_reset_0_i<5>
    SLICE_X103Y63.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/tx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_5 (SLICE_X55Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_4 (FF)
  Destination:          E2M/delayCtrl0Reset_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_4 to E2M/delayCtrl0Reset_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_4
    SLICE_X55Y68.BX      net (fanout=1)        0.285   E2M/delayCtrl0Reset<4>
    SLICE_X55Y68.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_5
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_1 (SLICE_X84Y111.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_0 to E2M/emac_ll/rx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y111.AQ     Tcko                  0.433   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_0
    SLICE_X84Y111.BX     net (fanout=1)        0.285   E2M/emac_ll/rx_pre_reset_0_i<0>
    SLICE_X84Y111.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19806 paths analyzed, 2036 endpoints analyzed, 16 failing endpoints
 22 timing errors detected. (16 setup errors, 6 hold errors, 0 component switching limit errors)
 Minimum period is 345.651ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test_bit (SLICE_X15Y19.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.815ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.220ns (1.876 - 143.096)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X15Y20.A6      net (fanout=2)        0.991   sh/responseReg<0>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X15Y19.C1      net (fanout=10)       0.889   sh/testPUF/xor_response
    SLICE_X15Y19.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (0.667ns logic, 2.148ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.684ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.221ns (1.876 - 143.097)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X15Y20.A1      net (fanout=2)        0.860   sh/responseReg<2>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X15Y19.C1      net (fanout=10)       0.889   sh/testPUF/xor_response
    SLICE_X15Y19.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.667ns logic, 2.017ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.735ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.153ns (1.876 - 143.029)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X15Y20.A2      net (fanout=2)        0.911   sh/responseReg<4>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X15Y19.C1      net (fanout=10)       0.889   sh/testPUF/xor_response
    SLICE_X15Y19.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.667ns logic, 2.068ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_4 (SLICE_X14Y20.C5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_4 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.507ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.252ns (1.844 - 143.096)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/sum_resp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X15Y20.A6      net (fanout=2)        0.991   sh/responseReg<0>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X14Y20.C5      net (fanout=10)       0.581   sh/testPUF/xor_response
    SLICE_X14Y20.CLK     Tas                   0.029   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<3>1
                                                       sh/testPUF/sum_resp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (0.667ns logic, 1.840ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_4 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.376ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.253ns (1.844 - 143.097)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/sum_resp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X15Y20.A1      net (fanout=2)        0.860   sh/responseReg<2>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X14Y20.C5      net (fanout=10)       0.581   sh/testPUF/xor_response
    SLICE_X14Y20.CLK     Tas                   0.029   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<3>1
                                                       sh/testPUF/sum_resp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.667ns logic, 1.709ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_4 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.427ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.185ns (1.844 - 143.029)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/testPUF/sum_resp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X15Y20.A2      net (fanout=2)        0.911   sh/responseReg<4>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X14Y20.C5      net (fanout=10)       0.581   sh/testPUF/xor_response
    SLICE_X14Y20.CLK     Tas                   0.029   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<3>1
                                                       sh/testPUF/sum_resp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.667ns logic, 1.760ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_3 (SLICE_X15Y19.A6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -80.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.395ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.220ns (1.876 - 143.096)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X15Y20.A6      net (fanout=2)        0.991   sh/responseReg<0>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X15Y19.A6      net (fanout=10)       0.325   sh/testPUF/xor_response
    SLICE_X15Y19.CLK     Tas                   0.173   sh/testPUF/test_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.811ns logic, 1.584ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.264ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.221ns (1.876 - 143.097)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X15Y20.A1      net (fanout=2)        0.860   sh/responseReg<2>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X15Y19.A6      net (fanout=10)       0.325   sh/testPUF/xor_response
    SLICE_X15Y19.CLK     Tas                   0.173   sh/testPUF/test_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.811ns logic, 1.453ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.315ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.153ns (1.876 - 143.029)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X15Y20.A2      net (fanout=2)        0.911   sh/responseReg<4>
    SLICE_X15Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X15Y19.A6      net (fanout=10)       0.325   sh/testPUF/xor_response
    SLICE_X15Y19.CLK     Tas                   0.173   sh/testPUF/test_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.811ns logic, 1.504ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf2/FDC1 (SLICE_X9Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Clock Path Skew:      144.855ns (146.676 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf2/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf2/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X9Y21.D6       net (fanout=60)       1.249   sh/challenge_0_0
    SLICE_X9Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf2/i1<0>
                                                       sh/testPUF/puf_map/picn/puf2/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X9Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf2/i1<0>
    SLICE_X9Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.282ns logic, 1.534ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Skew:      144.855ns (146.676 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf2/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf2/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X9Y21.D5       net (fanout=60)       1.356   sh/challenge_0_0
    SLICE_X9Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf2/i1<0>
                                                       sh/testPUF/puf_map/picn/puf2/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X9Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf2/i1<0>
    SLICE_X9Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.282ns logic, 1.641ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Clock Path Skew:      144.855ns (146.676 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf2/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf2/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X9Y21.D3       net (fanout=60)       1.380   sh/challenge_0_0
    SLICE_X9Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf2/i1<0>
                                                       sh/testPUF/puf_map/picn/puf2/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X9Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf2/i1<0>
    SLICE_X9Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.282ns logic, 1.665ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf1/FDC1 (SLICE_X5Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Clock Path Skew:      144.847ns (146.668 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D6       net (fanout=60)       1.283   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.282ns logic, 1.568ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.908ns (Levels of Logic = 1)
  Clock Path Skew:      144.847ns (146.668 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D4       net (fanout=60)       1.341   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.282ns logic, 1.626ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      144.847ns (146.668 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D5       net (fanout=60)       1.376   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.282ns logic, 1.661ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf3/FDC1 (SLICE_X13Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Skew:      144.848ns (146.669 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D5      net (fanout=60)       1.367   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.282ns logic, 1.652ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.019ns (Levels of Logic = 1)
  Clock Path Skew:      144.848ns (146.669 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D6      net (fanout=60)       1.452   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.282ns logic, 1.737ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.224ns (Levels of Logic = 1)
  Clock Path Skew:      144.848ns (146.669 - 1.821)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D4      net (fanout=60)       1.657   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (0.282ns logic, 1.942ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.805ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Logical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: sh/clk_1
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y19.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y16.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51244 paths analyzed, 1895 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.770ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_2 (SLICE_X50Y44.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.691ns (Levels of Logic = 2)
  Clock Path Skew:      0.549ns (2.566 - 2.017)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X55Y44.B1      net (fanout=36)       3.777   sh/testPUF/test_bit
    SLICE_X55Y44.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X55Y44.A5      net (fanout=2)        0.236   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X55Y44.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.SR      net (fanout=1)        0.493   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.185ns logic, 4.506ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.449 - 0.493)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X54Y45.A1      net (fanout=5)        0.918   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X54Y45.A       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X55Y44.A2      net (fanout=1)        0.742   N83
    SLICE_X55Y44.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.SR      net (fanout=1)        0.493   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.185ns logic, 2.153ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.060ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.449 - 0.493)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X54Y45.A3      net (fanout=5)        0.640   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X54Y45.A       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X55Y44.A2      net (fanout=1)        0.742   N83
    SLICE_X55Y44.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.SR      net (fanout=1)        0.493   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (1.185ns logic, 1.875ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_1 (SLICE_X50Y44.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.689ns (Levels of Logic = 2)
  Clock Path Skew:      0.549ns (2.566 - 2.017)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X55Y44.B1      net (fanout=36)       3.777   sh/testPUF/test_bit
    SLICE_X55Y44.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X55Y44.A5      net (fanout=2)        0.236   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X55Y44.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.SR      net (fanout=1)        0.493   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (1.183ns logic, 4.506ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.336ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.449 - 0.493)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X54Y45.A1      net (fanout=5)        0.918   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X54Y45.A       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X55Y44.A2      net (fanout=1)        0.742   N83
    SLICE_X55Y44.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.SR      net (fanout=1)        0.493   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.183ns logic, 2.153ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.058ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.449 - 0.493)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X54Y45.A3      net (fanout=5)        0.640   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X54Y45.A       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X55Y44.A2      net (fanout=1)        0.742   N83
    SLICE_X55Y44.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.SR      net (fanout=1)        0.493   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X50Y44.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (1.183ns logic, 1.875ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_0 (SLICE_X52Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     57.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.526ns (2.543 - 2.017)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X55Y44.B1      net (fanout=36)       3.777   sh/testPUF/test_bit
    SLICE_X55Y44.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X52Y44.SR      net (fanout=2)        0.467   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X52Y44.CLK     Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (1.085ns logic, 4.244ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test8/cap_0 (SLICE_X41Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test8/cap_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 0)
  Clock Path Skew:      1.083ns (2.959 - 1.876)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test8/cap_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X41Y15.AX      net (fanout=36)       1.152   sh/testPUF/test_bit
    SLICE_X41Y15.CLK     Tckdi       (-Th)     0.229   sh/testPUF/NIST/test8/cap<3>
                                                       sh/testPUF/NIST/test8/cap_0
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.185ns logic, 1.152ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_4 (SLICE_X22Y10.CIN), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Clock Path Skew:      1.205ns (3.081 - 1.876)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y9.C6       net (fanout=36)       0.850   sh/testPUF/test_bit
    SLICE_X22Y9.COUT     Topcyc                0.389   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<2>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)        0.009   sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y10.CLK     Tckcin      (-Th)     0.174   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_4
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.629ns logic, 0.859ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.710ns (Levels of Logic = 2)
  Clock Path Skew:      1.205ns (3.081 - 1.876)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y9.D5       net (fanout=36)       1.100   sh/testPUF/test_bit
    SLICE_X22Y9.COUT     Topcyd                0.361   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<3>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)        0.009   sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y10.CLK     Tckcin      (-Th)     0.174   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_4
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.601ns logic, 1.109ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 2)
  Clock Path Skew:      1.205ns (3.081 - 1.876)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y9.B1       net (fanout=36)       1.388   sh/testPUF/test_bit
    SLICE_X22Y9.COUT     Topcyb                0.461   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<1>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)        0.009   sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y10.CLK     Tckcin      (-Th)     0.174   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_4
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.701ns logic, 1.397ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_ones_0 (SLICE_X1Y15.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Clock Path Skew:      1.271ns (3.147 - 1.876)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test3/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X1Y15.A3       net (fanout=36)       1.343   sh/testPUF/test_bit
    SLICE_X1Y15.CLK      Tah         (-Th)     0.197   sh/testPUF/NIST/test3/count_ones<3>
                                                       sh/testPUF/NIST/test3/Mcount_count_ones_eqn_01
                                                       sh/testPUF/NIST/test3/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.217ns logic, 1.343ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y19.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y16.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.776ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (SLICE_X46Y65.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (1.196 - 1.222)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y60.CQ      Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[14].Ring/Sample
    SLICE_X56Y61.B1      net (fanout=1)        0.889   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<14>
    SLICE_X56Y61.B       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X56Y61.A5      net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X56Y61.A       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X46Y65.A2      net (fanout=1)        1.875   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X46Y65.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.664ns logic, 3.008ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (1.196 - 1.222)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y60.AQ      Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample
    SLICE_X56Y61.B3      net (fanout=1)        0.603   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<12>
    SLICE_X56Y61.B       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X56Y61.A5      net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X56Y61.A       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X46Y65.A2      net (fanout=1)        1.875   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X46Y65.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.664ns logic, 2.722ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[9].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.196 - 1.222)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[9].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.BQ      Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[9].Ring/Sample
    SLICE_X56Y61.A1      net (fanout=1)        0.901   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<9>
    SLICE_X56Y61.A       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X46Y65.A2      net (fanout=1)        1.875   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X46Y65.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.591ns logic, 2.776ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (SLICE_X43Y128.A3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.329 - 1.371)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y128.CQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample
    SLICE_X54Y128.B3     net (fanout=1)        0.595   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<14>
    SLICE_X54Y128.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X54Y128.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
    SLICE_X54Y128.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X43Y128.A3     net (fanout=1)        1.781   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X43Y128.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.685ns logic, 2.621ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.329 - 1.371)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y128.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample
    SLICE_X54Y128.B4     net (fanout=1)        0.525   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<12>
    SLICE_X54Y128.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X54Y128.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
    SLICE_X54Y128.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X43Y128.A3     net (fanout=1)        1.781   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X43Y128.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.685ns logic, 2.551ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[11].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (1.329 - 1.376)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[11].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y127.DQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[11].Ring/Sample
    SLICE_X54Y128.A2     net (fanout=1)        0.777   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<11>
    SLICE_X54Y128.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X43Y128.A3     net (fanout=1)        1.781   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X43Y128.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.591ns logic, 2.558ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (SLICE_X47Y115.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (1.261 - 1.308)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y115.DQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[15].Ring/Sample
    SLICE_X54Y115.B2     net (fanout=1)        0.773   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
    SLICE_X54Y115.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X54Y115.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X54Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y115.B1     net (fanout=1)        1.428   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y115.CLK    Tas                   0.027   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.686ns logic, 2.446ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (1.261 - 1.308)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y115.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample
    SLICE_X54Y115.B4     net (fanout=1)        0.525   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<12>
    SLICE_X54Y115.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X54Y115.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X54Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y115.B1     net (fanout=1)        1.428   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y115.CLK    Tas                   0.027   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.686ns logic, 2.198ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (1.261 - 1.308)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y115.CQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[14].Ring/Sample
    SLICE_X54Y115.B5     net (fanout=1)        0.389   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<14>
    SLICE_X54Y115.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X54Y115.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X54Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y115.B1     net (fanout=1)        1.428   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y115.CLK    Tas                   0.027   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.686ns logic, 2.062ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_4 (SLICE_X18Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_12 (FF)
  Destination:          sh/testPUF/challenge_gen/C_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (1.533 - 1.338)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_12 to sh/testPUF/challenge_gen/C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y99.AQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<15>
                                                       sh/testPUF/challenge_gen/C_12
    SLICE_X18Y101.AX     net (fanout=3)        0.329   sh/testPUF/challenge_gen/C<12>
    SLICE_X18Y101.CLK    Tckdi       (-Th)     0.229   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_4
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.185ns logic, 0.329ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_7 (SLICE_X18Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_15 (FF)
  Destination:          sh/testPUF/challenge_gen/C_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (1.533 - 1.338)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_15 to sh/testPUF/challenge_gen/C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y99.DQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<15>
                                                       sh/testPUF/challenge_gen/C_15
    SLICE_X18Y101.DX     net (fanout=3)        0.431   sh/testPUF/challenge_gen/C<15>
    SLICE_X18Y101.CLK    Tckdi       (-Th)     0.219   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_7
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.195ns logic, 0.431ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X0Y87.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.137 - 0.127)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.AQ       Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample
    SLICE_X0Y87.A6       net (fanout=1)        0.268   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<0>
    SLICE_X0Y87.CLK      Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<26>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_26/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: sh/testPUF/challenge_gen/C<26>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_26/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X8Y96.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|    439.665ns|     32.405ns|           82|           22|         7270|        71210|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|    345.651ns|          N/A|           22|            0|        19806|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     10.770ns|          N/A|            0|            0|        51244|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.776ns|          N/A|            0|            0|          160|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.900(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.191(R)|    3.931(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.810(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.962(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.888(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.083(R)|    3.832(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.894(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.827(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.132(R)|    3.875(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.819(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.734(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.070(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.811(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.843(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.983(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.256(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.206(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |  146.580|         |    4.485|         |
GMII_RX_CLK_0  |    1.201|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.262|         |         |         |
GMII_RX_CLK_0  |    7.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.599|         |         |         |
sysACE_CLK     |    5.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 104  Score: 2796801  (Setup/Max: 1961532, Hold: 835269)

Constraints cover 269967 paths, 0 nets, and 31268 connections

Design statistics:
   Minimum period: 439.665ns{1}   (Maximum frequency:   2.274MHz)
   Maximum path delay from/to any node:   7.903ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 18 06:05:19 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 574 MB



