Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 11 16:13:20 2024
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_example_timing_summary_routed.rpt -pb UART_example_timing_summary_routed.pb -rpx UART_example_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_example
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.008        0.000                      0                  294        0.154        0.000                      0                  294        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.008        0.000                      0                  294        0.154        0.000                      0                  294        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.906ns (43.253%)  route 2.501ns (56.747%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.238     9.734    u2/cnt[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.604    15.027    u2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.742    u2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.906ns (43.253%)  route 2.501ns (56.747%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.238     9.734    u2/cnt[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.604    15.027    u2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.742    u2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.906ns (43.253%)  route 2.501ns (56.747%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.238     9.734    u2/cnt[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.604    15.027    u2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.742    u2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.906ns (43.253%)  route 2.501ns (56.747%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.238     9.734    u2/cnt[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.604    15.027    u2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  u2/cnt_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.742    u2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.906ns (43.285%)  route 2.497ns (56.715%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.235     9.731    u2/cnt[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[4]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.768    u2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.906ns (43.285%)  route 2.497ns (56.715%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.235     9.731    u2/cnt[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[5]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.768    u2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.906ns (43.285%)  route 2.497ns (56.715%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.235     9.731    u2/cnt[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[6]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.768    u2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.906ns (43.285%)  route 2.497ns (56.715%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.235     9.731    u2/cnt[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.768    u2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.906ns (44.715%)  route 2.357ns (55.285%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.094     9.590    u2/cnt[0]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  u2/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    u2/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  u2/cnt_reg[10]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    14.743    u2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 u2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.906ns (44.715%)  route 2.357ns (55.285%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    u2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  u2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.951     6.797    u2/cnt_reg[7]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  u2/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.921    u2/cnt1_carry_i_6_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  u2/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    u2/cnt1_carry_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  u2/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.585    u2/cnt1_carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  u2/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.699    u2/cnt1_carry__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 f  u2/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.311     8.167    u2/cnt1
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.329     8.496 r  u2/cnt[0]_i_1/O
                         net (fo=32, routed)          1.094     9.590    u2/cnt[0]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  u2/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    u2/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  u2/cnt_reg[11]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    14.743    u2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u1/CORE/TX/TBR_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/CORE/TX/TSR_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.598     1.517    u1/CORE/TX/clk_IBUF_BUFG
    SLICE_X2Y106         FDPE                                         r  u1/CORE/TX/TBR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  u1/CORE/TX/TBR_reg[2]/Q
                         net (fo=1, routed)           0.050     1.732    u1/CORE/TX/TBR[2]
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.045     1.777 r  u1/CORE/TX/TSR[4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    u1/CORE/TX/p_1_in[4]
    SLICE_X3Y106         FDPE                                         r  u1/CORE/TX/TSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.871     2.036    u1/CORE/TX/clk_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  u1/CORE/TX/TSR_reg[4]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X3Y106         FDPE (Hold_fdpe_C_D)         0.092     1.622    u1/CORE/TX/TSR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u1/UP/dout_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/UP/data_buf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.225%)  route 0.114ns (44.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.598     1.517    u1/UP/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  u1/UP/dout_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u1/UP/dout_ext_reg[2]/Q
                         net (fo=2, routed)           0.114     1.773    u1/UP/dout_ext_reg[7]_0[2]
    SLICE_X0Y105         FDCE                                         r  u1/UP/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.871     2.036    u1/UP/clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  u1/UP/data_buf_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.070     1.603    u1/UP/data_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u1/UP/dout_ext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/UP/data_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.921%)  route 0.116ns (45.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.598     1.517    u1/UP/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  u1/UP/dout_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u1/UP/dout_ext_reg[0]/Q
                         net (fo=2, routed)           0.116     1.774    u1/UP/dout_ext_reg[7]_0[0]
    SLICE_X0Y104         FDCE                                         r  u1/UP/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.871     2.036    u1/UP/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  u1/UP/data_buf_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.070     1.603    u1/UP/data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u1/CORE/RX/FSM_onehot_curr_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/CORE/RX/FSM_onehot_curr_st_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.597     1.516    u1/CORE/RX/clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  u1/CORE/RX/FSM_onehot_curr_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u1/CORE/RX/FSM_onehot_curr_st_reg[2]/Q
                         net (fo=4, routed)           0.129     1.787    u1/CORE/RX/FSM_onehot_curr_st_reg_n_0_[2]
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  u1/CORE/RX/FSM_onehot_curr_st[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u1/CORE/RX/FSM_onehot_curr_st[3]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  u1/CORE/RX/FSM_onehot_curr_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     2.033    u1/CORE/RX/clk_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  u1/CORE/RX/FSM_onehot_curr_st_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.121     1.653    u1/CORE/RX/FSM_onehot_curr_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u1/CORE/RX/FSM_onehot_curr_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/CORE/RX/SampleCnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.597     1.516    u1/CORE/RX/clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  u1/CORE/RX/FSM_onehot_curr_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u1/CORE/RX/FSM_onehot_curr_st_reg[2]/Q
                         net (fo=4, routed)           0.129     1.787    u1/CORE/RX/FSM_onehot_curr_st_reg_n_0_[2]
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  u1/CORE/RX/SampleCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u1/CORE/RX/SampleCnt[0]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  u1/CORE/RX/SampleCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     2.033    u1/CORE/RX/clk_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  u1/CORE/RX/SampleCnt_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.121     1.653    u1/CORE/RX/SampleCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u1/CORE/dataout_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/UP/dout_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.190ns (56.358%)  route 0.147ns (43.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.597     1.516    u1/CORE/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  u1/CORE/dataout_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u1/CORE/dataout_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.147     1.805    u1/CORE/dataout_tristate_oe_reg_n_0_[3]
    SLICE_X3Y104         LUT2 (Prop_lut2_I0_O)        0.049     1.854 r  u1/CORE/dout_ext[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    u1/UP/D[3]
    SLICE_X3Y104         FDCE                                         r  u1/UP/dout_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.871     2.036    u1/UP/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  u1/UP/dout_ext_reg[3]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.107     1.663    u1/UP/dout_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u1/CORE/TX/FSM_sequential_curr_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/CORE/TX/BitCnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.417%)  route 0.150ns (44.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.597     1.516    u1/CORE/TX/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  u1/CORE/TX/FSM_sequential_curr_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u1/CORE/TX/FSM_sequential_curr_st_reg[0]/Q
                         net (fo=21, routed)          0.150     1.807    u1/CORE/TX/Q[0]
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.045     1.852 r  u1/CORE/TX/BitCnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    u1/CORE/TX/p_0_in__0__0[0]
    SLICE_X6Y106         FDCE                                         r  u1/CORE/TX/BitCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     2.033    u1/CORE/TX/clk_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  u1/CORE/TX/BitCnt_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.121     1.650    u1/CORE/TX/BitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u1/UP/dout_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/UP/data_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.598     1.517    u1/UP/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  u1/UP/dout_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u1/UP/dout_ext_reg[1]/Q
                         net (fo=2, routed)           0.104     1.749    u1/UP/dout_ext_reg[7]_0[1]
    SLICE_X0Y104         FDCE                                         r  u1/UP/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.871     2.036    u1/UP/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  u1/UP/data_buf_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.012     1.545    u1/UP/data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u1/UP/data_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/CORE/TX/TBR_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.671%)  route 0.131ns (41.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.598     1.517    u1/UP/clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  u1/UP/data_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u1/UP/data_buf_reg[5]/Q
                         net (fo=1, routed)           0.131     1.789    u1/UP/data_buf[5]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  u1/UP/scale_terminal_val[13]_i_1/O
                         net (fo=4, routed)           0.000     1.834    u1/CORE/TX/TBR_reg[7]_0[5]
    SLICE_X3Y105         FDPE                                         r  u1/CORE/TX/TBR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.871     2.036    u1/CORE/TX/clk_IBUF_BUFG
    SLICE_X3Y105         FDPE                                         r  u1/CORE/TX/TBR_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y105         FDPE (Hold_fdpe_C_D)         0.092     1.625    u1/CORE/TX/TBR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u1/CORE/RX/RSR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/CORE/RX/RBReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.864%)  route 0.131ns (48.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.597     1.516    u1/CORE/RX/clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  u1/CORE/RX/RSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u1/CORE/RX/RSR_reg[3]/Q
                         net (fo=3, routed)           0.131     1.788    u1/CORE/RX/p_4_in
    SLICE_X4Y106         FDCE                                         r  u1/CORE/RX/RBReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     2.033    u1/CORE/RX/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  u1/CORE/RX/RBReg_reg[3]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y106         FDCE (Hold_fdce_C_D)         0.047     1.576    u1/CORE/RX/RBReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    dout_ext_reg[7]_i_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    u1/CORE/CLK/scale_cnt_rx_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    u1/CORE/CLK/scale_cnt_rx_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    u1/CORE/CLK/scale_cnt_rx_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    u1/CORE/CLK/scale_cnt_rx_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    u1/CORE/CLK/scale_cnt_rx_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    u1/CORE/CLK/scale_cnt_rx_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    u1/CORE/CLK/scale_cnt_rx_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    u1/CORE/CLK/scale_cnt_rx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106    u1/CORE/CLK/scale_cnt_tx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106    u1/CORE/CLK/scale_cnt_tx_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106    u1/CORE/CLK/scale_cnt_tx_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    u1/CORE/CLK/scale_terminal_val_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    u1/CORE/CLK/scale_terminal_val_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    u1/CORE/CLK/scale_terminal_val_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    u1/CORE/CLK/scale_terminal_val_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    u1/CORE/CLK/scale_terminal_val_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    u1/CORE/RX/BitCnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    u1/CORE/RX/BitCnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    dout_ext_reg[7]_i_2/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    dout_ext_reg[7]_i_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    u1/CORE/CLK/scale_cnt_rx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    u1/CORE/CLK/scale_cnt_rx_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    u1/CORE/CLK/scale_cnt_rx_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    u1/CORE/CLK/scale_cnt_rx_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    u1/CORE/CLK/scale_cnt_rx_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    u1/CORE/CLK/scale_cnt_rx_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    u1/CORE/CLK/scale_cnt_rx_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    u1/CORE/CLK/scale_cnt_rx_reg[2]/C



