Analysis & Synthesis report for SpriteMem
Mon Nov 17 16:34:48 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Source assignments for SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 10. Source assignments for SpriteRAM:sprite_memory[1].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 11. Source assignments for SpriteRAM:sprite_memory[2].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 12. Source assignments for SpriteRAM:sprite_memory[3].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 13. Source assignments for SpriteRAM:sprite_memory[4].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 14. Source assignments for SpriteRAM:sprite_memory[5].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 15. Source assignments for SpriteRAM:sprite_memory[6].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 16. Source assignments for SpriteRAM:sprite_memory[7].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated
 17. Parameter Settings for User Entity Instance: W_H_Mux:InfoWidthMux|lpm_mux:lpm_mux_component
 18. Parameter Settings for User Entity Instance: W_H_Mux:InfoHeightMux|lpm_mux:lpm_mux_component
 19. Parameter Settings for User Entity Instance: AStep_Mux:AnimStepsMux|lpm_mux:lpm_mux_component
 20. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[1].MEM0|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[2].MEM0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[3].MEM0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[4].MEM0|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[5].MEM0|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[6].MEM0|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[7].MEM0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component
 29. Analysis & Synthesis Equations
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 17 16:34:48 2008        ;
; Quartus II Version                 ; 8.0 Build 231 07/10/2008 SP 1 SJ Web Edition ;
; Revision Name                      ; SpriteMem                                    ;
; Top-level Entity Name              ; SpriteMem                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 46                                           ;
;     Total combinational functions  ; 46                                           ;
;     Dedicated logic registers      ; 0                                            ;
; Total registers                    ; 0                                            ;
; Total pins                         ; 39                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 294,912                                      ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; SpriteMem          ; SpriteMem          ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; W_H_Mux.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/W_H_Mux.v              ;
; SpriteRAM.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/SpriteRAM.v            ;
; SpriteMem.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/SpriteMem.v            ;
; AStep_Mux.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/AStep_Mux.v            ;
; DataOut_Mux.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/DataOut_Mux.v          ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                        ;
; aglobal80.inc                    ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/aglobal80.inc                                                                      ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/muxlut.inc                                                                         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/bypassff.inc                                                                       ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/altshift.inc                                                                       ;
; db/mux_1nc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/db/mux_1nc.tdf         ;
; db/mux_vmc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/db/mux_vmc.tdf         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/altrom.inc                                                                         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/altram.inc                                                                         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/altqpram.inc                                                                       ;
; db/altsyncram_gvd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/db/altsyncram_gvd1.tdf ;
; db/mux_5nc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/db/mux_5nc.tdf         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 46     ;
;                                             ;        ;
; Total combinational functions               ; 46     ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 36     ;
;     -- 3 input functions                    ; 9      ;
;     -- <=2 input functions                  ; 1      ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 46     ;
;     -- arithmetic mode                      ; 0      ;
;                                             ;        ;
; Total registers                             ; 0      ;
;     -- Dedicated logic registers            ; 0      ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 39     ;
; Total memory bits                           ; 294912 ;
; Maximum fan-out node                        ; ~GND   ;
; Maximum fan-out                             ; 72     ;
; Total fan-out                               ; 1188   ;
; Average fan-out                             ; 7.57   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; |SpriteMem                                ; 46 (1)            ; 0 (0)        ; 294912      ; 0            ; 0       ; 0         ; 39   ; 0            ; |SpriteMem                                                                                                ; work         ;
;    |DataOut_Mux:ColorMux|                 ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|DataOut_Mux:ColorMux                                                                           ; work         ;
;       |lpm_mux:lpm_mux_component|         ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component                                                 ; work         ;
;          |mux_5nc:auto_generated|         ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component|mux_5nc:auto_generated                          ; work         ;
;    |SpriteRAM:sprite_memory[0].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[0].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
;    |SpriteRAM:sprite_memory[1].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[1].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[1].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[1].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
;    |SpriteRAM:sprite_memory[2].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[2].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[2].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[2].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
;    |SpriteRAM:sprite_memory[3].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[3].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[3].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[3].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
;    |SpriteRAM:sprite_memory[4].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[4].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[4].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[4].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
;    |SpriteRAM:sprite_memory[5].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[5].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[5].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[5].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
;    |SpriteRAM:sprite_memory[6].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[6].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[6].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[6].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
;    |SpriteRAM:sprite_memory[7].MEM0|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[7].MEM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[7].MEM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SpriteMem|SpriteRAM:sprite_memory[7].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
; SpriteRAM:sprite_memory[1].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
; SpriteRAM:sprite_memory[2].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
; SpriteRAM:sprite_memory[3].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
; SpriteRAM:sprite_memory[4].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
; SpriteRAM:sprite_memory[5].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
; SpriteRAM:sprite_memory[6].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
; SpriteRAM:sprite_memory[7].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 9            ; --           ; --           ; 36864 ; None ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[1].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[2].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[3].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[4].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[5].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[6].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpriteRAM:sprite_memory[7].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: W_H_Mux:InfoWidthMux|lpm_mux:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                  ;
+------------------------+------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 5          ; Signed Integer                                        ;
; LPM_SIZE               ; 8          ; Signed Integer                                        ;
; LPM_WIDTHS             ; 3          ; Signed Integer                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                               ;
; CBXI_PARAMETER         ; mux_1nc    ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                               ;
+------------------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: W_H_Mux:InfoHeightMux|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                   ;
+------------------------+------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 5          ; Signed Integer                                         ;
; LPM_SIZE               ; 8          ; Signed Integer                                         ;
; LPM_WIDTHS             ; 3          ; Signed Integer                                         ;
; LPM_PIPELINE           ; 0          ; Untyped                                                ;
; CBXI_PARAMETER         ; mux_1nc    ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                ;
+------------------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AStep_Mux:AnimStepsMux|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                    ;
+------------------------+------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 3          ; Signed Integer                                          ;
; LPM_SIZE               ; 8          ; Signed Integer                                          ;
; LPM_WIDTHS             ; 3          ; Signed Integer                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                                 ;
; CBXI_PARAMETER         ; mux_vmc    ; Untyped                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                 ;
+------------------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[1].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[2].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[3].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[4].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[5].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[6].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpriteRAM:sprite_memory[7].MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; sprite_ram_mif_0.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                  ;
+------------------------+------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 9          ; Signed Integer                                        ;
; LPM_SIZE               ; 8          ; Signed Integer                                        ;
; LPM_WIDTHS             ; 3          ; Signed Integer                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                               ;
; CBXI_PARAMETER         ; mux_5nc    ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                               ;
+------------------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/SpriteMem/SpriteMem.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 17 16:34:44 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpriteMem -c SpriteMem
Info: Found 1 design units, including 1 entities, in source file W_H_Mux.v
    Info: Found entity 1: W_H_Mux
Info: Found 1 design units, including 1 entities, in source file SpriteRAM.v
    Info: Found entity 1: SpriteRAM
Info: Found 1 design units, including 1 entities, in source file nBitRegister.v
    Info: Found entity 1: nBitRegister
Info: Found 1 design units, including 1 entities, in source file SpriteMem.v
    Info: Found entity 1: SpriteMem
Info: Found 2 design units, including 2 entities, in source file TriState.v
    Info: Found entity 1: NBitTristate
    Info: Found entity 2: Tristate
Info: Found 1 design units, including 1 entities, in source file TristateRegBlock.v
    Info: Found entity 1: TristateRegBlock
Info: Found 1 design units, including 1 entities, in source file AStep_Mux.v
    Info: Found entity 1: AStep_Mux
Info: Found 1 design units, including 1 entities, in source file DataOut_Mux.v
    Info: Found entity 1: DataOut_Mux
Critical Warning (10846): Verilog HDL Instantiation warning at TriState.v(11): instance has no name
Info: Elaborating entity "SpriteMem" for the top level hierarchy
Info: Elaborating entity "W_H_Mux" for hierarchy "W_H_Mux:InfoWidthMux"
Info: Elaborating entity "lpm_mux" for hierarchy "W_H_Mux:InfoWidthMux|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "W_H_Mux:InfoWidthMux|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "W_H_Mux:InfoWidthMux|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "8"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_widths" = "3"
Info: Found 1 design units, including 1 entities, in source file db/mux_1nc.tdf
    Info: Found entity 1: mux_1nc
Info: Elaborating entity "mux_1nc" for hierarchy "W_H_Mux:InfoWidthMux|lpm_mux:lpm_mux_component|mux_1nc:auto_generated"
Info: Elaborating entity "AStep_Mux" for hierarchy "AStep_Mux:AnimStepsMux"
Info: Elaborating entity "lpm_mux" for hierarchy "AStep_Mux:AnimStepsMux|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "AStep_Mux:AnimStepsMux|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "AStep_Mux:AnimStepsMux|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "8"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "3"
    Info: Parameter "lpm_widths" = "3"
Info: Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf
    Info: Found entity 1: mux_vmc
Info: Elaborating entity "mux_vmc" for hierarchy "AStep_Mux:AnimStepsMux|lpm_mux:lpm_mux_component|mux_vmc:auto_generated"
Info: Elaborating entity "SpriteRAM" for hierarchy "SpriteRAM:sprite_memory[0].MEM0"
Info: Elaborating entity "altsyncram" for hierarchy "SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "sprite_ram_mif_0.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "9"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gvd1.tdf
    Info: Found entity 1: altsyncram_gvd1
Info: Elaborating entity "altsyncram_gvd1" for hierarchy "SpriteRAM:sprite_memory[0].MEM0|altsyncram:altsyncram_component|altsyncram_gvd1:auto_generated"
Info: Elaborating entity "DataOut_Mux" for hierarchy "DataOut_Mux:ColorMux"
Info: Elaborating entity "lpm_mux" for hierarchy "DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "8"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_widths" = "3"
Info: Found 1 design units, including 1 entities, in source file db/mux_5nc.tdf
    Info: Found entity 1: mux_5nc
Info: Elaborating entity "mux_5nc" for hierarchy "DataOut_Mux:ColorMux|lpm_mux:lpm_mux_component|mux_5nc:auto_generated"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Width[0]" is stuck at GND
    Warning (13410): Pin "Width[1]" is stuck at GND
    Warning (13410): Pin "Width[2]" is stuck at GND
    Warning (13410): Pin "Width[3]" is stuck at GND
    Warning (13410): Pin "Width[4]" is stuck at VCC
    Warning (13410): Pin "Height[0]" is stuck at GND
    Warning (13410): Pin "Height[1]" is stuck at GND
    Warning (13410): Pin "Height[2]" is stuck at GND
    Warning (13410): Pin "Height[3]" is stuck at GND
    Warning (13410): Pin "Height[4]" is stuck at VCC
    Warning (13410): Pin "AnimSteps[0]" is stuck at GND
    Warning (13410): Pin "AnimSteps[1]" is stuck at GND
    Warning (13410): Pin "AnimSteps[2]" is stuck at GND
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Resetn"
Info: Implemented 157 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 22 output pins
    Info: Implemented 46 logic cells
    Info: Implemented 72 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Mon Nov 17 16:34:48 2008
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


