#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Feb 09 12:30:56 2020
# Process ID: 6908
# Current directory: C:/Users/carlo/Downloads/lab_3/project_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4540 C:\Users\carlo\Downloads\lab_3\project_3_1\project_3_1.xpr
# Log file: C:/Users/carlo/Downloads/lab_3/project_3_1/vivado.log
# Journal file: C:/Users/carlo/Downloads/lab_3/project_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carlo/Downloads/lab_3/project_3_1/project_3_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/port3116/Desktop/lab_3/project_3_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 848.676 ; gain = 180.770
save_project_as project_3_3 C:/Users/carlo/Downloads/lab_3/project_3_3 -force
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'ECE-BEL215-15' and cannot be killed from host 'DESKTOP-4INRPJ4'

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'ECE-BEL215-15' and cannot be killed from host 'DESKTOP-4INRPJ4'
2. Process appears to be on host 'ECE-BEL215-15' and cannot be killed from host 'DESKTOP-4INRPJ4'

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Sun Feb 09 13:17:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Sun Feb 09 13:20:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_core' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_core_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_core_behav xil_defaultlib.gcd_core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_core_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_core_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:26:54 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_core_behav -key {Behavioral:sim_1:Functional:gcd_core} -tclbatch {gcd_core.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_core.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_core_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 916.563 ; gain = 0.000
set_property top gcd_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:28:15 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:37]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:37]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:33]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:34]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:34:12 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:35:00 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:37:20 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:33]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:34]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:36]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:40]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:42]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:42]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:39:12 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:41:16 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:43:16 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = 
$finish called at time : 450 ns : File "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 13:44:39 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0 Current State = 
$finish called at time : 450 ns : File "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 960.473 ; gain = 0.000
add_bp {C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv} 91
remove_bps -file {C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv} -line 91
add_bp {C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv} 91
remove_bps -file {C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv} -line 91
create_wave_config
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Sun Feb 09 13:54:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Sun Feb 09 13:57:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Sun Feb 09 13:59:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Sun Feb 09 14:01:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 14:03:00 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0 Current State = 
$finish called at time : 450 ns : File "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 14:05:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0 Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 14:06:46 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0 Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 14:08:30 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0 Current State = 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-858] illegal recursive design instantiation, instance name uut [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 14:11:52 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0 Current State = 
$finish called at time : 1 us : File "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 14:13:27 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0 Current State = 
$finish called at time : 1 us : File "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 960.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable gcd_core_result might have multiple concurrent drivers [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable gcd_core_result might have multiple concurrent drivers [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/gcd_core_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav/xsim.dir/gcd_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 09 14:19:05 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
