----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    22:10:35 02/22/2009 
-- Design Name: 
-- Module Name:    Hexal_7-Seg_DEC - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity BCD_7Seg_DEC is
    Port ( bcd : in  STD_LOGIC_VECTOR(3 downto 0);
           seg: out std_logic_vector(6 downto 0));
end BCD_7Seg_DEC;

architecture Behavioral of BCD_7Seg_DEC is
signal aux : std_logic_vector (2 downto 0);
begin
	process(bcd)
	begin
		case bcd is
			when "0000" => seg <= "0000001";
			when "0001" => seg <= "1001111";
			when "0010" => seg <= "0010010";
			when "0011" => seg <= "0000110";
			when "0100" => seg <= "1001100";
			when "0101" => seg <= "0100100";
			when "0110" => seg <= "0100000";
			when "0111" => seg <= "0001111";
			when "1000" => seg <= "0000000";
			when "1001" => seg <= "0001100";
			when others => seg <= "0011010";
		end case;
	end process;
end Behavioral;

