<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem2" VarName="dout" LoopLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;32, 16, 1920, 1080, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;22&gt;&amp;)" Length="variable" Direction="write" AccessID="dout2seq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1384:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1555200 has been inferred" BundleName="gmem0,gmem1" VarName="din" LoopLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" ParentFunc="xf::cv::MMIterIn&lt;32, 16, 1920, 1080, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, int, int, int, int) (.106)" Length="1555200" Direction="read" AccessID="din1seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="dout" LoopLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;32, 16, 1920, 1080, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;22&gt;&amp;)" OrigID="dout2seq" OrigAccess-DebugLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0,gmem1" VarName="din" LoopLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" ParentFunc="xf::cv::MMIterIn&lt;32, 16, 1920, 1080, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, int, int, int, int) (.106)" OrigID="din1seq" OrigAccess-DebugLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1555200 and bit width 32 in loop 'VITIS_LOOP_1021_1'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" Length="1555200" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'MMIterOutLoop2'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

