11:28:16 INFO  : Registering command handlers for SDK TCF services
11:28:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\HDL_projects_git\bram_update\bram_update.sdk\temp_xsdb_launch_script.tcl
11:28:20 INFO  : XSCT server has started successfully.
11:28:24 INFO  : Successfully done setting XSCT server connection channel  
11:28:24 INFO  : Processing command line option -hwspec C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper.hdf.
11:28:24 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
11:28:24 INFO  : Successfully done setting SDK workspace  
11:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
11:35:41 INFO  : 'fpga -state' command is executed.
11:35:45 INFO  : Memory regions updated for context APU
11:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
11:36:04 INFO  : 'jtag frequency' command is executed.
11:36:04 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:04 INFO  : Context for 'APU' is selected.
11:36:05 INFO  : System reset is completed.
11:36:08 INFO  : 'after 3000' command is executed.
11:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
11:36:10 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:10 INFO  : Context for 'APU' is selected.
11:36:10 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:10 INFO  : Context for 'APU' is selected.
11:36:11 INFO  : 'ps7_init' command is executed.
11:36:11 INFO  : 'ps7_post_config' command is executed.
11:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:11 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:11 INFO  : Memory regions updated for context APU
11:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:11 INFO  : 'con' command is executed.
11:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

11:36:11 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
13:09:09 INFO  : Disconnected from the channel tcfchan#1.
13:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
13:09:10 INFO  : 'jtag frequency' command is executed.
13:09:10 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:10 INFO  : Context for 'APU' is selected.
13:09:11 INFO  : System reset is completed.
13:09:14 INFO  : 'after 3000' command is executed.
13:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
13:09:16 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
13:09:16 INFO  : Context for 'APU' is selected.
13:09:19 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:19 INFO  : Context for 'APU' is selected.
13:09:20 INFO  : 'ps7_init' command is executed.
13:09:20 INFO  : 'ps7_post_config' command is executed.
13:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:20 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:20 INFO  : Memory regions updated for context APU
13:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:20 INFO  : 'con' command is executed.
13:09:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

13:09:20 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
13:21:14 INFO  : Disconnected from the channel tcfchan#2.
13:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
13:21:15 INFO  : 'jtag frequency' command is executed.
13:21:15 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:15 INFO  : Context for 'APU' is selected.
13:21:15 INFO  : System reset is completed.
13:21:18 INFO  : 'after 3000' command is executed.
13:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
13:21:21 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
13:21:21 INFO  : Context for 'APU' is selected.
13:21:23 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:23 INFO  : Context for 'APU' is selected.
13:21:24 INFO  : 'ps7_init' command is executed.
13:21:24 INFO  : 'ps7_post_config' command is executed.
13:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:24 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:24 INFO  : Memory regions updated for context APU
13:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:24 INFO  : 'con' command is executed.
13:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

13:21:24 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
13:29:05 INFO  : Disconnected from the channel tcfchan#3.
13:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
13:29:06 INFO  : 'jtag frequency' command is executed.
13:29:06 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:06 INFO  : Context for 'APU' is selected.
13:29:06 INFO  : System reset is completed.
13:29:09 INFO  : 'after 3000' command is executed.
13:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
13:29:12 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
13:29:12 INFO  : Context for 'APU' is selected.
13:29:14 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:14 INFO  : Context for 'APU' is selected.
13:29:15 INFO  : 'ps7_init' command is executed.
13:29:15 INFO  : 'ps7_post_config' command is executed.
13:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:15 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:15 INFO  : Memory regions updated for context APU
13:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:15 INFO  : 'con' command is executed.
13:29:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

13:29:15 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
13:29:47 INFO  : Disconnected from the channel tcfchan#4.
13:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
13:29:49 INFO  : 'jtag frequency' command is executed.
13:29:49 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:49 INFO  : Context for 'APU' is selected.
13:29:49 INFO  : System reset is completed.
13:29:52 INFO  : 'after 3000' command is executed.
13:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
13:29:54 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
13:29:54 INFO  : Context for 'APU' is selected.
13:29:57 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:57 INFO  : Context for 'APU' is selected.
13:29:58 INFO  : 'ps7_init' command is executed.
13:29:58 INFO  : 'ps7_post_config' command is executed.
13:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:58 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:58 INFO  : Memory regions updated for context APU
13:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:58 INFO  : 'con' command is executed.
13:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

13:29:58 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
13:43:27 INFO  : Disconnected from the channel tcfchan#5.
13:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
13:43:28 INFO  : 'jtag frequency' command is executed.
13:43:28 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:28 INFO  : Context for 'APU' is selected.
13:43:28 INFO  : System reset is completed.
13:43:31 INFO  : 'after 3000' command is executed.
13:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
13:43:34 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
13:43:34 INFO  : Context for 'APU' is selected.
13:43:36 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:36 INFO  : Context for 'APU' is selected.
13:43:37 INFO  : 'ps7_init' command is executed.
13:43:37 INFO  : 'ps7_post_config' command is executed.
13:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:37 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:37 INFO  : Memory regions updated for context APU
13:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:37 INFO  : 'con' command is executed.
13:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

13:43:37 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
13:57:50 INFO  : Disconnected from the channel tcfchan#6.
13:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
13:57:52 INFO  : 'jtag frequency' command is executed.
13:57:52 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:52 INFO  : Context for 'APU' is selected.
13:57:52 INFO  : System reset is completed.
13:57:55 INFO  : 'after 3000' command is executed.
13:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
13:57:57 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
13:57:58 INFO  : Context for 'APU' is selected.
13:58:00 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:00 INFO  : Context for 'APU' is selected.
13:58:01 INFO  : 'ps7_init' command is executed.
13:58:01 INFO  : 'ps7_post_config' command is executed.
13:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:01 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:01 INFO  : Memory regions updated for context APU
13:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:01 INFO  : 'con' command is executed.
13:58:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

13:58:01 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
14:07:31 INFO  : Disconnected from the channel tcfchan#7.
14:07:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
14:08:06 INFO  : 'jtag frequency' command is executed.
14:08:06 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:06 INFO  : Context for 'APU' is selected.
14:08:06 INFO  : System reset is completed.
14:08:09 INFO  : 'after 3000' command is executed.
14:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
14:08:13 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
14:08:13 INFO  : Context for 'APU' is selected.
14:08:16 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:16 INFO  : Context for 'APU' is selected.
14:08:17 INFO  : 'ps7_init' command is executed.
14:08:17 INFO  : 'ps7_post_config' command is executed.
14:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:17 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:17 INFO  : Memory regions updated for context APU
14:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:17 INFO  : 'con' command is executed.
14:08:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

14:08:17 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
14:25:31 INFO  : Disconnected from the channel tcfchan#8.
14:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
14:25:32 INFO  : 'jtag frequency' command is executed.
14:25:32 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:32 INFO  : Context for 'APU' is selected.
14:25:32 INFO  : System reset is completed.
14:25:35 INFO  : 'after 3000' command is executed.
14:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
14:25:38 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
14:25:38 INFO  : Context for 'APU' is selected.
14:25:41 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:41 INFO  : Context for 'APU' is selected.
14:25:41 INFO  : 'ps7_init' command is executed.
14:25:41 INFO  : 'ps7_post_config' command is executed.
14:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:41 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:41 INFO  : Memory regions updated for context APU
14:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:42 INFO  : 'con' command is executed.
14:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

14:25:42 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
14:34:31 INFO  : Disconnected from the channel tcfchan#9.
14:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A4CA9CA' is selected.
14:34:32 INFO  : 'jtag frequency' command is executed.
14:34:32 INFO  : Sourcing of 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:32 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : System reset is completed.
14:34:36 INFO  : 'after 3000' command is executed.
14:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1' command is executed.
14:34:38 INFO  : FPGA configured successfully with bitstream "C:/HDL_projects_git/bram_update/updated.bit"
14:34:38 INFO  : Context for 'APU' is selected.
14:34:41 INFO  : Hardware design information is loaded from 'C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:41 INFO  : Context for 'APU' is selected.
14:34:41 INFO  : 'ps7_init' command is executed.
14:34:41 INFO  : 'ps7_post_config' command is executed.
14:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:41 INFO  : The application 'C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA" && level==0} -index 1
fpga -file C:/HDL_projects_git/bram_update/updated.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
loadhw -hw C:/HDL_projects_git/bram_update/bram_update.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
dow C:/HDL_projects_git/bram_update/bram_update.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:41 INFO  : Memory regions updated for context APU
14:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:42 INFO  : 'con' command is executed.
14:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4CA9CA"} -index 0
con
----------------End of Script----------------

14:34:42 INFO  : Launch script is exported to file 'C:\HDL_projects_git\bram_update\bram_update.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
14:38:26 INFO  : Disconnected from the channel tcfchan#10.
