INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/R1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/R2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol Z, assumed default net type wire [C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/alu.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/harvard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module harvard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/mem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/mem_prog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_prog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/procesor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module procesor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thema/Documents/Facultate/Anul 4 Seria E - MON/Semestrul 1/ASC - Hascsi/Lab Mihai/harvard/harvard.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
