TimeQuest Timing Analyzer report for BumperCar
Sun Jun 03 17:41:49 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 12. Slow Model Setup: 'clk100m'
 13. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 14. Slow Model Hold: 'clk100m'
 15. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 16. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 17. Slow Model Minimum Pulse Width: 'clk100m'
 18. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 19. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 34. Fast Model Setup: 'clk100m'
 35. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 36. Fast Model Hold: 'clk100m'
 37. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 38. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 39. Fast Model Minimum Pulse Width: 'clk100m'
 40. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 41. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BumperCar                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                     ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; Clock Name                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                  ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; clk100m                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk100m }                              ;
; vga_ctrl:vga_ctrl_realization|clk25m ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk25m } ;
; vga_ctrl:vga_ctrl_realization|clk50m ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk50m } ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                    ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 127.86 MHz ; 127.86 MHz      ; vga_ctrl:vga_ctrl_realization|clk25m ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m ; -6.821 ; -1276.804     ;
; clk100m                              ; -1.408 ; -43.136       ;
; vga_ctrl:vga_ctrl_realization|clk50m ; 1.090  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -3.180 ; -3.180        ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.856 ; -0.856        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; 0.499  ; 0.000         ;
+--------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -1.941 ; -148.857      ;
; vga_ctrl:vga_ctrl_realization|clk25m ; -0.742 ; -354.676      ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.742 ; -1.484        ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -6.821 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.827      ;
; -6.737 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.743      ;
; -6.646 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.652      ;
; -6.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.614      ;
; -6.604 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.610      ;
; -6.596 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.630      ;
; -6.596 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.630      ;
; -6.596 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.630      ;
; -6.596 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.630      ;
; -6.596 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.630      ;
; -6.589 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.624      ;
; -6.589 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.624      ;
; -6.589 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.624      ;
; -6.589 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.624      ;
; -6.589 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.624      ;
; -6.580 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.586      ;
; -6.555 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.561      ;
; -6.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 7.600      ;
; -6.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 7.600      ;
; -6.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 7.600      ;
; -6.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 7.600      ;
; -6.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 7.600      ;
; -6.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 7.600      ;
; -6.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 7.600      ;
; -6.514 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.520      ;
; -6.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.502      ;
; -6.445 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.451      ;
; -6.441 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.014     ; 7.467      ;
; -6.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 7.472      ;
; -6.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 7.472      ;
; -6.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 7.472      ;
; -6.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 7.472      ;
; -6.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 7.472      ;
; -6.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.435      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 7.465      ;
; -6.415 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.031     ; 7.424      ;
; -6.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.021     ; 7.413      ;
; -6.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.017      ; 7.447      ;
; -6.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.017      ; 7.447      ;
; -6.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.017      ; 7.447      ;
; -6.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.017      ; 7.447      ;
; -6.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.017      ; 7.447      ;
; -6.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.017      ; 7.447      ;
; -6.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.017      ; 7.447      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 7.418      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 7.418      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 7.418      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.423      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.423      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.423      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.423      ;
; -6.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 7.423      ;
; -6.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.417      ;
; -6.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.417      ;
; -6.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.417      ;
; -6.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.417      ;
; -6.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 7.417      ;
; -6.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 7.390      ;
; -6.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.361      ;
; -6.347 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.031     ; 7.356      ;
; -6.339 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.345      ;
; -6.338 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.344      ;
; -6.334 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                            ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.014     ; 7.360      ;
; -6.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.021     ; 7.348      ;
; -6.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.333      ;
; -6.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 7.353      ;
; -6.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.322      ;
; -6.293 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.021     ; 7.312      ;
; -6.289 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.295      ;
; -6.284 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 7.315      ;
; -6.277 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.283      ;
; -6.274 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.280      ;
; -6.273 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.021     ; 7.292      ;
; -6.272 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 7.311      ;
; -6.272 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 7.311      ;
; -6.272 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 7.311      ;
; -6.272 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 7.311      ;
; -6.272 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 7.311      ;
; -6.265 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 7.305      ;
; -6.265 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 7.305      ;
; -6.265 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 7.305      ;
; -6.265 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 7.305      ;
; -6.265 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 7.305      ;
; -6.262 ; vga_ctrl:vga_ctrl_realization|vy[7]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.020     ; 7.282      ;
; -6.262 ; vga_ctrl:vga_ctrl_realization|vy[7]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.020     ; 7.282      ;
; -6.262 ; vga_ctrl:vga_ctrl_realization|vy[7]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.020     ; 7.282      ;
; -6.260 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.266      ;
; -6.257 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 7.286      ;
; -6.257 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 7.286      ;
; -6.257 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 7.286      ;
; -6.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 7.281      ;
; -6.249 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.034     ; 7.255      ;
; -6.238 ; vga_ctrl:vga_ctrl_realization|vx[3]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 7.277      ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk100m'                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.408 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.479      ; 2.927      ;
; -1.408 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.479      ; 2.927      ;
; -1.115 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.644      ;
; -0.822 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.490      ; 2.352      ;
; -0.821 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.490      ; 2.351      ;
; -0.821 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.490      ; 2.351      ;
; -0.819 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.490      ; 2.349      ;
; -0.818 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.490      ; 2.348      ;
; -0.803 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.441      ; 2.284      ;
; -0.803 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.441      ; 2.284      ;
; -0.800 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.441      ; 2.281      ;
; -0.799 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.441      ; 2.280      ;
; -0.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.310      ;
; -0.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.310      ;
; -0.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.310      ;
; -0.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.310      ;
; -0.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.310      ;
; -0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.302      ;
; -0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.302      ;
; -0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.302      ;
; -0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.302      ;
; -0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.302      ;
; -0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.302      ;
; -0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.489      ; 2.302      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.488      ; 2.261      ;
; -0.704 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.491      ; 2.235      ;
; -0.699 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 2.232      ;
; -0.699 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 2.232      ;
; -0.699 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 2.232      ;
; -0.699 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 2.232      ;
; -0.699 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 2.232      ;
; -0.698 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 2.230      ;
; -0.698 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 2.230      ;
; -0.698 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 2.230      ;
; -0.684 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.208      ;
; -0.684 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.208      ;
; -0.684 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.208      ;
; -0.683 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.207      ;
; -0.683 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.484      ; 2.207      ;
; -0.642 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.499      ; 2.181      ;
; -0.642 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.499      ; 2.181      ;
; -0.641 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.499      ; 2.180      ;
; -0.367 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.900      ;
; -0.367 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.900      ;
; -0.367 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.900      ;
; -0.366 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.899      ;
; -0.366 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.899      ;
; -0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.897      ;
; -0.362 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.895      ;
; -0.359 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.892      ;
; -0.359 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.892      ;
; -0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.891      ;
; -0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.891      ;
; -0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.890      ;
; -0.356 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.889      ;
; -0.352 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.885      ;
; 0.132  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.401      ;
; 0.134  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.399      ;
; 0.135  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.398      ;
; 0.308  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.224      ;
; 0.320  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.212      ;
; 0.330  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.202      ;
; 0.337  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.196      ;
; 0.452  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.081      ;
; 0.476  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.056      ;
; 0.476  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.056      ;
; 0.477  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.055      ;
; 0.478  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.054      ;
; 0.478  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.054      ;
; 0.479  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.053      ;
; 0.479  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.053      ;
; 0.480  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.053      ;
; 0.481  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.052      ;
; 0.481  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.052      ;
; 0.483  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.049      ;
; 0.483  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.049      ;
; 0.483  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.049      ;
; 0.484  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.048      ;
; 0.484  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.049      ;
; 0.485  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.047      ;
; 0.485  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.047      ;
; 0.486  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.047      ;
; 0.487  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.045      ;
; 0.488  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.045      ;
; 0.488  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.045      ;
; 0.489  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.043      ;
; 0.491  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.041      ;
; 0.491  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.041      ;
; 0.492  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.041      ;
; 0.492  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.493      ; 1.041      ;
; 0.494  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.492      ; 1.038      ;
; 3.414  ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 3.375      ; 0.805      ;
; 3.914  ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 3.375      ; 0.805      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.090 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 1.051      ; 0.805      ;
; 1.590 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 1.051      ; 0.805      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk100m'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.180 ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 3.375      ; 0.805      ;
; -2.680 ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 3.375      ; 0.805      ;
; 0.240  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.038      ;
; 0.242  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.041      ;
; 0.242  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.041      ;
; 0.243  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.041      ;
; 0.243  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.041      ;
; 0.245  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.043      ;
; 0.246  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.045      ;
; 0.246  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.045      ;
; 0.247  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.045      ;
; 0.248  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.047      ;
; 0.249  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.047      ;
; 0.249  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.047      ;
; 0.250  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.048      ;
; 0.250  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.049      ;
; 0.251  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.049      ;
; 0.251  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.049      ;
; 0.251  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.049      ;
; 0.253  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.052      ;
; 0.253  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.052      ;
; 0.254  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.053      ;
; 0.255  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.053      ;
; 0.255  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.053      ;
; 0.256  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.054      ;
; 0.256  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.054      ;
; 0.257  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.055      ;
; 0.258  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.056      ;
; 0.258  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.056      ;
; 0.282  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.081      ;
; 0.397  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.196      ;
; 0.404  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.202      ;
; 0.414  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.212      ;
; 0.426  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 1.224      ;
; 0.599  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.398      ;
; 0.600  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.399      ;
; 0.602  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.401      ;
; 1.086  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.885      ;
; 1.090  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.889      ;
; 1.091  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.890      ;
; 1.092  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.891      ;
; 1.092  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.891      ;
; 1.093  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.892      ;
; 1.093  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.892      ;
; 1.096  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.895      ;
; 1.098  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.897      ;
; 1.100  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.899      ;
; 1.100  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.899      ;
; 1.101  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.900      ;
; 1.101  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.900      ;
; 1.101  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 1.900      ;
; 1.375  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.499      ; 2.180      ;
; 1.376  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.499      ; 2.181      ;
; 1.376  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.499      ; 2.181      ;
; 1.417  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.207      ;
; 1.417  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.207      ;
; 1.418  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.208      ;
; 1.418  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.208      ;
; 1.418  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.208      ;
; 1.432  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 2.230      ;
; 1.432  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 2.230      ;
; 1.432  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.492      ; 2.230      ;
; 1.433  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 2.232      ;
; 1.433  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 2.232      ;
; 1.433  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 2.232      ;
; 1.433  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 2.232      ;
; 1.433  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.493      ; 2.232      ;
; 1.438  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.491      ; 2.235      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.467  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.488      ; 2.261      ;
; 1.507  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.302      ;
; 1.507  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.302      ;
; 1.507  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.302      ;
; 1.507  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.302      ;
; 1.507  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.302      ;
; 1.507  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.302      ;
; 1.507  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.302      ;
; 1.520  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.310      ;
; 1.520  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.310      ;
; 1.520  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.310      ;
; 1.520  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.310      ;
; 1.520  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.484      ; 2.310      ;
; 1.533  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.441      ; 2.280      ;
; 1.534  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.441      ; 2.281      ;
; 1.537  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.441      ; 2.284      ;
; 1.537  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.441      ; 2.284      ;
; 1.552  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.490      ; 2.348      ;
; 1.553  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.490      ; 2.349      ;
; 1.555  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.490      ; 2.351      ;
; 1.555  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.490      ; 2.351      ;
; 1.556  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.490      ; 2.352      ;
; 1.849  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.489      ; 2.644      ;
; 2.142  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.479      ; 2.927      ;
; 2.142  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.479      ; 2.927      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.856 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 1.051      ; 0.805      ;
; -0.356 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 1.051      ; 0.805      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                      ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.499 ; vga_ctrl:vga_ctrl_realization|vy[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[0]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                                            ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.075      ;
; 0.798 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.104      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|vx[9]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.002      ; 1.362      ;
; 1.129 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.435      ;
; 1.138 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.444      ;
; 1.154 ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.460      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[10]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[3]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[14]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[14]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[17]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[17]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.486      ;
; 1.180 ; vga_ctrl:vga_ctrl_realization|vy[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[2]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.486      ;
; 1.185 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.493      ;
; 1.188 ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.494      ;
; 1.190 ; vga_ctrl:vga_ctrl_realization|vx[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.496      ;
; 1.192 ; vga_ctrl:vga_ctrl_realization|vx[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[0]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.498      ;
; 1.205 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[25]                                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.511      ;
; 1.207 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[4]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.513      ;
; 1.207 ; vga_ctrl:vga_ctrl_realization|vy[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.513      ;
; 1.211 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[16]                                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.517      ;
; 1.212 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[18]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.518      ;
; 1.212 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[3]                                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.517      ;
; 1.213 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.519      ;
; 1.217 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[0]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[0]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[4]                                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.523      ;
; 1.220 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[18]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[7]                                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.526      ;
; 1.223 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[5]                                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.528      ;
; 1.224 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[2]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[2]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[4]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[13]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[13]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[6]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[15]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[15]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[16]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[16]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[4]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.535      ;
; 1.230 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.536      ;
; 1.230 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[6]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.536      ;
; 1.233 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.539      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[26]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.048      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[2]           ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.049      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[19]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.048      ;
; 1.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[1]                  ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.055      ;
; 1.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[24]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.055      ;
; 1.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[3]           ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.056      ;
; 1.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[16]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.055      ;
; 1.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[21]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.055      ;
; 1.243 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.549      ;
; 1.244 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.550      ;
; 1.246 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[10]                                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.552      ;
; 1.246 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                  ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.060      ;
; 1.246 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[5]           ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.060      ;
; 1.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[12]                                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.553      ;
; 1.249 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[4]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.555      ;
; 1.249 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[1]           ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.063      ;
; 1.249 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[4]           ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.063      ;
; 1.251 ; vga_ctrl:vga_ctrl_realization|vx[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.557      ;
; 1.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[10]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.064      ;
; 1.252 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[8]           ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.066      ;
; 1.258 ; vga_ctrl:vga_ctrl_realization|vy[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[3]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.564      ;
; 1.260 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[7]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.566      ;
; 1.263 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[5]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.569      ;
; 1.328 ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                                             ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.634      ;
; 1.392 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[25]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.206      ;
; 1.393 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[0]           ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.207      ;
; 1.398 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[20]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.211      ;
; 1.399 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[17]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.493     ; 1.212      ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk100m'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 5.076 ; 5.076 ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 4.892 ; 4.892 ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 4.909 ; 4.909 ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 4.565 ; 4.565 ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 4.718 ; 4.718 ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 4.853 ; 4.853 ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 4.714 ; 4.714 ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 4.928 ; 4.928 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 4.284 ; 4.284 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 4.460 ; 4.460 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 4.301 ; 4.301 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 4.439 ; 4.439 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 4.304 ; 4.304 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.898 ; 3.898 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 4.211 ; 4.211 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 4.252 ; 4.252 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.868 ; 3.868 ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 3.862 ; 3.862 ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 3.444 ; 3.444 ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 3.825 ; 3.825 ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 3.845 ; 3.845 ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 3.859 ; 3.859 ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 3.863 ; 3.863 ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 4.409 ; 4.409 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 4.920 ; 4.920 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 4.544 ; 4.544 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.628 ; 4.628 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 5.076 ; 5.076 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 4.607 ; 4.607 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 4.794 ; 4.794 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.802 ; 4.802 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 4.289 ; 4.289 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 4.264 ; 4.264 ; Rise       ; clk100m         ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; -3.178 ; -3.178 ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; -4.626 ; -4.626 ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; -4.643 ; -4.643 ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; -4.299 ; -4.299 ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; -4.452 ; -4.452 ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; -4.587 ; -4.587 ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; -4.448 ; -4.448 ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; -4.662 ; -4.662 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; -4.018 ; -4.018 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; -4.194 ; -4.194 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; -4.035 ; -4.035 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; -4.173 ; -4.173 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; -4.038 ; -4.038 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; -3.632 ; -3.632 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; -3.945 ; -3.945 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; -3.986 ; -3.986 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; -3.602 ; -3.602 ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; -3.596 ; -3.596 ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; -3.178 ; -3.178 ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; -3.559 ; -3.559 ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; -3.579 ; -3.579 ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; -3.593 ; -3.593 ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; -3.597 ; -3.597 ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; -4.143 ; -4.143 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; -4.654 ; -4.654 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; -4.278 ; -4.278 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; -4.362 ; -4.362 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; -4.810 ; -4.810 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; -4.341 ; -4.341 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; -4.528 ; -4.528 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; -4.536 ; -4.536 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; -4.023 ; -4.023 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; -3.998 ; -3.998 ; Rise       ; clk100m         ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; base_sram_data[*]   ; clk100m                              ; 9.889  ; 9.889  ; Rise       ; clk100m                              ;
;  base_sram_data[0]  ; clk100m                              ; 9.318  ; 9.318  ; Rise       ; clk100m                              ;
;  base_sram_data[1]  ; clk100m                              ; 9.404  ; 9.404  ; Rise       ; clk100m                              ;
;  base_sram_data[2]  ; clk100m                              ; 9.331  ; 9.331  ; Rise       ; clk100m                              ;
;  base_sram_data[3]  ; clk100m                              ; 9.312  ; 9.312  ; Rise       ; clk100m                              ;
;  base_sram_data[4]  ; clk100m                              ; 9.370  ; 9.370  ; Rise       ; clk100m                              ;
;  base_sram_data[5]  ; clk100m                              ; 9.211  ; 9.211  ; Rise       ; clk100m                              ;
;  base_sram_data[6]  ; clk100m                              ; 9.727  ; 9.727  ; Rise       ; clk100m                              ;
;  base_sram_data[7]  ; clk100m                              ; 8.889  ; 8.889  ; Rise       ; clk100m                              ;
;  base_sram_data[8]  ; clk100m                              ; 8.921  ; 8.921  ; Rise       ; clk100m                              ;
;  base_sram_data[9]  ; clk100m                              ; 8.623  ; 8.623  ; Rise       ; clk100m                              ;
;  base_sram_data[10] ; clk100m                              ; 8.561  ; 8.561  ; Rise       ; clk100m                              ;
;  base_sram_data[11] ; clk100m                              ; 8.915  ; 8.915  ; Rise       ; clk100m                              ;
;  base_sram_data[12] ; clk100m                              ; 8.183  ; 8.183  ; Rise       ; clk100m                              ;
;  base_sram_data[13] ; clk100m                              ; 8.945  ; 8.945  ; Rise       ; clk100m                              ;
;  base_sram_data[14] ; clk100m                              ; 8.132  ; 8.132  ; Rise       ; clk100m                              ;
;  base_sram_data[15] ; clk100m                              ; 8.471  ; 8.471  ; Rise       ; clk100m                              ;
;  base_sram_data[16] ; clk100m                              ; 7.706  ; 7.706  ; Rise       ; clk100m                              ;
;  base_sram_data[17] ; clk100m                              ; 7.704  ; 7.704  ; Rise       ; clk100m                              ;
;  base_sram_data[18] ; clk100m                              ; 8.084  ; 8.084  ; Rise       ; clk100m                              ;
;  base_sram_data[19] ; clk100m                              ; 8.115  ; 8.115  ; Rise       ; clk100m                              ;
;  base_sram_data[20] ; clk100m                              ; 8.157  ; 8.157  ; Rise       ; clk100m                              ;
;  base_sram_data[21] ; clk100m                              ; 8.117  ; 8.117  ; Rise       ; clk100m                              ;
;  base_sram_data[22] ; clk100m                              ; 8.858  ; 8.858  ; Rise       ; clk100m                              ;
;  base_sram_data[23] ; clk100m                              ; 8.986  ; 8.986  ; Rise       ; clk100m                              ;
;  base_sram_data[24] ; clk100m                              ; 9.379  ; 9.379  ; Rise       ; clk100m                              ;
;  base_sram_data[25] ; clk100m                              ; 9.453  ; 9.453  ; Rise       ; clk100m                              ;
;  base_sram_data[26] ; clk100m                              ; 9.889  ; 9.889  ; Rise       ; clk100m                              ;
;  base_sram_data[27] ; clk100m                              ; 9.796  ; 9.796  ; Rise       ; clk100m                              ;
;  base_sram_data[28] ; clk100m                              ; 8.998  ; 8.998  ; Rise       ; clk100m                              ;
;  base_sram_data[29] ; clk100m                              ; 9.088  ; 9.088  ; Rise       ; clk100m                              ;
;  base_sram_data[30] ; clk100m                              ; 8.587  ; 8.587  ; Rise       ; clk100m                              ;
;  base_sram_data[31] ; clk100m                              ; 8.609  ; 8.609  ; Rise       ; clk100m                              ;
; base_sram_oe        ; clk100m                              ; 9.917  ; 9.917  ; Rise       ; clk100m                              ;
; base_sram_we        ; clk100m                              ; 9.128  ; 9.128  ; Rise       ; clk100m                              ;
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.245 ; 14.245 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.245 ; 14.245 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.843 ; 13.843 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.736 ; 12.736 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.139 ; 10.139 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 8.773  ; 8.773  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 8.764  ; 8.764  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.139 ; 10.139 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.675  ; 9.675  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.443  ; 9.443  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.396  ; 9.396  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.011 ; 10.011 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.704  ; 9.704  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.480  ; 9.480  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.563  ; 9.563  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.486  ; 9.486  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.110  ; 9.110  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.076  ; 9.076  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.025  ; 9.025  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.028  ; 9.028  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.518  ; 9.518  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.067  ; 9.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.142  ; 9.142  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.150  ; 9.150  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.126 ; 10.126 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.693 ; 13.693 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.771 ; 12.771 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.693 ; 13.693 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.969 ; 12.969 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.447 ; 14.447 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 18.217 ; 18.217 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 18.217 ; 18.217 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.762 ; 12.762 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.443 ; 12.443 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.916 ; 12.916 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; base_sram_data[*]   ; clk100m                              ; 7.704  ; 7.704  ; Rise       ; clk100m                              ;
;  base_sram_data[0]  ; clk100m                              ; 9.318  ; 9.318  ; Rise       ; clk100m                              ;
;  base_sram_data[1]  ; clk100m                              ; 9.404  ; 9.404  ; Rise       ; clk100m                              ;
;  base_sram_data[2]  ; clk100m                              ; 9.331  ; 9.331  ; Rise       ; clk100m                              ;
;  base_sram_data[3]  ; clk100m                              ; 9.312  ; 9.312  ; Rise       ; clk100m                              ;
;  base_sram_data[4]  ; clk100m                              ; 9.370  ; 9.370  ; Rise       ; clk100m                              ;
;  base_sram_data[5]  ; clk100m                              ; 9.211  ; 9.211  ; Rise       ; clk100m                              ;
;  base_sram_data[6]  ; clk100m                              ; 9.727  ; 9.727  ; Rise       ; clk100m                              ;
;  base_sram_data[7]  ; clk100m                              ; 8.889  ; 8.889  ; Rise       ; clk100m                              ;
;  base_sram_data[8]  ; clk100m                              ; 8.921  ; 8.921  ; Rise       ; clk100m                              ;
;  base_sram_data[9]  ; clk100m                              ; 8.623  ; 8.623  ; Rise       ; clk100m                              ;
;  base_sram_data[10] ; clk100m                              ; 8.561  ; 8.561  ; Rise       ; clk100m                              ;
;  base_sram_data[11] ; clk100m                              ; 8.915  ; 8.915  ; Rise       ; clk100m                              ;
;  base_sram_data[12] ; clk100m                              ; 8.183  ; 8.183  ; Rise       ; clk100m                              ;
;  base_sram_data[13] ; clk100m                              ; 8.945  ; 8.945  ; Rise       ; clk100m                              ;
;  base_sram_data[14] ; clk100m                              ; 8.132  ; 8.132  ; Rise       ; clk100m                              ;
;  base_sram_data[15] ; clk100m                              ; 8.471  ; 8.471  ; Rise       ; clk100m                              ;
;  base_sram_data[16] ; clk100m                              ; 7.706  ; 7.706  ; Rise       ; clk100m                              ;
;  base_sram_data[17] ; clk100m                              ; 7.704  ; 7.704  ; Rise       ; clk100m                              ;
;  base_sram_data[18] ; clk100m                              ; 8.084  ; 8.084  ; Rise       ; clk100m                              ;
;  base_sram_data[19] ; clk100m                              ; 8.115  ; 8.115  ; Rise       ; clk100m                              ;
;  base_sram_data[20] ; clk100m                              ; 8.157  ; 8.157  ; Rise       ; clk100m                              ;
;  base_sram_data[21] ; clk100m                              ; 8.117  ; 8.117  ; Rise       ; clk100m                              ;
;  base_sram_data[22] ; clk100m                              ; 8.858  ; 8.858  ; Rise       ; clk100m                              ;
;  base_sram_data[23] ; clk100m                              ; 8.986  ; 8.986  ; Rise       ; clk100m                              ;
;  base_sram_data[24] ; clk100m                              ; 9.379  ; 9.379  ; Rise       ; clk100m                              ;
;  base_sram_data[25] ; clk100m                              ; 9.453  ; 9.453  ; Rise       ; clk100m                              ;
;  base_sram_data[26] ; clk100m                              ; 9.889  ; 9.889  ; Rise       ; clk100m                              ;
;  base_sram_data[27] ; clk100m                              ; 9.796  ; 9.796  ; Rise       ; clk100m                              ;
;  base_sram_data[28] ; clk100m                              ; 8.998  ; 8.998  ; Rise       ; clk100m                              ;
;  base_sram_data[29] ; clk100m                              ; 9.088  ; 9.088  ; Rise       ; clk100m                              ;
;  base_sram_data[30] ; clk100m                              ; 8.587  ; 8.587  ; Rise       ; clk100m                              ;
;  base_sram_data[31] ; clk100m                              ; 8.609  ; 8.609  ; Rise       ; clk100m                              ;
; base_sram_oe        ; clk100m                              ; 9.917  ; 9.917  ; Rise       ; clk100m                              ;
; base_sram_we        ; clk100m                              ; 9.128  ; 9.128  ; Rise       ; clk100m                              ;
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.560 ; 11.560 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.957 ; 11.957 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.560 ; 11.560 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.034 ; 12.034 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 8.764  ; 8.764  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 8.773  ; 8.773  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 8.764  ; 8.764  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.139 ; 10.139 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.675  ; 9.675  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.443  ; 9.443  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.396  ; 9.396  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.011 ; 10.011 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.704  ; 9.704  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.480  ; 9.480  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.563  ; 9.563  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.486  ; 9.486  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.110  ; 9.110  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.076  ; 9.076  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.025  ; 9.025  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.028  ; 9.028  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.518  ; 9.518  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.067  ; 9.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.142  ; 9.142  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.150  ; 9.150  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.126 ; 10.126 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.859 ; 10.859 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.755 ; 11.755 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.778 ; 11.778 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.859 ; 10.859 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.447 ; 14.447 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.415 ; 11.415 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.110 ; 16.110 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.740 ; 11.740 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.415 ; 11.415 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.916 ; 12.916 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+---------------------+------------+-------+------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 7.307 ;      ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 8.038 ;      ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 8.914 ;      ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 8.409 ;      ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 8.037 ;      ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 8.596 ;      ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 8.137 ;      ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 8.032 ;      ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 8.164 ;      ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 8.140 ;      ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 8.147 ;      ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 8.175 ;      ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 7.734 ;      ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 7.748 ;      ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 7.751 ;      ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 7.705 ;      ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 7.738 ;      ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 7.750 ;      ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 7.322 ;      ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 7.307 ;      ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 7.740 ;      ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 7.741 ;      ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 7.742 ;      ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 7.736 ;      ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 8.904 ;      ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 8.654 ;      ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 8.901 ;      ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 9.406 ;      ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 8.411 ;      ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 8.128 ;      ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 8.831 ;      ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 7.697 ;      ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 8.183 ;      ; Rise       ; clk100m         ;
+---------------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+---------------------+------------+-------+------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 7.307 ;      ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 8.038 ;      ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 8.914 ;      ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 8.409 ;      ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 8.037 ;      ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 8.596 ;      ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 8.137 ;      ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 8.032 ;      ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 8.164 ;      ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 8.140 ;      ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 8.147 ;      ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 8.175 ;      ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 7.734 ;      ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 7.748 ;      ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 7.751 ;      ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 7.705 ;      ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 7.738 ;      ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 7.750 ;      ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 7.322 ;      ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 7.307 ;      ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 7.740 ;      ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 7.741 ;      ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 7.742 ;      ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 7.736 ;      ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 8.904 ;      ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 8.654 ;      ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 8.901 ;      ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 9.406 ;      ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 8.411 ;      ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 8.128 ;      ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 8.831 ;      ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 7.697 ;      ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 8.183 ;      ; Rise       ; clk100m         ;
+---------------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; Data Port           ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 7.307     ;           ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 8.038     ;           ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 8.914     ;           ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 8.409     ;           ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 8.037     ;           ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 8.596     ;           ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 8.137     ;           ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 8.032     ;           ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 8.164     ;           ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 8.140     ;           ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 8.147     ;           ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 8.175     ;           ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 7.734     ;           ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 7.748     ;           ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 7.751     ;           ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 7.705     ;           ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 7.738     ;           ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 7.750     ;           ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 7.322     ;           ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 7.307     ;           ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 7.740     ;           ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 7.741     ;           ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 7.742     ;           ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 7.736     ;           ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 8.904     ;           ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 8.654     ;           ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 8.901     ;           ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 9.406     ;           ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 8.411     ;           ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 8.128     ;           ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 8.831     ;           ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 7.697     ;           ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 8.183     ;           ; Rise       ; clk100m         ;
+---------------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; Data Port           ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 7.307     ;           ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 8.038     ;           ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 8.914     ;           ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 8.409     ;           ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 8.037     ;           ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 8.596     ;           ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 8.137     ;           ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 8.032     ;           ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 8.164     ;           ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 8.140     ;           ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 8.147     ;           ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 8.175     ;           ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 7.734     ;           ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 7.748     ;           ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 7.751     ;           ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 7.705     ;           ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 7.738     ;           ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 7.750     ;           ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 7.322     ;           ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 7.307     ;           ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 7.740     ;           ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 7.741     ;           ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 7.742     ;           ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 7.736     ;           ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 8.904     ;           ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 8.654     ;           ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 8.901     ;           ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 9.406     ;           ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 8.411     ;           ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 8.128     ;           ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 8.831     ;           ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 7.697     ;           ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 8.183     ;           ; Rise       ; clk100m         ;
+---------------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------+
; Fast Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m ; -1.524 ; -255.159      ;
; clk100m                              ; 0.277  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|clk50m ; 0.773  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -1.753 ; -3.972        ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.393 ; -0.393        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; 0.215  ; 0.000         ;
+--------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -1.380 ; -100.380      ;
; vga_ctrl:vga_ctrl_realization|clk25m ; -0.500 ; -239.000      ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500 ; -1.000        ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.524 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.524      ;
; -1.508 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.508      ;
; -1.505 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.505      ;
; -1.503 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.503      ;
; -1.484 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.484      ;
; -1.475 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.475      ;
; -1.461 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.461      ;
; -1.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.478      ;
; -1.445 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.468      ;
; -1.445 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.468      ;
; -1.445 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.468      ;
; -1.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.440      ;
; -1.436 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.436      ;
; -1.435 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.435      ;
; -1.429 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.452      ;
; -1.429 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.452      ;
; -1.429 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.452      ;
; -1.418 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.418      ;
; -1.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.416      ;
; -1.410 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.410      ;
; -1.409 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.430      ;
; -1.406 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.406      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.429      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.429      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.429      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.429      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.429      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|vy[7]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.017     ; 2.417      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|vy[7]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.017     ; 2.417      ;
; -1.402 ; vga_ctrl:vga_ctrl_realization|vy[7]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.017     ; 2.417      ;
; -1.400 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.008     ; 2.424      ;
; -1.400 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.008     ; 2.424      ;
; -1.400 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.008     ; 2.424      ;
; -1.398 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.425      ;
; -1.398 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.425      ;
; -1.398 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.425      ;
; -1.398 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.425      ;
; -1.398 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 2.425      ;
; -1.397 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.397      ;
; -1.397 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.397      ;
; -1.397 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.397      ;
; -1.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.442      ;
; -1.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.442      ;
; -1.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.442      ;
; -1.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.442      ;
; -1.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.442      ;
; -1.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.442      ;
; -1.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.442      ;
; -1.392 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.413      ;
; -1.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.389      ;
; -1.380 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.401      ;
; -1.380 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.380      ;
; -1.380 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.411      ;
; -1.380 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.411      ;
; -1.380 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.411      ;
; -1.380 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.411      ;
; -1.380 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.411      ;
; -1.378 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.378      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vy[8]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.017     ; 2.391      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vy[8]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.017     ; 2.391      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vy[8]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.017     ; 2.391      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.407      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.407      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.407      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.407      ;
; -1.376 ; vga_ctrl:vga_ctrl_realization|vx[2]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.407      ;
; -1.373 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.008     ; 2.397      ;
; -1.373 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.008     ; 2.397      ;
; -1.373 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.008     ; 2.397      ;
; -1.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.372      ;
; -1.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 2.404      ;
; -1.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 2.404      ;
; -1.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 2.404      ;
; -1.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 2.404      ;
; -1.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 2.404      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 2.368      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.415      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.415      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.415      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.415      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.415      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.415      ;
; -1.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.015      ; 2.415      ;
; -1.364 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.395      ;
; -1.364 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.395      ;
; -1.364 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.395      ;
; -1.364 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.395      ;
; -1.364 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.395      ;
; -1.362 ; vga_ctrl:vga_ctrl_realization|vx[4]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.385      ;
; -1.362 ; vga_ctrl:vga_ctrl_realization|vx[4]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.385      ;
; -1.362 ; vga_ctrl:vga_ctrl_realization|vx[4]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.385      ;
; -1.360 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.391      ;
; -1.360 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.391      ;
; -1.360 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.391      ;
; -1.360 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.391      ;
; -1.360 ; vga_ctrl:vga_ctrl_realization|vx[3]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 2.391      ;
; -1.358 ; vga_ctrl:vga_ctrl_realization|vx[0]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.381      ;
; -1.358 ; vga_ctrl:vga_ctrl_realization|vx[0]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.381      ;
; -1.358 ; vga_ctrl:vga_ctrl_realization|vx[0]                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.381      ;
; -1.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.008      ; 2.395      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk100m'                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.277 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.307      ; 1.062      ;
; 0.277 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.307      ; 1.062      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.317      ; 0.988      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.902      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.902      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.902      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.902      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.902      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.891      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.891      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.891      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.891      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.891      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.891      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.891      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.316      ; 0.871      ;
; 0.490 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.319      ; 0.861      ;
; 0.494 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.271      ; 0.809      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.858      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.858      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.858      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.858      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.857      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.857      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.857      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.858      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.271      ; 0.808      ;
; 0.497 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.271      ; 0.806      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.271      ; 0.805      ;
; 0.515 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.317      ; 0.834      ;
; 0.516 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.317      ; 0.833      ;
; 0.516 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.317      ; 0.833      ;
; 0.521 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.317      ; 0.828      ;
; 0.522 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.317      ; 0.827      ;
; 0.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.757      ;
; 0.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.757      ;
; 0.588 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.756      ;
; 0.590 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.754      ;
; 0.590 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.312      ; 0.754      ;
; 0.606 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.326      ; 0.752      ;
; 0.606 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.326      ; 0.752      ;
; 0.607 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.326      ; 0.751      ;
; 0.666 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.687      ;
; 0.677 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.676      ;
; 0.678 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.675      ;
; 0.678 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.675      ;
; 0.678 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.675      ;
; 0.679 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.674      ;
; 0.679 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.674      ;
; 0.681 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.672      ;
; 0.683 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.670      ;
; 0.683 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.670      ;
; 0.684 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.669      ;
; 0.687 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.666      ;
; 0.688 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.665      ;
; 0.688 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.321      ; 0.665      ;
; 0.854 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.498      ;
; 0.857 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.495      ;
; 0.857 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.495      ;
; 0.864 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.488      ;
; 0.873 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.479      ;
; 0.875 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.477      ;
; 0.878 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.474      ;
; 0.942 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.410      ;
; 0.955 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.397      ;
; 0.956 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.396      ;
; 0.957 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.395      ;
; 0.957 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.395      ;
; 0.957 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.395      ;
; 0.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.394      ;
; 0.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.394      ;
; 0.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.394      ;
; 0.959 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.393      ;
; 0.959 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.393      ;
; 0.959 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.393      ;
; 0.960 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.392      ;
; 0.960 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.392      ;
; 0.960 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.392      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.391      ;
; 0.963 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.389      ;
; 0.963 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.389      ;
; 0.963 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.389      ;
; 0.963 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.389      ;
; 0.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 0.320      ; 0.388      ;
; 2.133 ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 1.827      ; 0.367      ;
; 2.633 ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 1.827      ; 0.367      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.773 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 0.467      ; 0.367      ;
; 1.273 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 0.467      ; 0.367      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk100m'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.753 ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 1.827      ; 0.367      ;
; -1.253 ; vga_ctrl:vga_ctrl_realization|clk50m                                 ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 1.827      ; 0.367      ;
; -0.084 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.388      ;
; -0.083 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.389      ;
; -0.083 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.389      ;
; -0.083 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.389      ;
; -0.083 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.389      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.081 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.391      ;
; -0.080 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.392      ;
; -0.080 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.392      ;
; -0.080 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.392      ;
; -0.079 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.393      ;
; -0.079 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.393      ;
; -0.079 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.393      ;
; -0.078 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.394      ;
; -0.078 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.394      ;
; -0.078 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.394      ;
; -0.077 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.395      ;
; -0.077 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.395      ;
; -0.077 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.395      ;
; -0.076 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.396      ;
; -0.075 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.397      ;
; -0.062 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.410      ;
; 0.002  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.474      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.477      ;
; 0.007  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.479      ;
; 0.016  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.488      ;
; 0.023  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.495      ;
; 0.023  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.495      ;
; 0.026  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.498      ;
; 0.192  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.665      ;
; 0.192  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.665      ;
; 0.193  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.666      ;
; 0.196  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.669      ;
; 0.197  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.670      ;
; 0.197  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.670      ;
; 0.199  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.672      ;
; 0.201  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.674      ;
; 0.201  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.674      ;
; 0.202  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.675      ;
; 0.202  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.675      ;
; 0.202  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.675      ;
; 0.203  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.676      ;
; 0.214  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.687      ;
; 0.273  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.326      ; 0.751      ;
; 0.274  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.326      ; 0.752      ;
; 0.274  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.326      ; 0.752      ;
; 0.290  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.754      ;
; 0.290  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.754      ;
; 0.292  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.756      ;
; 0.293  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.757      ;
; 0.293  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.757      ;
; 0.358  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.317      ; 0.827      ;
; 0.359  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.317      ; 0.828      ;
; 0.364  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.317      ; 0.833      ;
; 0.364  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.317      ; 0.833      ;
; 0.365  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.317      ; 0.834      ;
; 0.382  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.271      ; 0.805      ;
; 0.383  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.271      ; 0.806      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.858      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.858      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.858      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.858      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.857      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.857      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.320      ; 0.857      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.321      ; 0.858      ;
; 0.385  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.271      ; 0.808      ;
; 0.386  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.271      ; 0.809      ;
; 0.390  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.319      ; 0.861      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.403  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.871      ;
; 0.423  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.891      ;
; 0.423  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.891      ;
; 0.423  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.891      ;
; 0.423  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.891      ;
; 0.423  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.891      ;
; 0.423  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.891      ;
; 0.423  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.316      ; 0.891      ;
; 0.438  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.902      ;
; 0.438  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.902      ;
; 0.438  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.902      ;
; 0.438  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.902      ;
; 0.438  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.312      ; 0.902      ;
; 0.519  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.317      ; 0.988      ;
; 0.603  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.307      ; 1.062      ;
; 0.603  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 0.307      ; 1.062      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.393 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 0.467      ; 0.367      ;
; 0.107  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 0.467      ; 0.367      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; vga_ctrl:vga_ctrl_realization|vy[0]                                          ; vga_ctrl:vga_ctrl_realization|vy[0]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.392      ;
; 0.250 ; vga_ctrl:vga_ctrl_realization|vy[8]                                          ; vga_ctrl:vga_ctrl_realization|vy[8]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.402      ;
; 0.264 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.416      ;
; 0.343 ; vga_ctrl:vga_ctrl_realization|vx[9]                                          ; vga_ctrl:vga_ctrl_realization|hst                                            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.002      ; 0.497      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; vga_ctrl:vga_ctrl_realization|vx[7]                                          ; vga_ctrl:vga_ctrl_realization|vx[7]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; vga_ctrl:vga_ctrl_realization|vy[2]                                          ; vga_ctrl:vga_ctrl_realization|vy[2]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[25]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.519      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_ctrl:vga_ctrl_realization|vx[3]                                          ; vga_ctrl:vga_ctrl_realization|vx[3]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_ctrl:vga_ctrl_realization|vx[0]                                          ; vga_ctrl:vga_ctrl_realization|vx[0]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[3]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.522      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[16]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.523      ;
; 0.373 ; vga_ctrl:vga_ctrl_realization|vy[4]                                          ; vga_ctrl:vga_ctrl_realization|vy[4]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|vy[6]                                          ; vga_ctrl:vga_ctrl_realization|vy[6]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[4]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.526      ;
; 0.377 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[7]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.528      ;
; 0.377 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[5]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.528      ;
; 0.382 ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|vx[2]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_ctrl:vga_ctrl_realization|vx[1]                                          ; vga_ctrl:vga_ctrl_realization|vx[1]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_ctrl:vga_ctrl_realization|vx[4]                                          ; vga_ctrl:vga_ctrl_realization|vx[4]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; vga_ctrl:vga_ctrl_realization|vx[6]                                          ; vga_ctrl:vga_ctrl_realization|vx[6]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.536      ;
; 0.387 ; vga_ctrl:vga_ctrl_realization|vy[3]                                          ; vga_ctrl:vga_ctrl_realization|vy[3]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; vga_ctrl:vga_ctrl_realization|vy[7]                                          ; vga_ctrl:vga_ctrl_realization|vy[7]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; vga_ctrl:vga_ctrl_realization|vy[5]                                          ; vga_ctrl:vga_ctrl_realization|vy[5]                                          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[12]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.541      ;
; 0.391 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[10]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.542      ;
; 0.435 ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                      ; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.587      ;
; 0.437 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18]   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.589      ;
; 0.437 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[18]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[31]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.590      ;
; 0.438 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[1]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.590      ;
; 0.439 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[17]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[13]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.591      ;
; 0.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[30]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[9]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.591      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[27]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.594      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15]   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.594      ;
; 0.444 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[20]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.596      ;
; 0.445 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[21]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[23]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.598      ;
; 0.448 ; vga_ctrl:vga_ctrl_realization|vy[3]                                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.nul              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.004     ; 0.596      ;
; 0.450 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[19]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.602      ;
; 0.452 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[29]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.604      ;
; 0.452 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.604      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk100m'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 2.130 ; 2.130 ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 2.063 ; 2.063 ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 2.069 ; 2.069 ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 1.922 ; 1.922 ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 1.957 ; 1.957 ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 2.028 ; 2.028 ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 1.955 ; 1.955 ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 2.070 ; 2.070 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 1.804 ; 1.804 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 1.904 ; 1.904 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 1.816 ; 1.816 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 1.894 ; 1.894 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 1.811 ; 1.811 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 1.685 ; 1.685 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 1.767 ; 1.767 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 1.779 ; 1.779 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 1.659 ; 1.659 ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 1.647 ; 1.647 ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 1.520 ; 1.520 ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 1.623 ; 1.623 ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 1.649 ; 1.649 ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 1.655 ; 1.655 ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 1.656 ; 1.656 ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 1.858 ; 1.858 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 2.067 ; 2.067 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 1.954 ; 1.954 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 1.959 ; 1.959 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 2.130 ; 2.130 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 1.951 ; 1.951 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 1.995 ; 1.995 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 1.997 ; 1.997 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 1.803 ; 1.803 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 1.786 ; 1.786 ; Rise       ; clk100m         ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; -1.400 ; -1.400 ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; -1.943 ; -1.943 ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; -1.949 ; -1.949 ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; -1.802 ; -1.802 ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; -1.837 ; -1.837 ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; -1.908 ; -1.908 ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; -1.835 ; -1.835 ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; -1.950 ; -1.950 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; -1.684 ; -1.684 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; -1.784 ; -1.784 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; -1.696 ; -1.696 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; -1.774 ; -1.774 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; -1.691 ; -1.691 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; -1.565 ; -1.565 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; -1.647 ; -1.647 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; -1.659 ; -1.659 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; -1.539 ; -1.539 ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; -1.527 ; -1.527 ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; -1.400 ; -1.400 ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; -1.503 ; -1.503 ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; -1.529 ; -1.529 ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; -1.535 ; -1.535 ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; -1.536 ; -1.536 ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; -1.738 ; -1.738 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; -1.947 ; -1.947 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; -1.834 ; -1.834 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; -1.839 ; -1.839 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; -2.010 ; -2.010 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; -1.831 ; -1.831 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; -1.875 ; -1.875 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; -1.877 ; -1.877 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; -1.683 ; -1.683 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; -1.666 ; -1.666 ; Rise       ; clk100m         ;
+---------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; base_sram_data[*]   ; clk100m                              ; 4.456 ; 4.456 ; Rise       ; clk100m                              ;
;  base_sram_data[0]  ; clk100m                              ; 4.230 ; 4.230 ; Rise       ; clk100m                              ;
;  base_sram_data[1]  ; clk100m                              ; 4.282 ; 4.282 ; Rise       ; clk100m                              ;
;  base_sram_data[2]  ; clk100m                              ; 4.225 ; 4.225 ; Rise       ; clk100m                              ;
;  base_sram_data[3]  ; clk100m                              ; 4.224 ; 4.224 ; Rise       ; clk100m                              ;
;  base_sram_data[4]  ; clk100m                              ; 4.253 ; 4.253 ; Rise       ; clk100m                              ;
;  base_sram_data[5]  ; clk100m                              ; 4.241 ; 4.241 ; Rise       ; clk100m                              ;
;  base_sram_data[6]  ; clk100m                              ; 4.359 ; 4.359 ; Rise       ; clk100m                              ;
;  base_sram_data[7]  ; clk100m                              ; 4.075 ; 4.075 ; Rise       ; clk100m                              ;
;  base_sram_data[8]  ; clk100m                              ; 4.095 ; 4.095 ; Rise       ; clk100m                              ;
;  base_sram_data[9]  ; clk100m                              ; 4.021 ; 4.021 ; Rise       ; clk100m                              ;
;  base_sram_data[10] ; clk100m                              ; 3.988 ; 3.988 ; Rise       ; clk100m                              ;
;  base_sram_data[11] ; clk100m                              ; 4.089 ; 4.089 ; Rise       ; clk100m                              ;
;  base_sram_data[12] ; clk100m                              ; 3.867 ; 3.867 ; Rise       ; clk100m                              ;
;  base_sram_data[13] ; clk100m                              ; 4.105 ; 4.105 ; Rise       ; clk100m                              ;
;  base_sram_data[14] ; clk100m                              ; 3.835 ; 3.835 ; Rise       ; clk100m                              ;
;  base_sram_data[15] ; clk100m                              ; 3.932 ; 3.932 ; Rise       ; clk100m                              ;
;  base_sram_data[16] ; clk100m                              ; 3.684 ; 3.684 ; Rise       ; clk100m                              ;
;  base_sram_data[17] ; clk100m                              ; 3.692 ; 3.692 ; Rise       ; clk100m                              ;
;  base_sram_data[18] ; clk100m                              ; 3.797 ; 3.797 ; Rise       ; clk100m                              ;
;  base_sram_data[19] ; clk100m                              ; 3.825 ; 3.825 ; Rise       ; clk100m                              ;
;  base_sram_data[20] ; clk100m                              ; 3.849 ; 3.849 ; Rise       ; clk100m                              ;
;  base_sram_data[21] ; clk100m                              ; 3.823 ; 3.823 ; Rise       ; clk100m                              ;
;  base_sram_data[22] ; clk100m                              ; 4.044 ; 4.044 ; Rise       ; clk100m                              ;
;  base_sram_data[23] ; clk100m                              ; 4.133 ; 4.133 ; Rise       ; clk100m                              ;
;  base_sram_data[24] ; clk100m                              ; 4.256 ; 4.256 ; Rise       ; clk100m                              ;
;  base_sram_data[25] ; clk100m                              ; 4.296 ; 4.296 ; Rise       ; clk100m                              ;
;  base_sram_data[26] ; clk100m                              ; 4.456 ; 4.456 ; Rise       ; clk100m                              ;
;  base_sram_data[27] ; clk100m                              ; 4.398 ; 4.398 ; Rise       ; clk100m                              ;
;  base_sram_data[28] ; clk100m                              ; 4.124 ; 4.124 ; Rise       ; clk100m                              ;
;  base_sram_data[29] ; clk100m                              ; 4.183 ; 4.183 ; Rise       ; clk100m                              ;
;  base_sram_data[30] ; clk100m                              ; 3.999 ; 3.999 ; Rise       ; clk100m                              ;
;  base_sram_data[31] ; clk100m                              ; 4.009 ; 4.009 ; Rise       ; clk100m                              ;
; base_sram_oe        ; clk100m                              ; 4.488 ; 4.488 ; Rise       ; clk100m                              ;
; base_sram_we        ; clk100m                              ; 4.230 ; 4.230 ; Rise       ; clk100m                              ;
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.688 ; 5.688 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.688 ; 5.688 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.645 ; 5.645 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.303 ; 5.303 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.397 ; 4.397 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.865 ; 3.865 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.855 ; 3.855 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.360 ; 4.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.201 ; 4.201 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.146 ; 4.146 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.124 ; 4.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.276 ; 4.276 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.205 ; 4.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.076 ; 4.076 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.125 ; 4.125 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.084 ; 4.084 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.033 ; 4.033 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.022 ; 4.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.976 ; 3.976 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.995 ; 3.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.101 ; 4.101 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.012 ; 4.012 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.042 ; 4.042 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.111 ; 4.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.397 ; 4.397 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.542 ; 5.542 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.289 ; 5.289 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.542 ; 5.542 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.383 ; 5.383 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.558 ; 5.558 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.705 ; 6.705 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.705 ; 6.705 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.293 ; 5.293 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.209 ; 5.209 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.214 ; 5.214 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; base_sram_data[*]   ; clk100m                              ; 3.684 ; 3.684 ; Rise       ; clk100m                              ;
;  base_sram_data[0]  ; clk100m                              ; 4.230 ; 4.230 ; Rise       ; clk100m                              ;
;  base_sram_data[1]  ; clk100m                              ; 4.282 ; 4.282 ; Rise       ; clk100m                              ;
;  base_sram_data[2]  ; clk100m                              ; 4.225 ; 4.225 ; Rise       ; clk100m                              ;
;  base_sram_data[3]  ; clk100m                              ; 4.224 ; 4.224 ; Rise       ; clk100m                              ;
;  base_sram_data[4]  ; clk100m                              ; 4.253 ; 4.253 ; Rise       ; clk100m                              ;
;  base_sram_data[5]  ; clk100m                              ; 4.241 ; 4.241 ; Rise       ; clk100m                              ;
;  base_sram_data[6]  ; clk100m                              ; 4.359 ; 4.359 ; Rise       ; clk100m                              ;
;  base_sram_data[7]  ; clk100m                              ; 4.075 ; 4.075 ; Rise       ; clk100m                              ;
;  base_sram_data[8]  ; clk100m                              ; 4.095 ; 4.095 ; Rise       ; clk100m                              ;
;  base_sram_data[9]  ; clk100m                              ; 4.021 ; 4.021 ; Rise       ; clk100m                              ;
;  base_sram_data[10] ; clk100m                              ; 3.988 ; 3.988 ; Rise       ; clk100m                              ;
;  base_sram_data[11] ; clk100m                              ; 4.089 ; 4.089 ; Rise       ; clk100m                              ;
;  base_sram_data[12] ; clk100m                              ; 3.867 ; 3.867 ; Rise       ; clk100m                              ;
;  base_sram_data[13] ; clk100m                              ; 4.105 ; 4.105 ; Rise       ; clk100m                              ;
;  base_sram_data[14] ; clk100m                              ; 3.835 ; 3.835 ; Rise       ; clk100m                              ;
;  base_sram_data[15] ; clk100m                              ; 3.932 ; 3.932 ; Rise       ; clk100m                              ;
;  base_sram_data[16] ; clk100m                              ; 3.684 ; 3.684 ; Rise       ; clk100m                              ;
;  base_sram_data[17] ; clk100m                              ; 3.692 ; 3.692 ; Rise       ; clk100m                              ;
;  base_sram_data[18] ; clk100m                              ; 3.797 ; 3.797 ; Rise       ; clk100m                              ;
;  base_sram_data[19] ; clk100m                              ; 3.825 ; 3.825 ; Rise       ; clk100m                              ;
;  base_sram_data[20] ; clk100m                              ; 3.849 ; 3.849 ; Rise       ; clk100m                              ;
;  base_sram_data[21] ; clk100m                              ; 3.823 ; 3.823 ; Rise       ; clk100m                              ;
;  base_sram_data[22] ; clk100m                              ; 4.044 ; 4.044 ; Rise       ; clk100m                              ;
;  base_sram_data[23] ; clk100m                              ; 4.133 ; 4.133 ; Rise       ; clk100m                              ;
;  base_sram_data[24] ; clk100m                              ; 4.256 ; 4.256 ; Rise       ; clk100m                              ;
;  base_sram_data[25] ; clk100m                              ; 4.296 ; 4.296 ; Rise       ; clk100m                              ;
;  base_sram_data[26] ; clk100m                              ; 4.456 ; 4.456 ; Rise       ; clk100m                              ;
;  base_sram_data[27] ; clk100m                              ; 4.398 ; 4.398 ; Rise       ; clk100m                              ;
;  base_sram_data[28] ; clk100m                              ; 4.124 ; 4.124 ; Rise       ; clk100m                              ;
;  base_sram_data[29] ; clk100m                              ; 4.183 ; 4.183 ; Rise       ; clk100m                              ;
;  base_sram_data[30] ; clk100m                              ; 3.999 ; 3.999 ; Rise       ; clk100m                              ;
;  base_sram_data[31] ; clk100m                              ; 4.009 ; 4.009 ; Rise       ; clk100m                              ;
; base_sram_oe        ; clk100m                              ; 4.488 ; 4.488 ; Rise       ; clk100m                              ;
; base_sram_we        ; clk100m                              ; 4.230 ; 4.230 ; Rise       ; clk100m                              ;
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.939 ; 4.939 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.982 ; 4.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.939 ; 4.939 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.095 ; 5.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.855 ; 3.855 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.865 ; 3.865 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.855 ; 3.855 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.360 ; 4.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.201 ; 4.201 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.146 ; 4.146 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.124 ; 4.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.276 ; 4.276 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.205 ; 4.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.076 ; 4.076 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.125 ; 4.125 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.084 ; 4.084 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.033 ; 4.033 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.022 ; 4.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.976 ; 3.976 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.995 ; 3.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.101 ; 4.101 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.012 ; 4.012 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.042 ; 4.042 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.111 ; 4.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.397 ; 4.397 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.735 ; 4.735 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.948 ; 4.948 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.970 ; 4.970 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.735 ; 4.735 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.558 ; 5.558 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.854 ; 4.854 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.059 ; 6.059 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.944 ; 4.944 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.854 ; 4.854 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.214 ; 5.214 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+---------------------+------------+-------+------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 3.552 ;      ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 3.777 ;      ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 4.098 ;      ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 3.871 ;      ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 3.771 ;      ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 4.011 ;      ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 3.842 ;      ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 3.767 ;      ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 3.855 ;      ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 3.841 ;      ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 3.850 ;      ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 3.870 ;      ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 3.706 ;      ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.718 ;      ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 3.721 ;      ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 3.688 ;      ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.711 ;      ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 3.717 ;      ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 3.566 ;      ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 3.552 ;      ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 3.708 ;      ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 3.709 ;      ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 3.708 ;      ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 3.705 ;      ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 4.082 ;      ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 4.040 ;      ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.169 ;      ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 4.272 ;      ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 3.906 ;      ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 3.824 ;      ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.038 ;      ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 3.681 ;      ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 3.871 ;      ; Rise       ; clk100m         ;
+---------------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+---------------------+------------+-------+------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 3.552 ;      ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 3.777 ;      ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 4.098 ;      ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 3.871 ;      ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 3.771 ;      ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 4.011 ;      ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 3.842 ;      ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 3.767 ;      ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 3.855 ;      ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 3.841 ;      ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 3.850 ;      ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 3.870 ;      ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 3.706 ;      ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.718 ;      ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 3.721 ;      ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 3.688 ;      ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.711 ;      ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 3.717 ;      ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 3.566 ;      ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 3.552 ;      ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 3.708 ;      ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 3.709 ;      ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 3.708 ;      ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 3.705 ;      ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 4.082 ;      ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 4.040 ;      ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.169 ;      ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 4.272 ;      ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 3.906 ;      ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 3.824 ;      ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.038 ;      ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 3.681 ;      ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 3.871 ;      ; Rise       ; clk100m         ;
+---------------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; Data Port           ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 3.552     ;           ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 3.777     ;           ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 4.098     ;           ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 3.871     ;           ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 3.771     ;           ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 4.011     ;           ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 3.842     ;           ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 3.767     ;           ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 3.855     ;           ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 3.841     ;           ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 3.850     ;           ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 3.870     ;           ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 3.706     ;           ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.718     ;           ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 3.721     ;           ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 3.688     ;           ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.711     ;           ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 3.717     ;           ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 3.566     ;           ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 3.552     ;           ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 3.708     ;           ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 3.709     ;           ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 3.708     ;           ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 3.705     ;           ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 4.082     ;           ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 4.040     ;           ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.169     ;           ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 4.272     ;           ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 3.906     ;           ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 3.824     ;           ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.038     ;           ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 3.681     ;           ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 3.871     ;           ; Rise       ; clk100m         ;
+---------------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; Data Port           ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------------+------------+-----------+-----------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 3.552     ;           ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 3.777     ;           ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 4.098     ;           ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 3.871     ;           ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 3.771     ;           ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 4.011     ;           ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 3.842     ;           ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 3.767     ;           ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 3.855     ;           ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 3.841     ;           ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 3.850     ;           ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 3.870     ;           ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 3.706     ;           ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.718     ;           ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 3.721     ;           ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 3.688     ;           ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.711     ;           ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 3.717     ;           ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 3.566     ;           ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 3.552     ;           ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 3.708     ;           ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 3.709     ;           ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 3.708     ;           ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 3.705     ;           ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 4.082     ;           ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 4.040     ;           ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.169     ;           ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 4.272     ;           ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 3.906     ;           ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 3.824     ;           ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.038     ;           ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 3.681     ;           ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 3.871     ;           ; Rise       ; clk100m         ;
+---------------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+---------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                      ; -6.821    ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  clk100m                              ; -1.408    ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  vga_ctrl:vga_ctrl_realization|clk25m ; -6.821    ; 0.215  ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|clk50m ; 0.773     ; -0.856 ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                       ; -1319.94  ; -4.365 ; 0.0      ; 0.0     ; -505.017            ;
;  clk100m                              ; -43.136   ; -3.972 ; N/A      ; N/A     ; -148.857            ;
;  vga_ctrl:vga_ctrl_realization|clk25m ; -1276.804 ; 0.000  ; N/A      ; N/A     ; -354.676            ;
;  vga_ctrl:vga_ctrl_realization|clk50m ; 0.000     ; -0.856 ; N/A      ; N/A     ; -1.484              ;
+---------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 5.076 ; 5.076 ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; 4.892 ; 4.892 ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; 4.909 ; 4.909 ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; 4.565 ; 4.565 ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; 4.718 ; 4.718 ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; 4.853 ; 4.853 ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; 4.714 ; 4.714 ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; 4.928 ; 4.928 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 4.284 ; 4.284 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 4.460 ; 4.460 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 4.301 ; 4.301 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 4.439 ; 4.439 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 4.304 ; 4.304 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.898 ; 3.898 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 4.211 ; 4.211 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 4.252 ; 4.252 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.868 ; 3.868 ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; 3.862 ; 3.862 ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; 3.444 ; 3.444 ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; 3.825 ; 3.825 ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; 3.845 ; 3.845 ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; 3.859 ; 3.859 ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; 3.863 ; 3.863 ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; 4.409 ; 4.409 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 4.920 ; 4.920 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 4.544 ; 4.544 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.628 ; 4.628 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 5.076 ; 5.076 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 4.607 ; 4.607 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 4.794 ; 4.794 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.802 ; 4.802 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 4.289 ; 4.289 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 4.264 ; 4.264 ; Rise       ; clk100m         ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; -1.400 ; -1.400 ; Rise       ; clk100m         ;
;  base_sram_data[0]  ; clk100m    ; -1.943 ; -1.943 ; Rise       ; clk100m         ;
;  base_sram_data[1]  ; clk100m    ; -1.949 ; -1.949 ; Rise       ; clk100m         ;
;  base_sram_data[2]  ; clk100m    ; -1.802 ; -1.802 ; Rise       ; clk100m         ;
;  base_sram_data[3]  ; clk100m    ; -1.837 ; -1.837 ; Rise       ; clk100m         ;
;  base_sram_data[4]  ; clk100m    ; -1.908 ; -1.908 ; Rise       ; clk100m         ;
;  base_sram_data[5]  ; clk100m    ; -1.835 ; -1.835 ; Rise       ; clk100m         ;
;  base_sram_data[6]  ; clk100m    ; -1.950 ; -1.950 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; -1.684 ; -1.684 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; -1.784 ; -1.784 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; -1.696 ; -1.696 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; -1.774 ; -1.774 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; -1.691 ; -1.691 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; -1.565 ; -1.565 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; -1.647 ; -1.647 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; -1.659 ; -1.659 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; -1.539 ; -1.539 ; Rise       ; clk100m         ;
;  base_sram_data[16] ; clk100m    ; -1.527 ; -1.527 ; Rise       ; clk100m         ;
;  base_sram_data[17] ; clk100m    ; -1.400 ; -1.400 ; Rise       ; clk100m         ;
;  base_sram_data[18] ; clk100m    ; -1.503 ; -1.503 ; Rise       ; clk100m         ;
;  base_sram_data[19] ; clk100m    ; -1.529 ; -1.529 ; Rise       ; clk100m         ;
;  base_sram_data[20] ; clk100m    ; -1.535 ; -1.535 ; Rise       ; clk100m         ;
;  base_sram_data[21] ; clk100m    ; -1.536 ; -1.536 ; Rise       ; clk100m         ;
;  base_sram_data[22] ; clk100m    ; -1.738 ; -1.738 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; -1.947 ; -1.947 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; -1.834 ; -1.834 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; -1.839 ; -1.839 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; -2.010 ; -2.010 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; -1.831 ; -1.831 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; -1.875 ; -1.875 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; -1.877 ; -1.877 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; -1.683 ; -1.683 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; -1.666 ; -1.666 ; Rise       ; clk100m         ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; base_sram_data[*]   ; clk100m                              ; 9.889  ; 9.889  ; Rise       ; clk100m                              ;
;  base_sram_data[0]  ; clk100m                              ; 9.318  ; 9.318  ; Rise       ; clk100m                              ;
;  base_sram_data[1]  ; clk100m                              ; 9.404  ; 9.404  ; Rise       ; clk100m                              ;
;  base_sram_data[2]  ; clk100m                              ; 9.331  ; 9.331  ; Rise       ; clk100m                              ;
;  base_sram_data[3]  ; clk100m                              ; 9.312  ; 9.312  ; Rise       ; clk100m                              ;
;  base_sram_data[4]  ; clk100m                              ; 9.370  ; 9.370  ; Rise       ; clk100m                              ;
;  base_sram_data[5]  ; clk100m                              ; 9.211  ; 9.211  ; Rise       ; clk100m                              ;
;  base_sram_data[6]  ; clk100m                              ; 9.727  ; 9.727  ; Rise       ; clk100m                              ;
;  base_sram_data[7]  ; clk100m                              ; 8.889  ; 8.889  ; Rise       ; clk100m                              ;
;  base_sram_data[8]  ; clk100m                              ; 8.921  ; 8.921  ; Rise       ; clk100m                              ;
;  base_sram_data[9]  ; clk100m                              ; 8.623  ; 8.623  ; Rise       ; clk100m                              ;
;  base_sram_data[10] ; clk100m                              ; 8.561  ; 8.561  ; Rise       ; clk100m                              ;
;  base_sram_data[11] ; clk100m                              ; 8.915  ; 8.915  ; Rise       ; clk100m                              ;
;  base_sram_data[12] ; clk100m                              ; 8.183  ; 8.183  ; Rise       ; clk100m                              ;
;  base_sram_data[13] ; clk100m                              ; 8.945  ; 8.945  ; Rise       ; clk100m                              ;
;  base_sram_data[14] ; clk100m                              ; 8.132  ; 8.132  ; Rise       ; clk100m                              ;
;  base_sram_data[15] ; clk100m                              ; 8.471  ; 8.471  ; Rise       ; clk100m                              ;
;  base_sram_data[16] ; clk100m                              ; 7.706  ; 7.706  ; Rise       ; clk100m                              ;
;  base_sram_data[17] ; clk100m                              ; 7.704  ; 7.704  ; Rise       ; clk100m                              ;
;  base_sram_data[18] ; clk100m                              ; 8.084  ; 8.084  ; Rise       ; clk100m                              ;
;  base_sram_data[19] ; clk100m                              ; 8.115  ; 8.115  ; Rise       ; clk100m                              ;
;  base_sram_data[20] ; clk100m                              ; 8.157  ; 8.157  ; Rise       ; clk100m                              ;
;  base_sram_data[21] ; clk100m                              ; 8.117  ; 8.117  ; Rise       ; clk100m                              ;
;  base_sram_data[22] ; clk100m                              ; 8.858  ; 8.858  ; Rise       ; clk100m                              ;
;  base_sram_data[23] ; clk100m                              ; 8.986  ; 8.986  ; Rise       ; clk100m                              ;
;  base_sram_data[24] ; clk100m                              ; 9.379  ; 9.379  ; Rise       ; clk100m                              ;
;  base_sram_data[25] ; clk100m                              ; 9.453  ; 9.453  ; Rise       ; clk100m                              ;
;  base_sram_data[26] ; clk100m                              ; 9.889  ; 9.889  ; Rise       ; clk100m                              ;
;  base_sram_data[27] ; clk100m                              ; 9.796  ; 9.796  ; Rise       ; clk100m                              ;
;  base_sram_data[28] ; clk100m                              ; 8.998  ; 8.998  ; Rise       ; clk100m                              ;
;  base_sram_data[29] ; clk100m                              ; 9.088  ; 9.088  ; Rise       ; clk100m                              ;
;  base_sram_data[30] ; clk100m                              ; 8.587  ; 8.587  ; Rise       ; clk100m                              ;
;  base_sram_data[31] ; clk100m                              ; 8.609  ; 8.609  ; Rise       ; clk100m                              ;
; base_sram_oe        ; clk100m                              ; 9.917  ; 9.917  ; Rise       ; clk100m                              ;
; base_sram_we        ; clk100m                              ; 9.128  ; 9.128  ; Rise       ; clk100m                              ;
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.245 ; 14.245 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.245 ; 14.245 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.843 ; 13.843 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.736 ; 12.736 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.139 ; 10.139 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 8.773  ; 8.773  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 8.764  ; 8.764  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.139 ; 10.139 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.675  ; 9.675  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.443  ; 9.443  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.396  ; 9.396  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.011 ; 10.011 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.704  ; 9.704  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.480  ; 9.480  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.563  ; 9.563  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.486  ; 9.486  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.110  ; 9.110  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.076  ; 9.076  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.025  ; 9.025  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.028  ; 9.028  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.518  ; 9.518  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.067  ; 9.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.142  ; 9.142  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.150  ; 9.150  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.126 ; 10.126 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.693 ; 13.693 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.771 ; 12.771 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.693 ; 13.693 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.969 ; 12.969 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.447 ; 14.447 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 18.217 ; 18.217 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 18.217 ; 18.217 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.762 ; 12.762 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.443 ; 12.443 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.916 ; 12.916 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; base_sram_data[*]   ; clk100m                              ; 3.684 ; 3.684 ; Rise       ; clk100m                              ;
;  base_sram_data[0]  ; clk100m                              ; 4.230 ; 4.230 ; Rise       ; clk100m                              ;
;  base_sram_data[1]  ; clk100m                              ; 4.282 ; 4.282 ; Rise       ; clk100m                              ;
;  base_sram_data[2]  ; clk100m                              ; 4.225 ; 4.225 ; Rise       ; clk100m                              ;
;  base_sram_data[3]  ; clk100m                              ; 4.224 ; 4.224 ; Rise       ; clk100m                              ;
;  base_sram_data[4]  ; clk100m                              ; 4.253 ; 4.253 ; Rise       ; clk100m                              ;
;  base_sram_data[5]  ; clk100m                              ; 4.241 ; 4.241 ; Rise       ; clk100m                              ;
;  base_sram_data[6]  ; clk100m                              ; 4.359 ; 4.359 ; Rise       ; clk100m                              ;
;  base_sram_data[7]  ; clk100m                              ; 4.075 ; 4.075 ; Rise       ; clk100m                              ;
;  base_sram_data[8]  ; clk100m                              ; 4.095 ; 4.095 ; Rise       ; clk100m                              ;
;  base_sram_data[9]  ; clk100m                              ; 4.021 ; 4.021 ; Rise       ; clk100m                              ;
;  base_sram_data[10] ; clk100m                              ; 3.988 ; 3.988 ; Rise       ; clk100m                              ;
;  base_sram_data[11] ; clk100m                              ; 4.089 ; 4.089 ; Rise       ; clk100m                              ;
;  base_sram_data[12] ; clk100m                              ; 3.867 ; 3.867 ; Rise       ; clk100m                              ;
;  base_sram_data[13] ; clk100m                              ; 4.105 ; 4.105 ; Rise       ; clk100m                              ;
;  base_sram_data[14] ; clk100m                              ; 3.835 ; 3.835 ; Rise       ; clk100m                              ;
;  base_sram_data[15] ; clk100m                              ; 3.932 ; 3.932 ; Rise       ; clk100m                              ;
;  base_sram_data[16] ; clk100m                              ; 3.684 ; 3.684 ; Rise       ; clk100m                              ;
;  base_sram_data[17] ; clk100m                              ; 3.692 ; 3.692 ; Rise       ; clk100m                              ;
;  base_sram_data[18] ; clk100m                              ; 3.797 ; 3.797 ; Rise       ; clk100m                              ;
;  base_sram_data[19] ; clk100m                              ; 3.825 ; 3.825 ; Rise       ; clk100m                              ;
;  base_sram_data[20] ; clk100m                              ; 3.849 ; 3.849 ; Rise       ; clk100m                              ;
;  base_sram_data[21] ; clk100m                              ; 3.823 ; 3.823 ; Rise       ; clk100m                              ;
;  base_sram_data[22] ; clk100m                              ; 4.044 ; 4.044 ; Rise       ; clk100m                              ;
;  base_sram_data[23] ; clk100m                              ; 4.133 ; 4.133 ; Rise       ; clk100m                              ;
;  base_sram_data[24] ; clk100m                              ; 4.256 ; 4.256 ; Rise       ; clk100m                              ;
;  base_sram_data[25] ; clk100m                              ; 4.296 ; 4.296 ; Rise       ; clk100m                              ;
;  base_sram_data[26] ; clk100m                              ; 4.456 ; 4.456 ; Rise       ; clk100m                              ;
;  base_sram_data[27] ; clk100m                              ; 4.398 ; 4.398 ; Rise       ; clk100m                              ;
;  base_sram_data[28] ; clk100m                              ; 4.124 ; 4.124 ; Rise       ; clk100m                              ;
;  base_sram_data[29] ; clk100m                              ; 4.183 ; 4.183 ; Rise       ; clk100m                              ;
;  base_sram_data[30] ; clk100m                              ; 3.999 ; 3.999 ; Rise       ; clk100m                              ;
;  base_sram_data[31] ; clk100m                              ; 4.009 ; 4.009 ; Rise       ; clk100m                              ;
; base_sram_oe        ; clk100m                              ; 4.488 ; 4.488 ; Rise       ; clk100m                              ;
; base_sram_we        ; clk100m                              ; 4.230 ; 4.230 ; Rise       ; clk100m                              ;
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.939 ; 4.939 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.982 ; 4.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.939 ; 4.939 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.095 ; 5.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.855 ; 3.855 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.865 ; 3.865 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.855 ; 3.855 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.360 ; 4.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.201 ; 4.201 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.146 ; 4.146 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.124 ; 4.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.276 ; 4.276 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.205 ; 4.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.076 ; 4.076 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.125 ; 4.125 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.084 ; 4.084 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.033 ; 4.033 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.022 ; 4.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.976 ; 3.976 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.995 ; 3.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.101 ; 4.101 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.012 ; 4.012 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.042 ; 4.042 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.111 ; 4.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.397 ; 4.397 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.735 ; 4.735 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.948 ; 4.948 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.970 ; 4.970 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.735 ; 4.735 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.558 ; 5.558 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.854 ; 4.854 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.059 ; 6.059 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.944 ; 4.944 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.854 ; 4.854 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.214 ; 5.214 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m                              ; 98       ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m                              ; 1        ; 1        ; 0        ; 0        ;
; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 84       ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 15664    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m                              ; 98       ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m                              ; 1        ; 1        ; 0        ; 0        ;
; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 84       ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 15664    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 03 17:41:48 2018
Info: Command: quartus_sta BumperCar -c BumperCar
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk25m vga_ctrl:vga_ctrl_realization|clk25m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk50m vga_ctrl:vga_ctrl_realization|clk50m
    Info (332105): create_clock -period 1.000 -name clk100m clk100m
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.821
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.821     -1276.804 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -1.408       -43.136 clk100m 
    Info (332119):     1.090         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332146): Worst-case hold slack is -3.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.180        -3.180 clk100m 
    Info (332119):    -0.856        -0.856 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.499         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941      -148.857 clk100m 
    Info (332119):    -0.742      -354.676 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.742        -1.484 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.524      -255.159 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.277         0.000 clk100m 
    Info (332119):     0.773         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332146): Worst-case hold slack is -1.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.753        -3.972 clk100m 
    Info (332119):    -0.393        -0.393 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.215         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -100.380 clk100m 
    Info (332119):    -0.500      -239.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.500        -1.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 408 megabytes
    Info: Processing ended: Sun Jun 03 17:41:49 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


