#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f9d4d1b470 .scope module, "aoc_day1_tb_test" "aoc_day1_tb_test" 2 3;
 .timescale -9 -12;
v000001f9d4d1b920_0 .var "clk", 0 0;
v000001f9d4d1b6a0_0 .var "data_in", 31 0;
v000001f9d4d1b740_0 .var "dir_r", 0 0;
v000001f9d4d1b7e0_0 .var "rst", 0 0;
v000001f9d4d8bc00_0 .net "zero_count", 31 0, v000001f9d4d1b880_0;  1 drivers
E_000001f9d4d1da80 .event posedge, v000001f9d4d1c5a0_0;
S_000001f9d4cdbc40 .scope module, "uut" "aoc_day1" 2 14, 3 1 0, S_000001f9d4d1b470;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "dir_r";
    .port_info 4 /OUTPUT 32 "zero_count";
v000001f9d4d1c280_0 .net "clk", 0 0, v000001f9d4d1b920_0;  1 drivers
v000001f9d4d1c000_0 .var "curr_pos", 7 0;
v000001f9d4d1bd80_0 .var "curr_pos_next", 7 0;
v000001f9d4d1ba60_0 .net "dir_r", 0 0, v000001f9d4d1b740_0;  1 drivers
v000001f9d4d1c140_0 .net "in_data", 31 0, v000001f9d4d1b6a0_0;  1 drivers
v000001f9d4d1be20_0 .net "rot_by", 7 0, v000001f9d4d1c0a0_0;  1 drivers
v000001f9d4d1c1e0_0 .net "rst", 0 0, v000001f9d4d1b7e0_0;  1 drivers
v000001f9d4d1c320_0 .var "temp_pos_next", 9 0;
v000001f9d4d1b880_0 .var "zero_count", 31 0;
v000001f9d4d1c500_0 .var "zero_count_int", 31 0;
E_000001f9d4d1d040 .event anyedge, v000001f9d4d1ba60_0, v000001f9d4d1c000_0, v000001f9d4d1c0a0_0, v000001f9d4d1c320_0;
S_000001f9d4d19ec0 .scope module, "mod_unit" "mod100_pipelined" 3 11, 4 1 0, S_000001f9d4cdbc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in_data";
    .port_info 3 /OUTPUT 8 "rot_by";
P_000001f9d4d1d0c0 .param/l "MAGIC" 1 4 9, C4<00000010100011110101110000101001>;
v000001f9d4d1c5a0_0 .net "clk", 0 0, v000001f9d4d1b920_0;  alias, 1 drivers
v000001f9d4d1bf60_0 .net "in_data", 31 0, v000001f9d4d1b6a0_0;  alias, 1 drivers
v000001f9d4d1bce0_0 .var "in_s0", 31 0;
v000001f9d4d1c460_0 .var "in_s1", 31 0;
v000001f9d4d1bba0_0 .var "in_s2", 31 0;
v000001f9d4d1c3c0_0 .var "mult_s1", 63 0;
v000001f9d4d1b9c0_0 .var "q_s2", 31 0;
v000001f9d4d1bc40_0 .var "r_s3", 31 0;
v000001f9d4d1c0a0_0 .var "rot_by", 7 0;
v000001f9d4d1bb00_0 .net "rst", 0 0, v000001f9d4d1b7e0_0;  alias, 1 drivers
E_000001f9d4d1d880 .event posedge, v000001f9d4d1bb00_0, v000001f9d4d1c5a0_0;
    .scope S_000001f9d4d19ec0;
T_0 ;
    %wait E_000001f9d4d1d880;
    %load/vec4 v000001f9d4d1bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9d4d1bce0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f9d4d1bf60_0;
    %assign/vec4 v000001f9d4d1bce0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f9d4d19ec0;
T_1 ;
    %wait E_000001f9d4d1d880;
    %load/vec4 v000001f9d4d1bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001f9d4d1c3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9d4d1c460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f9d4d1bce0_0;
    %pad/u 64;
    %muli 42949673, 0, 64;
    %assign/vec4 v000001f9d4d1c3c0_0, 0;
    %load/vec4 v000001f9d4d1bce0_0;
    %assign/vec4 v000001f9d4d1c460_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9d4d19ec0;
T_2 ;
    %wait E_000001f9d4d1d880;
    %load/vec4 v000001f9d4d1bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9d4d1b9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9d4d1bba0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f9d4d1c3c0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 32;
    %assign/vec4 v000001f9d4d1b9c0_0, 0;
    %load/vec4 v000001f9d4d1c460_0;
    %assign/vec4 v000001f9d4d1bba0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f9d4d19ec0;
T_3 ;
    %wait E_000001f9d4d1d880;
    %load/vec4 v000001f9d4d1bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f9d4d1c0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9d4d1bc40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f9d4d1bba0_0;
    %load/vec4 v000001f9d4d1b9c0_0;
    %muli 100, 0, 32;
    %sub;
    %assign/vec4 v000001f9d4d1bc40_0, 0;
    %load/vec4 v000001f9d4d1bc40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f9d4d1c0a0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f9d4cdbc40;
T_4 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001f9d4d1c000_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_000001f9d4cdbc40;
T_5 ;
    %wait E_000001f9d4d1d040;
    %load/vec4 v000001f9d4d1ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001f9d4d1c000_0;
    %pad/u 10;
    %load/vec4 v000001f9d4d1be20_0;
    %pad/u 10;
    %add;
    %store/vec4 v000001f9d4d1c320_0, 0, 10;
    %load/vec4 v000001f9d4d1c320_0;
    %cmpi/u 100, 0, 10;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v000001f9d4d1c320_0;
    %subi 100, 0, 10;
    %pad/u 8;
    %store/vec4 v000001f9d4d1bd80_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f9d4d1c320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f9d4d1bd80_0, 0, 8;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f9d4d1c000_0;
    %pad/u 10;
    %pushi/vec4 100, 0, 10;
    %load/vec4 v000001f9d4d1be20_0;
    %pad/u 10;
    %sub;
    %add;
    %store/vec4 v000001f9d4d1c320_0, 0, 10;
    %load/vec4 v000001f9d4d1c320_0;
    %cmpi/u 100, 0, 10;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v000001f9d4d1c320_0;
    %subi 100, 0, 10;
    %pad/u 8;
    %store/vec4 v000001f9d4d1bd80_0, 0, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001f9d4d1c320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f9d4d1bd80_0, 0, 8;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f9d4cdbc40;
T_6 ;
    %wait E_000001f9d4d1d880;
    %load/vec4 v000001f9d4d1c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v000001f9d4d1c000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9d4d1c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9d4d1b880_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f9d4d1bd80_0;
    %assign/vec4 v000001f9d4d1c000_0, 0;
    %load/vec4 v000001f9d4d1bd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001f9d4d1c500_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f9d4d1c500_0, 0;
T_6.2 ;
    %load/vec4 v000001f9d4d1c500_0;
    %assign/vec4 v000001f9d4d1b880_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f9d4d1b470;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001f9d4d1b470;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000001f9d4d1b920_0;
    %inv;
    %store/vec4 v000001f9d4d1b920_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f9d4d1b470;
T_9 ;
    %vpi_call 2 27 "$dumpfile", "aoc_day1_test.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f9d4d1b470 {0 0 0};
    %wait E_000001f9d4d1da80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9d4d1b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b7e0_0, 0, 1;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %wait E_000001f9d4d1da80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9d4d1b740_0, 0, 1;
    %pushi/vec4 82, 0, 32;
    %store/vec4 v000001f9d4d1b6a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f9d4d1da80;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call 2 54 "$display", "Simulation Ended. Final Zero Count = %0d", v000001f9d4d8bc00_0 {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\sol_tb_test.v";
    ".\sol.v";
    ".\mod100_pipelined.v";
