// Seed: 1415454187
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4
    , id_7, id_8,
    input id_5,
    output logic id_6
);
  assign id_6 = id_7;
  type_12(
      1'b0, id_3, 1
  );
endmodule
