`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/11/08 14:33:20
// Design Name: 
// Module Name: Decoder
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Decoder(
    input wire [31:0]   inst,
    input wire          flagZ,
    input wire [2:0]    stage,
    //ExceptionHandlerçš„è¾“å‡ºé¡¹
    input wire          mode, //ç”¨æ¥æ ‡è®°å½“å‰æœºå™¨æ€ï¼Ÿ
    //ramControllerä¼ æ¥çš„å…³äºåœ°å?é”™è¯¯çš„ä¿¡å?
    input wire          addrMisal,
    input wire          addrFault,

    output reg          pcWr,
    output reg          pcNowWr,
    output reg [1:0]    pcSel,
    output reg          ramSel,
    output reg          ramWr,
    output reg          ramRd,
    output reg [1:0]    ramByte,
    output reg          irWr,
    output reg [2:0]    regDSel,
    output reg [2:0]    immSel,
    output reg          regWr,
    output reg [1:0]    aluASel,
    output reg [1:0]    aluBSel,
    output reg [2:0]    func3,
    output reg [6:0]    func7,
    output reg          aluRI,
    //ä¸‹åˆ—å…¨éƒ¨æ˜¯ExcepHandlerçš„è¾“å…¥é¡¹
    output reg          exceptFlag,
    output reg          retFlag,
    output reg [31:0]   mcauseIn, //æ ¹æ®å¼‚å¸¸åŸå› ç»™å‡º
    output reg [1:0]    csrWrOp,//å†™å…¥é€‰é¡¹

    output reg [2:0]    stageNext
    );

    parameter [2:0]
    // Stages
        IDLE = 3'b000,
        IF = 3'b001,
        ID  = 3'b010,
        EXE = 3'b011,
        MEM = 3'b100,
        WB  = 3'b101,
        EXC = 3'b110, //exception å¼‚å¸¸å¤„ç†çŠ¶æ??
        ERR = 3'b111;
    
    parameter [6:0]
    // OpCode
        OP_R        = 7'b0110011,
        OP_I        = 7'b0010011,
        OP_S        = 7'b0100011,
        OP_L        = 7'b0000011,
        OP_B        = 7'b1100011,
        // opcodes below not used in exp-5
        OP_JALR     = 7'b1100111,
        OP_JAL      = 7'b1101111,
        OP_AUIPC    = 7'b0010111,
        OP_LUI      = 7'b0110111,
        //å¼‚å¸¸ä¸­æ–­æŒ‡ä»¤
        OP_SYS      = 7'b1110011;

    wire [6:0]  opCode, funct7;
    wire [2:0]  funct3;
    wire [11:0] funct12;
    

    assign opCode = inst[6:0];
    assign funct3 = inst[14:12];
    assign funct7 = inst[31:25];
    assign funct12 = inst[31:20];

    parameter [2:0]
        IMM_N = 3'b000,
        // immSel
        IMM_I = 3'b001,
        IMM_S = 3'b010,
        IMM_B = 3'b011,
        IMM_U = 3'b100,
        IMM_J = 3'b101;

    always @(*) begin
        case (stage)
        // æ¯ä¸ªé˜¶æ®µä¸ºå½“å‰é˜¶æ®µå‡†å¤‡æ§åˆ¶ä¿¡å?!
            IF : begin
                pcWr        <= 1'b1;
                pcNowWr     <= 1'b1;
                pcSel       <= 2'b01;
                ramSel      <= 1'b0;
                ramWr       <= 1'b0;
                ramRd       <= 1'b1;
                ramByte     <= 2'b10; //IFé˜¶æ®µæŒ‰å­—è¯»å–æŒ‡ä»¤
                irWr        <= 1'b1;
                regDSel     <= 3'b011;
                immSel      <= IMM_N;
                regWr       <= 1'b0;
                aluASel     <= 2'b00;
                aluBSel     <= 2'b00;
                func3       <= 3'b000;
                func7       <= 7'b0000000;
            end
            ID : begin
                pcWr        <= 1'b0;
                pcNowWr     <= 1'b0;
                pcSel       <= 2'b01;
                ramSel      <= 1'b0;
                ramWr       <= 1'b0;
                ramRd       <= 1'b0;
                ramByte     <= 2'b10; //IDé˜¶æ®µä¸è®¿å­?
                irWr        <= 1'b0;
                regDSel     <= 3'b011;
                immSel      <= IMM_N; //ä¸ºå•¥é€‰äº†ä¸ªBï¼?
                regWr       <= 1'b0;
                aluASel     <= 2'b01;
                aluBSel     <= 2'b10;
                func3       <= 3'b000;
                func7       <= 7'b0000000;
            end
            EXE : begin
                case (opCode)
                    OP_R : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_N;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10;
                        aluBSel     <= 2'b01;
                        func3       <= funct3;
                        func7       <= funct7;
                    end
                    OP_I : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_I;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10;
                        aluBSel     <= 2'b10;
                        func3       <= funct3;
                        func7       <= funct7;
                    end
                    OP_L : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_I;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10;
                        aluBSel     <= 2'b10;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_S : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_S;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10;
                        aluBSel     <= 2'b10;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_B : begin
                        pcWr        <= (funct3 == 3'b000)? flagZ : ((funct3 == 3'b001)? ~flagZ : 1'b0); //beqåˆ™ç»“æœä¸º0æ—¶æ”¹å†™ï¼Œbneåˆ™ç»“æœä¸ä¸?0æ—¶æ”¹å†?
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b00;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_N;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10;
                        aluBSel     <= 2'b01;
                        func3       <= 3'b000;
                        func7       <= 7'b0100000; //branchæŒ‡ä»¤éœ?è¦å°†ä¸¤ä¸ªæ•°ç›¸å‡åˆ¤æ–­ç»“æœæ˜¯å¦ä¸º0
                    end
                    OP_JAL : begin //JALæŒ‰ç…§pptçš„æ¶æ„éœ€è¦åœ¨EXEå‘¨æœŸåŒæ—¶å†™å…¥å¯„å­˜å™¨å’Œpc
                        pcWr        <= 1'b1; //å†™PC
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01; //é€‰æ‹©ALUçš„è¿ç®—ç»“æ?
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b010; //JALè¦å°†pc+4å†™å…¥rd
                        immSel      <= IMM_J;
                        regWr       <= 1'b1;
                        aluASel     <= 2'b00; //PC
                        aluBSel     <= 2'b10; //imm
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_JALR : begin //JALR EXEå‘¨æœŸåªåšALUè¿ç®—
                        pcWr        <= 1'b0; 
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b00;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_I;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10; //rs1
                        aluBSel     <= 2'b10; //imm
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    //LUIç›´æ¥è¿›å…¥WBå‘¨æœŸ
                    /*OP_LUI : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 1'b0;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 2'b11;
                        immSel      <= IMM_U;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b11; //ä¸é?‰æ‹©
                        aluBSel     <= 2'b10; //imm
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end*/
                    OP_AUIPC : begin //AUIPC EXEå‘¨æœŸè®¡ç®—pc+imm
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b00;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_U;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b01; //é€‰æ‹©pc_now
                        aluBSel     <= 2'b10; //imm
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    default : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'bXX;
                        ramSel      <= 1'bX;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'bXXX;
                        immSel      <= 3'bXXX;
                        regWr       <= 1'b0;
                        aluASel     <= 2'bXX;
                        aluBSel     <= 2'bXX;
                        func3       <= 3'bXXX;
                        func7       <= 7'bXXXXXXX;
                    end
                endcase
            end
            MEM : begin
                case (opCode)
                    OP_S : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b1;
                        ramWr       <= 1'b1;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_S;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10;
                        aluBSel     <= 2'b10;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_L : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b1;
                        ramWr       <= 1'b1;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_I;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b10;
                        aluBSel     <= 2'b10;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    default : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'bXX;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_N;
                        regWr       <= 1'b0;
                        aluASel     <= 2'b11;
                        aluBSel     <= 2'b11;
                        func3       <= 3'bXXX;
                        func7       <= 7'bXXXXXXX;
                    end
                endcase
            end
            WB : begin
                case (opCode)
                    OP_I, OP_R : begin //OP_I, OP_R å°†regCå†™å›rd
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b001; //é€‰æ‹©regCå†™å›rd
                        immSel      <= IMM_N;
                        regWr       <= 1'b1;
                        aluASel     <= 2'b11;
                        aluBSel     <= 2'b11;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_L : begin //OP_Lç±»å‹å°†DRå†™å›rd
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b000; //å†™å›ramä¸­çš„æ•°æ®
                        immSel      <= IMM_N;
                        regWr       <= 1'b1;
                        aluASel     <= 2'b11;
                        aluBSel     <= 2'b11;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_JALR : begin //JALR PC<-C rd<-PC
                        pcWr        <= 1'b1;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b00; //PC<-C
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b010; //å†™å›pc+4
                        immSel      <= IMM_N;
                        regWr       <= 1'b1;
                        aluASel     <= 2'b11;
                        aluBSel     <= 2'b11;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_LUI : begin //LUI rd<-imm
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011; //rd<-imm
                        immSel      <= IMM_U;
                        regWr       <= 1'b1;
                        aluASel     <= 2'b11;
                        aluBSel     <= 2'b11;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_AUIPC : begin //AUIPC rd<-C
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b001; //rd<-Cï¼? pc + immï¼?
                        immSel      <= IMM_N;
                        regWr       <= 1'b1;
                        aluASel     <= 2'b11;
                        aluBSel     <= 2'b11;
                        func3       <= 3'b000;
                        func7       <= 7'b0000000;
                    end
                    OP_SYS : begin
                        case (funct3)
                            3'b00 : begin//mretæŒ‡ä»¤
                                pcWr        <= 1'b1;
                                pcNowWr     <= 1'b0;
                                pcSel       <= 2'b11;
                                ramSel      <= 1'b0;
                                ramWr       <= 1'b0;
                                ramRd       <= 1'b0;
                                ramByte     <= func3[1:0];
                                irWr        <= 1'b0;
                                regDSel     <= 3'b001; //rd<-Cï¼? pc + immï¼?
                                immSel      <= IMM_N;
                                regWr       <= 1'b0; //mret ä¸ç”¨å†™å¯„å­˜å™¨
                                aluASel     <= 2'b11;
                                aluBSel     <= 2'b11;
                                func3       <= 3'b000;
                                func7       <= 7'b0000000;
                                exceptFlag  <= 1'b0//æœªå‘ç”Ÿå¼‚å¸?
                                csrRd       <= 1'b0;//ä¸éœ€è¦è¯»
                                csrWrOp     <= 2'b00;//ä¸éœ€è¦å†™
                            end
                            default: begin //csræŒ‡ä»¤
                                pcWr        <= 1'b0;
                                pcNowWr     <= 1'b0;
                                pcSel       <= 2'b01;
                                ramSel      <= 1'b0;
                                ramWr       <= 1'b0;
                                ramRd       <= 1'b0;
                                ramByte     <= func3[1:0];
                                irWr        <= 1'b0;
                                regDSel     <= 3'b001; //rd<-Cï¼? pc + immï¼?
                                immSel      <= IMM_N;
                                regWr       <= 1'b0; //mret ä¸ç”¨å†™å¯„å­˜å™¨
                                aluASel     <= 2'b11;
                                aluBSel     <= 2'b11;
                                func3       <= 3'b000;
                                func7       <= 7'b0000000;
                                exceptFlag  <= 1'b0;//æœªå‘ç”Ÿå¼‚å¸?
                                csrWrOp     <= funct3[1:0];//éœ?è¦å†™
                            end 
                        endcase
                    end
                    default : begin
                        pcWr        <= 1'b0;
                        pcNowWr     <= 1'b0;
                        pcSel       <= 2'b01;
                        ramSel      <= 1'b0;
                        ramWr       <= 1'b0;
                        ramRd       <= 1'b0;
                        ramByte     <= func3[1:0];
                        irWr        <= 1'b0;
                        regDSel     <= 3'b011;
                        immSel      <= IMM_N;
                        regWr       <= 1'b0;
                        aluASel     <= 2'bXX;
                        aluBSel     <= 2'bXX;
                        func3       <= 3'bXXX;
                        func7       <= 7'bXXXXXXX;
                    end
                endcase
            end
            EXC : begin //æ­¤å¤„è¿›è¡Œå¼‚å¸¸å¤„ç†
                pcWr        <= 1'b1; //ä¿®æ”¹PCå€¼ï¼ˆè·³è½¬åˆ°mtevcå¯¹åº”çš„åœ°å?ï¼?
                pcNowWr     <= 1'b0; //ä¸ä¿®æ”¹pcNow?ç”¨æ¥å­˜è¿›mepcé‡Œï¼Ÿ
                pcSel       <= 2'b10;//å¯¹åº”çš„å¼‚å¸¸å¤„ç†åœ°å?
                ramSel      <= 1'b0;
                ramWr       <= 1'b0;
                ramRd       <= 1'b0;
                ramByte     <= func3[1:0];//è¿™ä¸ªä¸œè¥¿åœ¨ä¸ç”¨çš„æ—¶å?™é»˜è®¤æ˜¯å¤šå°‘ï¼?
                irWr        <= 1'b0;
                regDSel     <= 3'b011; //è¿™ä¸ªæ—¶å?™ä¸ç”¨å†™å…¥å¯„å­˜å™¨
                immSel      <= IMM_N;
                regWr       <= 1'b0;
                aluASel     <= 2'b11;
                aluBSel     <= 2'b11;
                aluRI       <= 1'b0;
                func3       <= 3'b000;
                func7       <= 7'b0000000;
                exceptFlag  <= 1'b1//å‘ç”Ÿå¼‚å¸¸
                retFlag     <= 1'b0;//åªæœ‰mretæŒ‡ä»¤éœ?è¦?1'b1
                csrRd       <= 1'b0;//ä¸éœ€è¦è¯»
                csrWrOp     <= 2'b00;//ä¸éœ€è¦å†™
            end
            default : begin
                pcWr        <= 1'b0;
                pcNowWr     <= 1'b0;
                pcSel       <= 2'b01;
                ramSel      <= 1'b0;
                ramWr       <= 1'b0;
                ramRd       <= 1'b0;
                ramByte     <= 2'b11;
                irWr        <= 1'b0;
                regDSel     <= 3'b011;
                immSel      <= IMM_N;
                regWr       <= 1'b0;
                aluASel     <= 2'bXX;
                aluBSel     <= 2'bXX;
                func3       <= 3'bXXX;
                func7       <= 7'bXXXXXXX;
                csrRd       <= 1'b0;//ä¸éœ€è¦è¯»
                csrWrOp     <= 2'b00;//ä¸éœ€è¦å†™
            end
        endcase
    end

    /*always @(*) begin
    // Next Stage Gen.
        case (stage)
            IDLE :
                stageNext = IF;
            IF :
                stageNext = ID;
            ID  :
                case (opCode)
                    OP_R        : stageNext = EXE;
                    OP_I        : stageNext = EXE;
                    OP_L        : stageNext = EXE;
                    OP_S        : stageNext = EXE;
                    OP_B        : stageNext = EXE;
                    OP_JAL      : stageNext = EXE;
                    OP_JALR     : stageNext = EXE;
                    OP_LUI      : stageNext = WB;
                    OP_AUIPC    : stageNext = EXE;
                    default     : stageNext = ERR;
                endcase
            EXE : begin
                case (opCode)
                    OP_R        : stageNext = WB;
                    OP_I        : stageNext = WB;
                    OP_L        : stageNext = MEM;
                    OP_S        : stageNext = MEM;
                    OP_B        : stageNext = IF;
                    OP_JAL      : stageNext = IF;
                    OP_JALR     : stageNext = WB;
                    OP_AUIPC    : stageNext = WB;
                    default     : stageNext = ERR;
                endcase
            end
            MEM : begin
                case (opCode)
                    OP_L : stageNext = WB;
                    OP_S : stageNext = IF; 
                    default: stageNext = ERR;
                endcase
            end
            WB :
                stageNext = IF;
            default:
                stageNext = ERR;
        endcase
    end*/

    always @(*) begin
    // Next Stage Gen.
    mcauseIn = 32h'ffffffff
        case (stage)
            IDLE :
                stageNext = IF;
            IF :
                case ({addrFault, addrMisal})
                    2'b00       : stageNext = ID;
                    2'b01       : stageNext = EXC; mcauseIn = 32'h00000000; //instruction address misaligned
                    2'b10       : stageNext = EXC; mcauseIn = 32'h00000001; //instruction address fault
                    default: stageNext = ERR;
                endcase 
            ID  :
                case (opCode)
                    OP_R        : stageNext = EXE;
                    OP_I        : stageNext = EXE;
                    OP_L        : stageNext = EXE;
                    OP_S        : stageNext = EXE;
                    OP_B        : stageNext = EXE;
                    OP_JAL      : stageNext = EXE;
                    OP_JALR     : stageNext = EXE;
                    OP_LUI      : stageNext = WB;
                    OP_AUIPC    : stageNext = EXE;
                    OP_SYS      : 
                        case (funct3)
                            3'b000 : 
                                case (funct12)
                                    12'b000000000000 : begin stageNext = EXC; mcauseIn = 32'h00000008;end //environment call from U-mode
                                    12'b000000000001 : begin stageNext = EXC; mcauseIn = 32'h00000003;end //breakpoint
                                    12'b001100000010 : stageNext = WB; //mret
                                    default: stageNext = ERR; //å…¶ä»–æƒ…å†µåˆ™ä¸ºæœªå®šä¹‰æŒ‡ä»?
                                endcase
                            default: stageNext = WB; //csræŒ‡ä»¤
                        endcase
                    //OP_ECALL    : stageNext = EXC; mcauseIn = 32'h00000008; //environment call from U-mode
                    //OP_EBREAK   : stageNext = EXC; mcauseIn = 32'h00000003; //breakpoint
                    default     : begin stageNext = EXC; mcauseIn = 32'h00000002;end //illegal instruction
                endcase
            EXE : begin
                case (opCode)
                    OP_R        : stageNext = WB;
                    OP_I        : stageNext = WB;
                    OP_L        : stageNext = MEM;
                    OP_S        : stageNext = MEM;
                    OP_B        : stageNext = IF;
                    OP_JAL      : stageNext = IF;
                    OP_JALR     : stageNext = WB;
                    OP_AUIPC    : stageNext = WB;
                    default     : stageNext = ERR;
                endcase
            end
            MEM : begin
                case ({addrFault, addrMisal, opCode})
                    {2'b00, OP_L}       : stageNext = WB;
                    {2'b00, OP_S}       : stageNext = IF;
                    {2'b01, OP_L}       : begin stageNext = EXC; mcauseIn = 32'h00000004;end //load address misaligned
                    {2'b01, OP_S}       : begin stageNext = EXC; mcauseIn = 32'h00000006;end //store address misaligned
                    {2'b10, OP_L}       : begin stageNext = EXC; mcauseIn = 32'h00000005;end //load address fault
                    {2'b10, OP_S}       : begin stageNext = EXC; mcauseIn = 32'h00000007;end //store address fault
                    default: stageNext = ERR;
                endcase
            end
            WB :
                stageNext = IF;
            EXC :
                stageNext = IF;
            default:
                stageNext = ERR;
        endcase
    end

endmodule
