(pcb /home/thilo/devel/neomys/hardware/okey.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 19952.2 -12923.4 257548 -146548)
    )
    (via "Via[0-1]_1016:787.4_um")
    (rule
      (width 406.4)
      (clearance 101.7)
      (clearance 101.7 (type default_smd))
      (clearance 25.4 (type smd_smd))
    )
  )
  (placement
    (component "Housings_DIP:DIP-16_W7.62mm_LongPads"
      (place MUX_COL1 151130 -77470 front 90 (PN 4051))
      (place MUX_ROW1 129540 -43180 front 0 (PN 4051))
      (place U1 163830 -19050 front 270 (PN 4053))
      (place IC1 109220 -44450 front 0 (PN 4094N))
      (place IC2 83820 -62230 front 180 (PN 4094N))
    )
    (component Pin_Headers:Pin_Header_Straight_2x13
      (place P1 123190 -116840 front 90 (PN ROW_JMP))
      (place P2 123190 -123190 front 90 (PN CONN_02X13))
    )
    (component Pin_Headers:Pin_Header_Straight_2x03
      (place P3 179070 -19050 front 0 (PN CONN_02X03))
      (place P5 125730 -19050 front 0 (PN CONN_02X03))
    )
    (component Pin_Headers:Pin_Header_Straight_2x08
      (place P4 148590 -43180 front 0 (PN CONN_02X08))
    )
    (component Pin_Headers:Pin_Header_Straight_2x07
      (place PNL_ID1 173990 -60960 front 180 (PN CONN_02X07))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_LongPads"
      (place U2 190500 -77470 front 270 (PN 4024))
    )
    (component Pin_Headers:Pin_Header_Straight_2x10
      (place P6 96520 -41910 front 0 (PN CONN_02X10))
    )
    (component cherry:SW_PCB_4PIN
      (place SW1 120250 -138750 front 0 (PN MX_D))
      (place SW2 138750 -138750 front 0 (PN MX_D))
      (place SW3 157250 -138750 front 0 (PN MX_D))
      (place SW4 27750 -138750 front 0 (PN MX_D))
      (place SW5 46250 -138750 front 0 (PN MX_D))
      (place SW6 64750 -138750 front 0 (PN MX_D))
      (place SW7 83250 -138750 front 0 (PN MX_D))
      (place SW8 101750 -138750 front 0 (PN MX_D))
      (place SW9 175750 -138750 front 0 (PN MX_D))
      (place SW10 194250 -138750 front 0 (PN MX_D))
      (place SW11 212750 -138750 front 0 (PN MX_D))
      (place SW12 231250 -138750 front 0 (PN MX_D))
      (place SW13 249750 -138750 front 0 (PN MX_D))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM15mm
      (place D1 161290 -60960 front 180 (PN D))
      (place D2 161290 -58420 front 180 (PN D))
      (place D3 161290 -55880 front 180 (PN D))
      (place D4 161290 -53340 front 180 (PN D))
      (place D5 161290 -50800 front 180 (PN D))
      (place D6 161290 -48260 front 180 (PN D))
      (place D7 161290 -45720 front 180 (PN D))
      (place D8 161290 -43180 front 180 (PN D))
    )
  )
  (library
    (image "Housings_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 50  -1400 2450  -1400 -20250))
      (outline (path signal 50  9000 2450  9000 -20250))
      (outline (path signal 50  -1400 2450  9000 2450))
      (outline (path signal 50  -1400 -20250  9000 -20250))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -20075  7485 -18805))
      (outline (path signal 150  135 -20075  135 -18805))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -20075  7485 -20075))
      (outline (path signal 150  135 1025  -1150 1025))
      (pin Oval[A]Pad_2300x1600_um 1 0 0)
      (pin Oval[A]Pad_2300x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2300x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2300x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2300x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2300x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2300x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2300x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2300x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2300x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2300x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2300x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2300x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2300x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2300x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2300x1600_um 16 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x13
      (outline (path signal 50  -1750 1750  -1750 -32250))
      (outline (path signal 50  4300 1750  4300 -32250))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -32250  4300 -32250))
      (outline (path signal 150  3810 1270  3810 -31750))
      (outline (path signal 150  -1270 -1270  -1270 -31750))
      (outline (path signal 150  3810 -31750  -1270 -31750))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
    )
    (image Pin_Headers:Pin_Header_Straight_2x03
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1550 1550  0 1550))
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  4300 1750  4300 -6850))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -6850  4300 -6850))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1270 -6350  3810 -6350))
      (outline (path signal 150  3810 -6350  3810 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  3810 -1270  3810 1270))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_2x08
      (outline (path signal 50  -1750 1750  -1750 -19550))
      (outline (path signal 50  4300 1750  4300 -19550))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -19550  4300 -19550))
      (outline (path signal 150  3810 -19050  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -19050))
      (outline (path signal 150  3810 -19050  -1270 -19050))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
    )
    (image Pin_Headers:Pin_Header_Straight_2x07
      (outline (path signal 50  -1750 1750  -1750 -17000))
      (outline (path signal 50  4300 1750  4300 -17000))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -17000  4300 -17000))
      (outline (path signal 150  3810 -16510  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -16510))
      (outline (path signal 150  3810 -16510  -1270 -16510))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  -1400 2450  -1400 -17700))
      (outline (path signal 50  9000 2450  9000 -17700))
      (outline (path signal 50  -1400 2450  9000 2450))
      (outline (path signal 50  -1400 -17700  9000 -17700))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -17535  7485 -16265))
      (outline (path signal 150  135 -17535  135 -16265))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -17535  7485 -17535))
      (outline (path signal 150  135 1025  -1150 1025))
      (pin Oval[A]Pad_2300x1600_um 1 0 0)
      (pin Oval[A]Pad_2300x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2300x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2300x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2300x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2300x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2300x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2300x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2300x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2300x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2300x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2300x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2300x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2300x1600_um 14 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x10
      (outline (path signal 50  -1750 1750  -1750 -24650))
      (outline (path signal 50  4300 1750  4300 -24650))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -24650  4300 -24650))
      (outline (path signal 150  3810 -24130  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -24130))
      (outline (path signal 150  3810 -24130  -1270 -24130))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
    )
    (image cherry:SW_PCB_4PIN
      (outline (path signal 152.4  -7620 7620  7620 7620))
      (outline (path signal 152.4  7620 7620  7620 -7620))
      (outline (path signal 152.4  7620 -7620  -7620 -7620))
      (outline (path signal 152.4  -7620 -7620  -7620 7620))
      (outline (path signal 152.4  6350 0  6287.84 -392.452  6107.45 -746.487  5826.49 -1027.45
            5472.45 -1207.84  5080 -1270  4687.55 -1207.84  4333.51 -1027.45
            4052.55 -746.487  3872.16 -392.452  3810 0  3872.16 392.452
            4052.55 746.487  4333.51 1027.45  4687.55 1207.84  5080 1270
            5472.45 1207.84  5826.49 1027.45  6107.45 746.487  6287.84 392.452))
      (outline (path signal 152.4  -3810 0  -3872.16 -392.452  -4052.55 -746.487  -4333.51 -1027.45
            -4687.55 -1207.84  -5080 -1270  -5472.45 -1207.84  -5826.49 -1027.45
            -6107.45 -746.487  -6287.84 -392.452  -6350 0  -6287.84 392.452
            -6107.45 746.487  -5826.49 1027.45  -5472.45 1207.84  -5080 1270
            -4687.55 1207.84  -4333.51 1027.45  -4052.55 746.487  -3872.16 392.452))
      (outline (path signal 152.4  -2349.5 1016  -1016 2349.5))
      (outline (path signal 152.4  -1016 2349.5  1016 2349.5))
      (outline (path signal 152.4  1016 2349.5  2349.5 1016))
      (outline (path signal 152.4  2349.5 1016  2349.5 -1016))
      (outline (path signal 152.4  2349.5 -1016  1016 -2349.5))
      (outline (path signal 152.4  1016 -2349.5  -1016 -2349.5))
      (outline (path signal 152.4  -1016 -2349.5  -2349.5 -1016))
      (outline (path signal 152.4  -2349.5 -1016  -2349.5 1016))
      (pin Round[A]Pad_2667_um 1 2540 5080)
      (pin Round[A]Pad_2667_um 2 -3810 2540)
      (pin Oval[A]Pad_1905x2159_um 3 -3810 -5080)
      (pin Rect[A]Pad_1905x2159_um 4 3810 -5080)
      (keepout "" (circle F.Cu 1701.8 5080 0))
      (keepout "" (circle B.Cu 1701.8 5080 0))
      (keepout "" (circle F.Cu 1701.8 -5080 0))
      (keepout "" (circle B.Cu 1701.8 -5080 0))
      (keepout "" (circle F.Cu 3987.8))
      (keepout "" (circle B.Cu 3987.8))
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM15mm
      (outline (path signal 150  -5080 1270  -5080 -1270))
      (outline (path signal 150  -5080 -1270  5080 -1270))
      (outline (path signal 150  5080 -1270  5080 1270))
      (outline (path signal 150  5080 1270  -5080 1270))
      (outline (path signal 150  6350 0  5080 0))
      (outline (path signal 150  -6350 0  -5080 0))
      (pin Round[A]Pad_1998.98_um 1 -7500 0)
      (pin Round[A]Pad_1998.98_um 2 7500 0)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_2667_um
      (shape (circle F.Cu 2667))
      (shape (circle B.Cu 2667))
      (attach off)
    )
    (padstack Oval[A]Pad_2300x1600_um
      (shape (path F.Cu 1600  -350 0  350 0))
      (shape (path B.Cu 1600  -350 0  350 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2159_um
      (shape (path F.Cu 1905  0 -127  0 127))
      (shape (path B.Cu 1905  0 -127  0 127))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2159_um
      (shape (rect F.Cu -952.5 -1079.5 952.5 1079.5))
      (shape (rect B.Cu -952.5 -1079.5 952.5 1079.5))
      (attach off)
    )
    (padstack "Via[0-1]_1016:787.4_um"
      (shape (circle F.Cu 1016))
      (shape (circle B.Cu 1016))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad2)"
      (pins MUX_COL1-13 P4-16 D1-2)
    )
    (net "Net-(D1-Pad1)"
      (pins PNL_ID1-2 D1-1)
    )
    (net "Net-(D2-Pad2)"
      (pins MUX_COL1-14 P4-14 D2-2)
    )
    (net "Net-(D3-Pad2)"
      (pins MUX_COL1-15 P4-12 D3-2)
    )
    (net "Net-(D4-Pad2)"
      (pins MUX_COL1-12 P4-10 D4-2)
    )
    (net "Net-(D5-Pad2)"
      (pins MUX_COL1-1 P4-8 D5-2)
    )
    (net "Net-(D6-Pad2)"
      (pins MUX_COL1-5 P4-6 D6-2)
    )
    (net "Net-(D7-Pad2)"
      (pins MUX_COL1-2 P4-4 D7-2)
    )
    (net "Net-(D8-Pad2)"
      (pins MUX_COL1-4 P4-2 D8-2)
    )
    (net "Net-(MUX_COL1-Pad3)"
      (pins MUX_COL1-3 U1-2)
    )
    (net GND
      (pins MUX_COL1-6 MUX_COL1-7 MUX_ROW1-3 MUX_ROW1-6 MUX_ROW1-7 P3-5 P5-5 U1-6
        U1-7 U2-7 P6-2 P6-19)
    )
    (net VSS
      (pins MUX_COL1-8 MUX_ROW1-8 U1-8)
    )
    (net "Net-(MUX_COL1-Pad9)"
      (pins MUX_COL1-9 U2-4)
    )
    (net "Net-(MUX_COL1-Pad10)"
      (pins MUX_COL1-10 U2-5)
    )
    (net "Net-(MUX_COL1-Pad11)"
      (pins MUX_COL1-11 U2-6)
    )
    (net VDD
      (pins MUX_COL1-16 MUX_ROW1-16 P3-2 P5-2 U1-16 IC1-15 IC2-15 P6-1 P6-20)
    )
    (net "Net-(MUX_ROW1-Pad1)"
      (pins MUX_ROW1-1 P4-7)
    )
    (net "Net-(MUX_ROW1-Pad2)"
      (pins MUX_ROW1-2 P4-3)
    )
    (net "Net-(MUX_ROW1-Pad5)"
      (pins MUX_ROW1-5 P4-5)
    )
    (net "Net-(MUX_ROW1-Pad9)"
      (pins MUX_ROW1-9 U2-9)
    )
    (net "Net-(MUX_ROW1-Pad10)"
      (pins MUX_ROW1-10 U2-11)
    )
    (net "Net-(MUX_ROW1-Pad11)"
      (pins MUX_ROW1-11 U2-12)
    )
    (net "Net-(MUX_ROW1-Pad12)"
      (pins MUX_ROW1-12 P4-9)
    )
    (net "Net-(MUX_ROW1-Pad13)"
      (pins MUX_ROW1-13 P4-15)
    )
    (net "Net-(MUX_ROW1-Pad14)"
      (pins MUX_ROW1-14 P4-13)
    )
    (net "Net-(MUX_ROW1-Pad15)"
      (pins MUX_ROW1-15 P4-11)
    )
    (net "Net-(P1-Pad1)"
      (pins P1-1 P2-2)
    )
    (net "Net-(P1-Pad3)"
      (pins P1-3 P2-4)
    )
    (net "Net-(P1-Pad5)"
      (pins P1-5 P2-6)
    )
    (net "Net-(P1-Pad7)"
      (pins P1-7 P2-8)
    )
    (net "Net-(P1-Pad9)"
      (pins P1-9 P2-10)
    )
    (net "Net-(P1-Pad11)"
      (pins P1-11 P2-12)
    )
    (net "Net-(P1-Pad13)"
      (pins P1-13 P2-14)
    )
    (net "Net-(P1-Pad15)"
      (pins P1-15 P2-16)
    )
    (net "Net-(P1-Pad17)"
      (pins P1-17 P2-18)
    )
    (net "Net-(P1-Pad19)"
      (pins P1-19 P2-20)
    )
    (net "Net-(P1-Pad21)"
      (pins P1-21 P2-22)
    )
    (net "Net-(P1-Pad23)"
      (pins P1-23 P2-24)
    )
    (net "Net-(P1-Pad25)"
      (pins P1-25 P2-26)
    )
    (net "Net-(P3-Pad3)"
      (pins P3-3 P5-3 U2-2)
    )
    (net "Net-(P3-Pad4)"
      (pins P3-4 U1-15)
    )
    (net "Net-(P3-Pad6)"
      (pins P3-6 U1-14)
    )
    (net "Net-(P5-Pad4)"
      (pins P5-4 U1-1)
    )
    (net "Net-(P5-Pad6)"
      (pins P5-6 U1-13)
    )
    (net "Net-(D2-Pad1)"
      (pins PNL_ID1-4 D2-1)
    )
    (net "Net-(D3-Pad1)"
      (pins PNL_ID1-6 D3-1)
    )
    (net "Net-(D4-Pad1)"
      (pins PNL_ID1-8 D4-1)
    )
    (net "Net-(D5-Pad1)"
      (pins PNL_ID1-10 D5-1)
    )
    (net "Net-(D6-Pad1)"
      (pins PNL_ID1-12 D6-1)
    )
    (net "Net-(D7-Pad1)"
      (pins PNL_ID1-14 D7-1)
    )
    (net "Net-(D8-Pad1)"
      (pins MUX_ROW1-4 PNL_ID1-1 PNL_ID1-3 PNL_ID1-5 PNL_ID1-7 PNL_ID1-9 PNL_ID1-11
        PNL_ID1-13 D8-1)
    )
    (net "Net-(IC1-Pad1)"
      (pins U1-10 U1-11 U2-3 IC1-1 IC2-1)
    )
    (net "Net-(IC1-Pad2)"
      (pins P3-1 P5-1 IC1-2)
    )
    (net "Net-(IC1-Pad3)"
      (pins U1-12 U2-1 IC1-3 IC2-3)
    )
    (net "Net-(IC1-Pad4)"
      (pins IC1-4 P6-4)
    )
    (net "Net-(IC1-Pad5)"
      (pins IC1-5 P6-6)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC1-6 P6-8)
    )
    (net "Net-(IC1-Pad7)"
      (pins IC1-7 P6-10)
    )
    (net "Net-(IC1-Pad9)"
      (pins IC1-9 IC2-2)
    )
    (net "Net-(IC1-Pad11)"
      (pins IC1-11 P6-18)
    )
    (net "Net-(IC1-Pad12)"
      (pins IC1-12 P6-16)
    )
    (net "Net-(IC1-Pad13)"
      (pins IC1-13 P6-14)
    )
    (net "Net-(IC1-Pad14)"
      (pins IC1-14 P6-12)
    )
    (net "Net-(IC2-Pad4)"
      (pins IC2-4 P6-17)
    )
    (net "Net-(IC2-Pad5)"
      (pins IC2-5 P6-15)
    )
    (net "Net-(IC2-Pad6)"
      (pins IC2-6 P6-13)
    )
    (net "Net-(IC2-Pad7)"
      (pins IC2-7 P6-11)
    )
    (net "Net-(IC2-Pad11)"
      (pins IC2-11 P6-3)
    )
    (net "Net-(IC2-Pad12)"
      (pins IC2-12 P6-5)
    )
    (net "Net-(IC2-Pad13)"
      (pins IC2-13 P6-7)
    )
    (net "Net-(IC2-Pad14)"
      (pins IC2-14 P6-9)
    )
    (net "Net-(P1-Pad10)"
      (pins P1-2 P1-4 P1-6 P1-8 P1-10 P1-12 P1-14 P1-16 P1-18 P1-20 P1-22 P1-24 P1-26
        SW1-4 SW2-4 SW3-4 SW4-4 SW5-4 SW6-4 SW7-4 SW8-4 SW9-4 SW10-4 SW11-4 SW12-4
        SW13-4)
    )
    (net "Net-(P2-Pad1)"
      (pins P2-1 SW4-1)
    )
    (net "Net-(P2-Pad3)"
      (pins P2-3 SW5-1)
    )
    (net "Net-(P2-Pad5)"
      (pins P2-5 SW6-1)
    )
    (net "Net-(P2-Pad7)"
      (pins P2-7 SW7-1)
    )
    (net "Net-(P2-Pad9)"
      (pins P2-9 SW8-1)
    )
    (net "Net-(P2-Pad11)"
      (pins P2-11 SW1-1)
    )
    (net "Net-(P2-Pad13)"
      (pins P2-13 SW2-1)
    )
    (net "Net-(P2-Pad15)"
      (pins P2-15 SW3-1)
    )
    (net "Net-(P2-Pad17)"
      (pins P2-17 SW9-1)
    )
    (net "Net-(P2-Pad19)"
      (pins P2-19 SW10-1)
    )
    (net "Net-(P2-Pad21)"
      (pins P2-21 SW11-1)
    )
    (net "Net-(P2-Pad23)"
      (pins P2-23 SW12-1)
    )
    (net "Net-(P2-Pad25)"
      (pins P2-25 SW13-1)
    )
    (net "Net-(SW1-Pad2)"
      (pins SW1-2 SW1-3)
    )
    (net "Net-(SW2-Pad2)"
      (pins SW2-2 SW2-3)
    )
    (net "Net-(SW3-Pad2)"
      (pins SW3-2 SW3-3)
    )
    (net "Net-(SW4-Pad2)"
      (pins SW4-2 SW4-3)
    )
    (net "Net-(SW5-Pad2)"
      (pins SW5-2 SW5-3)
    )
    (net "Net-(SW6-Pad2)"
      (pins SW6-2 SW6-3)
    )
    (net "Net-(SW7-Pad2)"
      (pins SW7-2 SW7-3)
    )
    (net "Net-(SW8-Pad2)"
      (pins SW8-2 SW8-3)
    )
    (net "Net-(SW9-Pad2)"
      (pins SW9-2 SW9-3)
    )
    (net "Net-(SW10-Pad2)"
      (pins SW10-2 SW10-3)
    )
    (net "Net-(SW11-Pad2)"
      (pins SW11-2 SW11-3)
    )
    (net "Net-(SW12-Pad2)"
      (pins SW12-2 SW12-3)
    )
    (net "Net-(SW13-Pad2)"
      (pins SW13-2 SW13-3)
    )
    (class kicad_default "" GND "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)"
      "Net-(D2-Pad2)" "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(D4-Pad1)" "Net-(D4-Pad2)"
      "Net-(D5-Pad1)" "Net-(D5-Pad2)" "Net-(D6-Pad1)" "Net-(D6-Pad2)" "Net-(D7-Pad1)"
      "Net-(D7-Pad2)" "Net-(D8-Pad1)" "Net-(D8-Pad2)" "Net-(IC1-Pad1)" "Net-(IC1-Pad10)"
      "Net-(IC1-Pad11)" "Net-(IC1-Pad12)" "Net-(IC1-Pad13)" "Net-(IC1-Pad14)"
      "Net-(IC1-Pad2)" "Net-(IC1-Pad3)" "Net-(IC1-Pad4)" "Net-(IC1-Pad5)"
      "Net-(IC1-Pad6)" "Net-(IC1-Pad7)" "Net-(IC1-Pad9)" "Net-(IC2-Pad10)"
      "Net-(IC2-Pad11)" "Net-(IC2-Pad12)" "Net-(IC2-Pad13)" "Net-(IC2-Pad14)"
      "Net-(IC2-Pad4)" "Net-(IC2-Pad5)" "Net-(IC2-Pad6)" "Net-(IC2-Pad7)"
      "Net-(IC2-Pad9)" "Net-(MUX_COL1-Pad10)" "Net-(MUX_COL1-Pad11)" "Net-(MUX_COL1-Pad3)"
      "Net-(MUX_COL1-Pad9)" "Net-(MUX_ROW1-Pad1)" "Net-(MUX_ROW1-Pad10)" "Net-(MUX_ROW1-Pad11)"
      "Net-(MUX_ROW1-Pad12)" "Net-(MUX_ROW1-Pad13)" "Net-(MUX_ROW1-Pad14)"
      "Net-(MUX_ROW1-Pad15)" "Net-(MUX_ROW1-Pad2)" "Net-(MUX_ROW1-Pad5)" "Net-(MUX_ROW1-Pad9)"
      "Net-(P1-Pad1)" "Net-(P1-Pad10)" "Net-(P1-Pad11)" "Net-(P1-Pad12)" "Net-(P1-Pad13)"
      "Net-(P1-Pad14)" "Net-(P1-Pad15)" "Net-(P1-Pad16)" "Net-(P1-Pad17)"
      "Net-(P1-Pad18)" "Net-(P1-Pad19)" "Net-(P1-Pad2)" "Net-(P1-Pad20)" "Net-(P1-Pad21)"
      "Net-(P1-Pad22)" "Net-(P1-Pad23)" "Net-(P1-Pad24)" "Net-(P1-Pad25)"
      "Net-(P1-Pad26)" "Net-(P1-Pad3)" "Net-(P1-Pad4)" "Net-(P1-Pad5)" "Net-(P1-Pad6)"
      "Net-(P1-Pad7)" "Net-(P1-Pad8)" "Net-(P1-Pad9)" "Net-(P2-Pad1)" "Net-(P2-Pad11)"
      "Net-(P2-Pad13)" "Net-(P2-Pad15)" "Net-(P2-Pad17)" "Net-(P2-Pad19)"
      "Net-(P2-Pad21)" "Net-(P2-Pad23)" "Net-(P2-Pad25)" "Net-(P2-Pad3)" "Net-(P2-Pad5)"
      "Net-(P2-Pad7)" "Net-(P2-Pad9)" "Net-(P3-Pad1)" "Net-(P3-Pad3)" "Net-(P3-Pad4)"
      "Net-(P3-Pad6)" "Net-(P4-Pad1)" "Net-(P5-Pad4)" "Net-(P5-Pad6)" "Net-(SW1-Pad2)"
      "Net-(SW10-Pad2)" "Net-(SW11-Pad2)" "Net-(SW12-Pad2)" "Net-(SW13-Pad2)"
      "Net-(SW2-Pad2)" "Net-(SW3-Pad2)" "Net-(SW4-Pad2)" "Net-(SW5-Pad2)"
      "Net-(SW6-Pad2)" "Net-(SW7-Pad2)" "Net-(SW8-Pad2)" "Net-(SW9-Pad2)"
      "Net-(U1-Pad10)" "Net-(U1-Pad12)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)"
      "Net-(U1-Pad9)" "Net-(U2-Pad14)" VDD VSS
      (circuit
        (use_via Via[0-1]_1016:787.4_um)
      )
      (rule
        (width 406.4)
        (clearance 101.7)
      )
    )
  )
  (wiring
  )
)
