<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://118.25.122.94:8080/"/>
  <updated>2019-08-14T06:07:44.073Z</updated>
  <id>http://118.25.122.94:8080/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>uvm_barrier使用~</title>
    <link href="http://118.25.122.94:8080/2019/08/14/uvm-barrier%E4%BD%BF%E7%94%A8/"/>
    <id>http://118.25.122.94:8080/2019/08/14/uvm-barrier使用/</id>
    <published>2019-08-14T06:04:28.000Z</published>
    <updated>2019-08-14T06:07:44.073Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;UVM提供uvm_barrier对多个组件进行同步协调，同时为了解决组件独立运作的封闭性需要，定义了新的类uvm_barrier_pool来全局管理uvm_barrier对象。&lt;/p&gt;
&lt;p&gt;uvm_barrier
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Wait for Interface Signals in UVM</title>
    <link href="http://118.25.122.94:8080/2019/08/13/Wait-for-Interface-Signals-in-UVM/"/>
    <id>http://118.25.122.94:8080/2019/08/13/Wait-for-Interface-Signals-in-UVM/</id>
    <published>2019-08-13T01:35:20.000Z</published>
    <updated>2019-08-13T01:36:20.396Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;In normal scenarios the synchronization of hardware events, like clocks, resets, error signals, interrupts etc., primarily takes place
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Interrupt Handling in UVM</title>
    <link href="http://118.25.122.94:8080/2019/08/13/Interrupt-Handling-in-UVM/"/>
    <id>http://118.25.122.94:8080/2019/08/13/Interrupt-Handling-in-UVM/</id>
    <published>2019-08-13T01:32:37.000Z</published>
    <updated>2019-08-13T01:33:52.952Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;&lt;strong&gt;Interrupt handling&lt;/strong&gt; is a well known feature of any SoC which usually comprises of CPU, Bus Fabric, several Controllers,
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How to handle Reset in UVM?</title>
    <link href="http://118.25.122.94:8080/2019/08/13/How-to-handle-Reset-in-UVM/"/>
    <id>http://118.25.122.94:8080/2019/08/13/How-to-handle-Reset-in-UVM/</id>
    <published>2019-08-13T01:27:15.000Z</published>
    <updated>2019-08-13T01:34:43.747Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;1-Introduction&quot;&gt;&lt;a href=&quot;#1-Introduction&quot; class=&quot;headerlink&quot; title=&quot;1) Introduction:&quot;&gt;&lt;/a&gt;1) Introduction:&lt;/h2&gt;&lt;p&gt;One of the
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>UVM-1.2中弃用的功能</title>
    <link href="http://118.25.122.94:8080/2019/08/13/UVM-1-2%E4%B8%AD%E5%BC%83%E7%94%A8%E7%9A%84%E5%8A%9F%E8%83%BD/"/>
    <id>http://118.25.122.94:8080/2019/08/13/UVM-1-2中弃用的功能/</id>
    <published>2019-08-13T01:18:49.000Z</published>
    <updated>2019-08-13T01:19:48.814Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;There are many features which are deprecated in latest &lt;strong&gt;&lt;em&gt;UVM 1.2 standard&lt;/em&gt;&lt;/strong&gt;. If you’re switching to use UVM 1.2 in
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>awk使用频率最多的用法总结</title>
    <link href="http://118.25.122.94:8080/2019/08/09/awk%E4%BD%BF%E7%94%A8%E9%A2%91%E7%8E%87%E6%9C%80%E5%A4%9A%E7%9A%84%E7%94%A8%E6%B3%95%E6%80%BB%E7%BB%93/"/>
    <id>http://118.25.122.94:8080/2019/08/09/awk使用频率最多的用法总结/</id>
    <published>2019-08-09T08:56:16.000Z</published>
    <updated>2019-08-09T08:59:03.511Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;&lt;code&gt;awk&lt;/code&gt;是处理文本文件的一个应用程序，几乎所有 Linux 系统都自带这个程序。&lt;/p&gt;
&lt;p&gt;它依次处理文件的每一行，并读取里面的每一个字段。对于日志、CSV
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://118.25.122.94:8080/categories/Linux/"/>
    
    
      <category term="shell" scheme="http://118.25.122.94:8080/tags/shell/"/>
    
      <category term="awk" scheme="http://118.25.122.94:8080/tags/awk/"/>
    
  </entry>
  
  <entry>
    <title>xargs妙用~</title>
    <link href="http://118.25.122.94:8080/2019/08/08/xargs%E5%A6%99%E7%94%A8/"/>
    <id>http://118.25.122.94:8080/2019/08/08/xargs妙用/</id>
    <published>2019-08-08T06:05:02.000Z</published>
    <updated>2019-08-08T06:06:52.193Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;一、标准输入与管道命令&quot;&gt;&lt;a href=&quot;#一、标准输入与管道命令&quot; class=&quot;headerlink&quot; title=&quot;一、标准输入与管道命令&quot;&gt;&lt;/a&gt;一、标准输入与管道命令&lt;/h2&gt;&lt;p&gt;Unix
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://118.25.122.94:8080/categories/Linux/"/>
    
    
      <category term="shell" scheme="http://118.25.122.94:8080/tags/shell/"/>
    
      <category term="xargs" scheme="http://118.25.122.94:8080/tags/xargs/"/>
    
  </entry>
  
  <entry>
    <title>Chisel的BDD测试</title>
    <link href="http://118.25.122.94:8080/2019/07/25/Chisel%E7%9A%84BDD%E6%B5%8B%E8%AF%95/"/>
    <id>http://118.25.122.94:8080/2019/07/25/Chisel的BDD测试/</id>
    <published>2019-07-25T08:34:56.000Z</published>
    <updated>2019-07-25T08:47:37.628Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;SV的CRV，Chisel的BDD！&quot;&gt;&lt;a href=&quot;#SV的CRV，Chisel的BDD！&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>RawModule定制化~</title>
    <link href="http://118.25.122.94:8080/2019/07/18/RawModule%E5%AE%9A%E5%88%B6%E5%8C%96/"/>
    <id>http://118.25.122.94:8080/2019/07/18/RawModule定制化/</id>
    <published>2019-07-18T02:05:19.000Z</published>
    <updated>2019-07-18T02:09:18.185Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;恼人的io-xx，定制化才是最好的&quot;&gt;&lt;a href=&quot;#恼人的io-xx，定制化才是最好的&quot; class=&quot;headerlink&quot; title=&quot;恼人的io_xx，定制化才是最好的~&quot;&gt;&lt;/a&gt;恼人的io_xx，定制化才是最好的~&lt;/h4&gt;&lt;figure
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel引入敏捷迭代测试~</title>
    <link href="http://118.25.122.94:8080/2019/07/17/Chisel%E5%BC%95%E5%85%A5%E6%95%8F%E6%8D%B7%E8%BF%AD%E4%BB%A3%E6%B5%8B%E8%AF%95/"/>
    <id>http://118.25.122.94:8080/2019/07/17/Chisel引入敏捷迭代测试/</id>
    <published>2019-07-17T06:48:41.000Z</published>
    <updated>2019-07-17T07:02:23.678Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;引入多种高级语言的测试套件功能&quot;&gt;&lt;a href=&quot;#引入多种高级语言的测试套件功能&quot; class=&quot;headerlink&quot; title=&quot;引入多种高级语言的测试套件功能~&quot;&gt;&lt;/a&gt;引入多种高级语言的测试套件功能~&lt;/h4&gt;&lt;figure
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel设计规范</title>
    <link href="http://118.25.122.94:8080/2019/07/17/Chisel%E8%AE%BE%E8%AE%A1%E8%A7%84%E8%8C%83/"/>
    <id>http://118.25.122.94:8080/2019/07/17/Chisel设计规范/</id>
    <published>2019-07-17T01:27:52.000Z</published>
    <updated>2019-07-17T02:14:07.437Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h1 id=&quot;chisel设计规范&quot;&gt;&lt;a href=&quot;#chisel设计规范&quot; class=&quot;headerlink&quot; title=&quot;chisel设计规范&quot;&gt;&lt;/a&gt;chisel设计规范&lt;/h1&gt;&lt;h2 id=&quot;Overall-goal&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Queue,Valid等使用</title>
    <link href="http://118.25.122.94:8080/2019/07/16/Queue-Valid%E7%AD%89%E4%BD%BF%E7%94%A8/"/>
    <id>http://118.25.122.94:8080/2019/07/16/Queue-Valid等使用/</id>
    <published>2019-07-16T10:31:47.000Z</published>
    <updated>2019-07-16T10:45:52.794Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;Queue等抽象类型使用&quot;&gt;&lt;a href=&quot;#Queue等抽象类型使用&quot; class=&quot;headerlink&quot; title=&quot;Queue等抽象类型使用&quot;&gt;&lt;/a&gt;Queue等抽象类型使用&lt;/h4&gt;&lt;ol&gt;
&lt;li&gt;&lt;strong&gt;Queue&lt;/strong&gt;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>向量IO的Slice赋值</title>
    <link href="http://118.25.122.94:8080/2019/07/16/%E5%90%91%E9%87%8FIO%E7%9A%84Slice%E8%B5%8B%E5%80%BC/"/>
    <id>http://118.25.122.94:8080/2019/07/16/向量IO的Slice赋值/</id>
    <published>2019-07-16T01:26:22.000Z</published>
    <updated>2019-07-16T02:03:07.563Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;IO端口切片选择方法&quot;&gt;&lt;a href=&quot;#IO端口切片选择方法&quot; class=&quot;headerlink&quot; title=&quot;IO端口切片选择方法&quot;&gt;&lt;/a&gt;IO端口切片选择方法&lt;/h4&gt;&lt;figure class=&quot;hljs highlight
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel多Module级联</title>
    <link href="http://118.25.122.94:8080/2019/07/15/Chisel%E5%A4%9AModule%E7%BA%A7%E8%81%94/"/>
    <id>http://118.25.122.94:8080/2019/07/15/Chisel多Module级联/</id>
    <published>2019-07-15T07:25:40.000Z</published>
    <updated>2019-07-15T07:28:42.658Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;多模块等可以通过各种map，reduce，fold方法实现&quot;&gt;&lt;a href=&quot;#多模块等可以通过各种map，reduce，fold方法实现&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>实现Inout端口~</title>
    <link href="http://118.25.122.94:8080/2019/07/15/%E5%AE%9E%E7%8E%B0Inout%E7%AB%AF%E5%8F%A3/"/>
    <id>http://118.25.122.94:8080/2019/07/15/实现Inout端口/</id>
    <published>2019-07-15T06:55:26.000Z</published>
    <updated>2019-07-15T06:58:35.646Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;verilog的inout实现相对麻烦点，采用Analog&quot;&gt;&lt;a href=&quot;#verilog的inout实现相对麻烦点，采用Analog&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel在生成Verilog时如何保留所有变量名?</title>
    <link href="http://118.25.122.94:8080/2019/07/15/Chisel%E5%9C%A8%E7%94%9F%E6%88%90Verilog%E6%97%B6%E5%A6%82%E4%BD%95%E4%BF%9D%E7%95%99%E6%89%80%E6%9C%89%E5%8F%98%E9%87%8F%E5%90%8D/"/>
    <id>http://118.25.122.94:8080/2019/07/15/Chisel在生成Verilog时如何保留所有变量名/</id>
    <published>2019-07-15T06:51:55.000Z</published>
    <updated>2019-07-15T06:53:04.798Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;There are several reasons why a name may be disappearing.&lt;/p&gt;
&lt;h2 id=&quot;Constant-Propagation&quot;&gt;&lt;a href=&quot;#Constant-Propagation&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>快速使用已有的IP模块并嵌入Chisel中</title>
    <link href="http://118.25.122.94:8080/2019/07/15/%E5%BF%AB%E9%80%9F%E4%BD%BF%E7%94%A8%E5%B7%B2%E6%9C%89%E7%9A%84IP%E6%A8%A1%E5%9D%97%E5%B9%B6%E5%B5%8C%E5%85%A5Chisel%E4%B8%AD/"/>
    <id>http://118.25.122.94:8080/2019/07/15/快速使用已有的IP模块并嵌入Chisel中/</id>
    <published>2019-07-15T01:52:30.000Z</published>
    <updated>2019-07-15T02:06:54.641Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;在ASIC-FPGA中有很多现成的IP，快速调用方法&quot;&gt;&lt;a href=&quot;#在ASIC-FPGA中有很多现成的IP，快速调用方法&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel模块多端口可配置</title>
    <link href="http://118.25.122.94:8080/2019/07/14/Chisel%E6%A8%A1%E5%9D%97%E5%A4%9A%E7%AB%AF%E5%8F%A3%E5%8F%AF%E9%85%8D%E7%BD%AE/"/>
    <id>http://118.25.122.94:8080/2019/07/14/Chisel模块多端口可配置/</id>
    <published>2019-07-14T02:54:34.000Z</published>
    <updated>2019-07-15T02:03:48.893Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;从命令行切到IJ-IDE了，提高下coding效率&quot;&gt;&lt;a href=&quot;#从命令行切到IJ-IDE了，提高下coding效率&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel模块多端口扩展</title>
    <link href="http://118.25.122.94:8080/2019/07/14/Chisel%E6%A8%A1%E5%9D%97%E5%A4%9A%E7%AB%AF%E5%8F%A3%E6%89%A9%E5%B1%95/"/>
    <id>http://118.25.122.94:8080/2019/07/14/Chisel模块多端口扩展/</id>
    <published>2019-07-14T01:55:58.000Z</published>
    <updated>2019-07-14T02:06:58.521Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;端口可以继承也可以通过实验性的MultiIOModule进行扩展&quot;&gt;&lt;a href=&quot;#端口可以继承也可以通过实验性的MultiIOModule进行扩展&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>快速迭代开发SpiMaster新功能~</title>
    <link href="http://118.25.122.94:8080/2019/07/12/%E5%BF%AB%E9%80%9F%E8%BF%AD%E4%BB%A3%E5%BC%80%E5%8F%91SpiMaster%E6%96%B0%E5%8A%9F%E8%83%BD/"/>
    <id>http://118.25.122.94:8080/2019/07/12/快速迭代开发SpiMaster新功能/</id>
    <published>2019-07-12T09:43:20.000Z</published>
    <updated>2019-07-12T09:54:36.089Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;新需求太多，改动多，Chisel通过多种方法进行快速迭代生成代码，如下例子新需求：SpiMaster需要把读取的数据延迟可配&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
</feed>
