
---------- Begin Simulation Statistics ----------
final_tick                                33324459500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188804                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482964                       # Number of bytes of host memory used
host_op_rate                                   366580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.02                       # Real time elapsed on the host
host_tick_rate                              382951857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16429713                       # Number of instructions simulated
sim_ops                                      31899808                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033324                       # Number of seconds simulated
sim_ticks                                 33324459500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               86                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              279                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                13                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             96                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              83                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    279                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6429713                       # Number of instructions committed
system.cpu0.committedOps                     12983428                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             10.365767                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3445853                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1582542                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        21665                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     933504                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          512                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       41993139                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.096471                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3250316                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          612                       # TLB misses on write requests
system.cpu0.numCycles                        66648910                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             362375      2.79%      2.79% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               10125048     77.98%     80.78% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   955      0.01%     80.78% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  92359      0.71%     81.49% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                14661      0.11%     81.61% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.61% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.02%     81.62% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.62% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.62% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.62% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.62% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.62% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 14424      0.11%     81.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 49991      0.39%     82.12% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  2922      0.02%     82.14% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 49964      0.38%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                46830      0.36%     82.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                3595      0.03%     82.92% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.92% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              634      0.00%     82.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             4505      0.03%     82.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1237692      9.53%     92.49% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               848465      6.53%     99.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            88032      0.68%     99.70% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38798      0.30%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                12983428                       # Class of committed instruction
system.cpu0.tickCycles                       24655771                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   86                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.664892                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503194                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32908                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1229                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34150694                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.150040                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366252                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          230                       # TLB misses on write requests
system.cpu1.numCycles                        66648919                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32498225                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       274385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        549794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3200276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18202                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6400617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18202                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             221099                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63470                       # Transaction distribution
system.membus.trans_dist::CleanEvict           210915                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54310                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221099                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       825203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       825203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 825203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21688256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21688256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21688256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            275409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  275409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              275409                       # Request fanout histogram
system.membus.reqLayer4.occupancy           864561000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1483387000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2601527                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2601527                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2601527                       # number of overall hits
system.cpu0.icache.overall_hits::total        2601527                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       648630                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        648630                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       648630                       # number of overall misses
system.cpu0.icache.overall_misses::total       648630                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  18330414500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18330414500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  18330414500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18330414500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3250157                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3250157                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3250157                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3250157                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.199569                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.199569                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.199569                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.199569                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28260.201502                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28260.201502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28260.201502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28260.201502                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       648613                       # number of writebacks
system.cpu0.icache.writebacks::total           648613                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       648630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       648630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       648630                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       648630                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  17681785500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  17681785500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  17681785500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  17681785500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.199569                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.199569                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.199569                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.199569                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27260.203043                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27260.203043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27260.203043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27260.203043                       # average overall mshr miss latency
system.cpu0.icache.replacements                648613                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2601527                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2601527                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       648630                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       648630                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  18330414500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18330414500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3250157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3250157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.199569                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.199569                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28260.201502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28260.201502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       648630                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       648630                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  17681785500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  17681785500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.199569                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.199569                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27260.203043                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27260.203043                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999590                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3250156                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           648629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.010809                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999590                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26649885                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26649885                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2078141                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2078141                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2079046                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2079046                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       336608                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        336608                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       337757                       # number of overall misses
system.cpu0.dcache.overall_misses::total       337757                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  12873577000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12873577000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  12873577000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12873577000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2414749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2414749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2416803                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2416803                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139397                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139397                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139754                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38245.012002                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38245.012002                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38114.908055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38114.908055                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       136445                       # number of writebacks
system.cpu0.dcache.writebacks::total           136445                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        58915                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        58915                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        58915                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        58915                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       277693                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       277693                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       278731                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       278731                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10432058500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10432058500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10499555000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10499555000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.114999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.114999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.115330                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.115330                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 37566.876011                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37566.876011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 37669.132605                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37669.132605                       # average overall mshr miss latency
system.cpu0.dcache.replacements                278715                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1315306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1315306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       211839                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       211839                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   8730768500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8730768500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1527145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1527145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.138716                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.138716                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 41214.169723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41214.169723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         8327                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8327                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       203512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       203512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   8115482500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8115482500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.133263                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.133263                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 39877.169405                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39877.169405                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       762835                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        762835                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       124769                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       124769                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4142808500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4142808500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       887604                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       887604                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.140568                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.140568                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33203.828675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33203.828675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        50588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        50588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        74181                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        74181                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2316576000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2316576000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.083574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.083574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31228.697375                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31228.697375                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          905                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          905                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1149                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1149                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.559396                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.559396                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     67496500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     67496500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 65025.529865                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 65025.529865                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2357777                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           278731                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.458969                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19613155                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19613155                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730498                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730498                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730498                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730498                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635701                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635701                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635701                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635701                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21522434000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21522434000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21522434000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21522434000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366199                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366199                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366199                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366199                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485919                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485919                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485919                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485919                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13157.926785                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13157.926785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13157.926785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13157.926785                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635685                       # number of writebacks
system.cpu1.icache.writebacks::total          1635685                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635701                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635701                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635701                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635701                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19886733000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19886733000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19886733000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19886733000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485919                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485919                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485919                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485919                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12157.926785                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12157.926785                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12157.926785                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12157.926785                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635685                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730498                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730498                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635701                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635701                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21522434000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21522434000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366199                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366199                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485919                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485919                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13157.926785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13157.926785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635701                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635701                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19886733000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19886733000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485919                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485919                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12157.926785                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12157.926785                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999571                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366199                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635701                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.057955                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999571                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28565293                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28565293                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3402034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3402034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3402034                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3402034                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722652                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722652                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722652                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722652                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14164283500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14164283500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14164283500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14164283500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175202                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19600.421088                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19600.421088                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19600.421088                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19600.421088                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       426450                       # number of writebacks
system.cpu1.dcache.writebacks::total           426450                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85373                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85373                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637279                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11129174500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11129174500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11129174500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11129174500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154504                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154504                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154504                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154504                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17463.582669                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17463.582669                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17463.582669                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17463.582669                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637263                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6981899500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6981899500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192040                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192040                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14959.631767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14959.631767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6272453000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6272453000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184596                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184596                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13981.505712                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13981.505712                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438449                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438449                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7182384000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7182384000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28063.203301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28063.203301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4856721500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4856721500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25744.068506                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25744.068506                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039313                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637279                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338375                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634767                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634767                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              509708                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              185711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1633865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595648                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2924932                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             509708                       # number of overall hits
system.l2.overall_hits::.cpu0.data             185711                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1633865                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595648                       # number of overall hits
system.l2.overall_hits::total                 2924932                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            138922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             93020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1836                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41631                       # number of demand (read+write) misses
system.l2.demand_misses::total                 275409                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           138922                       # number of overall misses
system.l2.overall_misses::.cpu0.data            93020                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1836                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41631                       # number of overall misses
system.l2.overall_misses::total                275409                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11147943500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   8064050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    150859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3605967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22968820000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11147943500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   8064050000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    150859500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3605967000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22968820000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          648630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          278731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637279                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3200341                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         648630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         278731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637279                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3200341                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.214178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.333727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.214178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.333727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80246.062539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86691.571705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82167.483660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86617.352454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83398.944842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80246.062539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86691.571705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82167.483660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86617.352454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83398.944842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63470                       # number of writebacks
system.l2.writebacks::total                     63470                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       138922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        93020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            275409                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       138922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        93020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           275409                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9758723500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   7133850000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    132499500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3189657000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20214730000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9758723500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   7133850000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    132499500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3189657000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20214730000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.214178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.333727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.214178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.333727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70246.062539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76691.571705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72167.483660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76617.352454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73398.944842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70246.062539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76691.571705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72167.483660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76617.352454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73398.944842                       # average overall mshr miss latency
system.l2.replacements                         277026                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       562895                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           562895                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       562895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       562895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2284298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2284298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2284298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2284298                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15561                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15561                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            53558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                208556                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20654                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1616604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2925295000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4541899000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        74212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            262866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.278311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.206607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78270.746587                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86917.488709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83629.147487                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        20654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1410064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2588735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3998799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.278311                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.206607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68270.746587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76917.488709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73629.147487                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        509708                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1633865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2143573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       138922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           140758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11147943500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    150859500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11298803000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       648630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2284331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.214178                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80246.062539                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82167.483660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80271.124909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       138922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1836                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       140758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9758723500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    132499500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9891223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.214178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70246.062539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72167.483660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70271.124909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       132153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            572803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        72366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           80341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   6447446000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    680672000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7128118000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       204519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        653144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.353835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89094.961722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85350.721003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88723.291968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        72366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        80341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5723786000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    600922000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6324708000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.353835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79094.961722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75350.721003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78723.291968                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.019769                       # Cycle average of tags in use
system.l2.tags.total_refs                     6385056                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    278050                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.963697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     153.273209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       64.531089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       73.251391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      168.598541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      563.365540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.149681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.071535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.164647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.550162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999043                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51482986                       # Number of tag accesses
system.l2.tags.data_accesses                 51482986                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       8891008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5953280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2664384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17626176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8891008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9008512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4062080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4062080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         138922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          93020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              275409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        63470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        266801266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        178645958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3526059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79952805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             528926088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    266801266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3526059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        270327325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121894850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121894850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121894850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       266801266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       178645958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3526059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79952805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650820938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    138922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     89972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372838500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3787                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3787                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              606726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      275409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63470                       # Number of write requests accepted
system.mem_ctrls.readBursts                    275409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3078                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1593                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4221                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3809195250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1361655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8915401500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13987.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32737.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   165645                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                275409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  233298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.533202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.730043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.402405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57257     47.53%     47.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37565     31.18%     78.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12327     10.23%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4918      4.08%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2321      1.93%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1422      1.18%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1233      1.02%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          881      0.73%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2535      2.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120459                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.883549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.122357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.727267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1637     43.23%     43.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1796     47.43%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          318      8.40%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.24%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            7      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.21%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3787                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.334566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3168     83.65%     83.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      1.45%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              486     12.83%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      1.90%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3787                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17429184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  196992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3958976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17626176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4062080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       523.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    528.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33324154000                       # Total gap between requests
system.mem_ctrls.avgGap                      98336.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8891008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      5758208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2662464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3958976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 266801266.499161064625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 172792239.886141300201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3526058.689714082051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79895189.297818914056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118800906.583346083760                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       138922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        93020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        63470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4058788000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3325450750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     57186000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1473976750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 809836182000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29216.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35749.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31147.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35405.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12759353.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            439502700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            233586045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           866524680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          168814800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2630044560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14350095420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        712301760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19400869965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.181084                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1722135000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1112540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30489784500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            420638820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            223555860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1077918660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          154089180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2630044560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14368871220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        696490560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19571608860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.304615                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1683334000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1112540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30528585500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2937474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       626365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2284298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          566639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           262866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          262866                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2284331                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       653144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1945872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       836177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4907087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9600957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     83023488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     26571264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209368704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     68078656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              387042112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          277026                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4062080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3477367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005234                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072160                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3459165     99.48%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18202      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3477367                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6047501500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956280274                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453759083                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         419818050                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         975581210                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33324459500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
