-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_loop_height1_pr is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imag0_0_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag0_0_data_stream_0_V_full_n : IN STD_LOGIC;
    imag0_0_data_stream_0_V_write : OUT STD_LOGIC;
    imag0_0_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag0_0_data_stream_1_V_full_n : IN STD_LOGIC;
    imag0_0_data_stream_1_V_write : OUT STD_LOGIC;
    imag0_0_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag0_0_data_stream_2_V_full_n : IN STD_LOGIC;
    imag0_0_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Loop_loop_height1_pr is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv11_140 : STD_LOGIC_VECTOR (10 downto 0) := "00101000000";
    constant ap_const_lv11_1E0 : STD_LOGIC_VECTOR (10 downto 0) := "00111100000";
    constant ap_const_lv11_280 : STD_LOGIC_VECTOR (10 downto 0) := "01010000000";
    constant ap_const_lv11_320 : STD_LOGIC_VECTOR (10 downto 0) := "01100100000";
    constant ap_const_lv11_3C0 : STD_LOGIC_VECTOR (10 downto 0) := "01111000000";
    constant ap_const_lv11_460 : STD_LOGIC_VECTOR (10 downto 0) := "10001100000";
    constant ap_const_lv10_3C0 : STD_LOGIC_VECTOR (9 downto 0) := "1111000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_1E0 : STD_LOGIC_VECTOR (9 downto 0) := "0111100000";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_A0 : STD_LOGIC_VECTOR (10 downto 0) := "00010100000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal imag0_0_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_2_i_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal imag0_0_data_stream_1_V_blk_n : STD_LOGIC;
    signal imag0_0_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_1_reg_114 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_i_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_318_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_390 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_i_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_395 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_336_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_4_i_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge3_fu_348_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge_fu_356_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge1_fu_364_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge2_cast_fu_378_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal t_V_reg_103 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_phi_reg_pp0_iter0_tmp_4_reg_125 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_4_reg_125 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_5_reg_176 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_5_reg_176 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_6_reg_225 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_6_reg_225 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_15_i_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_i_fu_312_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_i_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((tmp_i_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_tmp_4_reg_125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_300_p2 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_tmp_4_reg_125 <= ap_const_lv8_40;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_300_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_4_reg_125 <= ap_const_lv8_80;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_300_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_4_reg_125 <= storemerge1_fu_364_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_276_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_282_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_300_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_276_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_288_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_4_reg_125 <= ap_const_lv8_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_288_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_294_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_282_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_294_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_4_reg_125 <= ap_const_lv8_FF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_4_reg_125 <= ap_phi_reg_pp0_iter0_tmp_4_reg_125;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tmp_5_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_300_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_5_reg_176 <= storemerge3_fu_348_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_300_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_5_reg_176 <= storemerge2_cast_fu_378_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_294_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_294_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_5_reg_176 <= ap_const_lv8_80;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_276_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_288_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_300_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_276_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_300_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_5_reg_176 <= ap_const_lv8_FF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_282_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_282_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_288_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_5_reg_176 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_5_reg_176 <= ap_phi_reg_pp0_iter0_tmp_5_reg_176;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tmp_6_reg_225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_300_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_6_reg_225 <= storemerge_fu_356_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_294_p2 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_tmp_6_reg_225 <= ap_const_lv8_40;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_300_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_300_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_6_reg_225 <= ap_const_lv8_80;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_282_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_288_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_300_p2 = ap_const_lv1_0) and (grp_fu_294_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_276_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_282_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_6_reg_225 <= ap_const_lv8_FF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_276_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_i_reg_395 = ap_const_lv1_1) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (grp_fu_288_p2 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_294_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (tmp_1_i_reg_395 = ap_const_lv1_0) and (grp_fu_282_p2 = ap_const_lv1_0) and (grp_fu_276_p2 = ap_const_lv1_0) and (tmp_4_i_fu_342_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_288_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter1_tmp_6_reg_225 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_6_reg_225 <= ap_phi_reg_pp0_iter0_tmp_6_reg_225;
            end if; 
        end if;
    end process;

    t_V_1_reg_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_fu_330_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_1_reg_114 <= j_V_fu_336_p2;
            elsif (((tmp_i_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_1_reg_114 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_reg_103 <= i_V_reg_390;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_103 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_390 <= i_V_fu_318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_1_i_reg_395 <= tmp_1_i_fu_324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_2_i_reg_399 <= tmp_2_i_fu_330_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, tmp_i_fu_312_p2, ap_CS_fsm_state2, tmp_2_i_fu_330_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_i_fu_312_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((tmp_2_i_fu_330_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((tmp_2_i_fu_330_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(imag0_0_data_stream_0_V_full_n, imag0_0_data_stream_1_V_full_n, imag0_0_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_2_i_reg_399)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_0_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(imag0_0_data_stream_0_V_full_n, imag0_0_data_stream_1_V_full_n, imag0_0_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_2_i_reg_399)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_0_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(imag0_0_data_stream_0_V_full_n, imag0_0_data_stream_1_V_full_n, imag0_0_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_2_i_reg_399)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_0_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(imag0_0_data_stream_0_V_full_n, imag0_0_data_stream_1_V_full_n, imag0_0_data_stream_2_V_full_n, tmp_2_i_reg_399)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_2_i_reg_399 = ap_const_lv1_0) and (imag0_0_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(tmp_2_i_fu_330_p2)
    begin
        if ((tmp_2_i_fu_330_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_i_fu_312_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_312_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tmp_4_reg_125 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_5_reg_176 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_6_reg_225 <= "XXXXXXXX";

    ap_ready_assign_proc : process(tmp_i_fu_312_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_312_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_276_p2 <= "1" when (unsigned(t_V_1_reg_114) < unsigned(ap_const_lv11_140)) else "0";
    grp_fu_282_p2 <= "1" when (unsigned(t_V_1_reg_114) < unsigned(ap_const_lv11_1E0)) else "0";
    grp_fu_288_p2 <= "1" when (unsigned(t_V_1_reg_114) < unsigned(ap_const_lv11_280)) else "0";
    grp_fu_294_p2 <= "1" when (unsigned(t_V_1_reg_114) < unsigned(ap_const_lv11_320)) else "0";
    grp_fu_300_p2 <= "1" when (unsigned(t_V_1_reg_114) < unsigned(ap_const_lv11_3C0)) else "0";
    grp_fu_306_p2 <= "1" when (unsigned(t_V_1_reg_114) < unsigned(ap_const_lv11_460)) else "0";
    i_V_fu_318_p2 <= std_logic_vector(unsigned(t_V_reg_103) + unsigned(ap_const_lv10_1));

    imag0_0_data_stream_0_V_blk_n_assign_proc : process(imag0_0_data_stream_0_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_2_i_reg_399)
    begin
        if (((tmp_2_i_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_0_V_blk_n <= imag0_0_data_stream_0_V_full_n;
        else 
            imag0_0_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imag0_0_data_stream_0_V_din <= ap_phi_reg_pp0_iter1_tmp_4_reg_125;

    imag0_0_data_stream_0_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_i_reg_399, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_reg_399 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_0_V_write <= ap_const_logic_1;
        else 
            imag0_0_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    imag0_0_data_stream_1_V_blk_n_assign_proc : process(imag0_0_data_stream_1_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_2_i_reg_399)
    begin
        if (((tmp_2_i_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_1_V_blk_n <= imag0_0_data_stream_1_V_full_n;
        else 
            imag0_0_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imag0_0_data_stream_1_V_din <= ap_phi_reg_pp0_iter1_tmp_5_reg_176;

    imag0_0_data_stream_1_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_i_reg_399, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_reg_399 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_1_V_write <= ap_const_logic_1;
        else 
            imag0_0_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    imag0_0_data_stream_2_V_blk_n_assign_proc : process(imag0_0_data_stream_2_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_2_i_reg_399)
    begin
        if (((tmp_2_i_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_2_V_blk_n <= imag0_0_data_stream_2_V_full_n;
        else 
            imag0_0_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imag0_0_data_stream_2_V_din <= ap_phi_reg_pp0_iter1_tmp_6_reg_225;

    imag0_0_data_stream_2_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_i_reg_399, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_i_reg_399 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_2_V_write <= ap_const_logic_1;
        else 
            imag0_0_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_336_p2 <= std_logic_vector(unsigned(t_V_1_reg_114) + unsigned(ap_const_lv11_1));
    not_tmp_15_i_fu_372_p2 <= (grp_fu_306_p2 xor ap_const_lv1_1);
    storemerge1_fu_364_p3 <= 
        ap_const_lv8_80 when (grp_fu_306_p2(0) = '1') else 
        ap_const_lv8_FF;
    storemerge2_cast_fu_378_p3 <= 
        ap_const_lv8_FF when (not_tmp_15_i_fu_372_p2(0) = '1') else 
        ap_const_lv8_0;
    storemerge3_fu_348_p3 <= 
        ap_const_lv8_40 when (grp_fu_306_p2(0) = '1') else 
        ap_const_lv8_80;
    storemerge_fu_356_p3 <= 
        ap_const_lv8_FF when (grp_fu_306_p2(0) = '1') else 
        ap_const_lv8_80;
    tmp_1_i_fu_324_p2 <= "1" when (unsigned(t_V_reg_103) < unsigned(ap_const_lv10_1E0)) else "0";
    tmp_2_i_fu_330_p2 <= "1" when (t_V_1_reg_114 = ap_const_lv11_500) else "0";
    tmp_4_i_fu_342_p2 <= "1" when (unsigned(t_V_1_reg_114) < unsigned(ap_const_lv11_A0)) else "0";
    tmp_i_fu_312_p2 <= "1" when (t_V_reg_103 = ap_const_lv10_3C0) else "0";
end behav;
