// Seed: 3995824049
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  logic id_3, id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    input wire id_0,
    output supply0 id_1
    , id_8, id_9,
    input wor id_2
    , id_10,
    input tri0 id_3,
    input tri1 _id_4,
    input tri0 id_5
    , id_11,
    output wor id_6
);
  wire id_12;
  assign id_6 = ~id_8 && -1;
  wire id_13;
  ;
  logic [(  1  )  ==  1 : id_4] id_14;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
