#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  9 13:33:33 2025
# Process ID         : 30416
# Current directory  : D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vitis_HLS/hls_component/sha256_top/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/sha256_top/xsim_script.tcl}
# Log file           : D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vitis_HLS/hls_component/sha256_top/hls/sim/verilog/xsim.log
# Journal file       : D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vitis_HLS/hls_component/sha256_top/hls/sim/verilog\xsim.jou
# Running On         : BERNA-R7X3D
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 5800X3D 8-Core Processor           
# CPU Frequency      : 3400 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34270 MB
# Swap memory        : 21474 MB
# Total Virtual      : 55744 MB
# Available Virtual  : 15466 MB
#-----------------------------------------------------------
source xsim.dir/sha256_top/xsim_script.tcl
# xsim {sha256_top} -autoloadwcfg -tclbatch {sha256_top.tcl}
Time resolution is 1 ps
source sha256_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "10205000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10265 ns : File "D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vitis_HLS/hls_component/sha256_top/hls/sim/verilog/sha256_top.autotb.v" Line 332
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jun  9 13:33:36 2025...
