/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  wire [25:0] _07_;
  wire [4:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [23:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [16:0] celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [5:0] celloutsig_0_53z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire [7:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [5:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(_00_ | celloutsig_0_28z[0]);
  assign celloutsig_0_64z = ~(celloutsig_0_21z | celloutsig_0_35z);
  assign celloutsig_0_68z = ~(celloutsig_0_36z | _02_);
  assign celloutsig_1_8z = ~(celloutsig_1_6z | celloutsig_1_6z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | in_data[83]);
  assign celloutsig_1_13z = ~(celloutsig_1_7z | celloutsig_1_9z);
  assign celloutsig_1_19z = ~(celloutsig_1_1z | celloutsig_1_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_9z[0] | _03_);
  assign celloutsig_0_6z = ~((_04_ | celloutsig_0_1z) & (celloutsig_0_3z | _03_));
  assign celloutsig_0_89z = ~((celloutsig_0_8z | _01_) & (celloutsig_0_67z | celloutsig_0_35z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[36]) & (in_data[29] | in_data[69]));
  assign celloutsig_0_26z = ~((in_data[14] | celloutsig_0_5z[1]) & (celloutsig_0_18z[4] | celloutsig_0_24z));
  assign celloutsig_0_35z = celloutsig_0_5z[4] | ~(celloutsig_0_22z);
  assign celloutsig_1_2z = in_data[103] | ~(celloutsig_1_1z);
  assign celloutsig_0_27z = celloutsig_0_25z[7] | ~(_04_);
  assign celloutsig_0_34z = celloutsig_0_27z ^ celloutsig_0_25z[8];
  assign celloutsig_0_40z = celloutsig_0_28z[1] ^ celloutsig_0_10z;
  assign celloutsig_1_5z = in_data[124] ^ celloutsig_1_3z;
  assign celloutsig_0_5z = { _00_, _06_[5:3], _01_, _04_, celloutsig_0_3z } + { _03_, _00_, _06_[5:3], _01_, celloutsig_0_0z };
  assign celloutsig_0_28z = in_data[51:48] + celloutsig_0_9z[4:1];
  reg [25:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _29_ <= 26'h0000000;
    else _29_ <= { celloutsig_0_5z[3], celloutsig_0_37z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_21z };
  assign { _07_[25:16], _05_, _07_[14:0] } = _29_;
  reg [4:0] _30_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _30_ <= 5'h00;
    else _30_ <= { celloutsig_0_49z[14:12], celloutsig_0_0z, celloutsig_0_34z };
  assign { _08_[4:2], _02_, _08_[0] } = _30_;
  reg [6:0] _31_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _31_ <= 7'h00;
    else _31_ <= { in_data[18:14], celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_, _00_, _06_[5:3], _01_, _04_ } = _31_;
  assign celloutsig_0_0z = in_data[16:10] == in_data[37:31];
  assign celloutsig_0_45z = { celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_29z } == { celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_7z = { in_data[88:79], _03_, _00_, _06_[5:3], _01_, _04_, celloutsig_0_1z } == { in_data[85:69], celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[136], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } == in_data[191:188];
  assign celloutsig_1_16z = { in_data[183:170], celloutsig_1_9z, celloutsig_1_9z } == { celloutsig_1_0z[7:1], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_12z = celloutsig_0_9z == { _00_, _06_[5:3], celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_8z } == { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_31z = { celloutsig_0_25z[7], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_3z } == { _00_, _06_[5:3], _01_, _04_, celloutsig_0_10z };
  assign celloutsig_0_84z = { celloutsig_0_49z[14:5], celloutsig_0_45z, celloutsig_0_71z, celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_50z } >= { _07_[17:16], _05_, _07_[14], celloutsig_0_63z, celloutsig_0_45z, celloutsig_0_60z };
  assign celloutsig_1_15z = { in_data[108:105], celloutsig_1_11z } >= { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_21z = { celloutsig_0_4z[10:3], celloutsig_0_17z } >= { in_data[44:38], celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_37z = ! { celloutsig_0_13z[6:0], celloutsig_0_36z, celloutsig_0_12z };
  assign celloutsig_0_51z = ! { celloutsig_0_9z[3:1], celloutsig_0_36z };
  assign celloutsig_0_67z = ! { celloutsig_0_56z[5:0], celloutsig_0_60z, celloutsig_0_51z };
  assign celloutsig_1_3z = ! celloutsig_1_0z[11:4];
  assign celloutsig_1_4z = ! in_data[155:128];
  assign celloutsig_1_10z = ! { in_data[189:182], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_10z = ! { _03_, _00_, _06_[5:3], _01_ };
  assign celloutsig_0_14z = ! in_data[79:75];
  assign celloutsig_0_30z = ! { celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_3z = { in_data[87:53], celloutsig_0_0z } || { in_data[59:29], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_12z = { in_data[118:117], celloutsig_1_8z, celloutsig_1_7z } || { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z } || celloutsig_0_4z[10:7];
  assign celloutsig_0_29z = { celloutsig_0_5z[6:2], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_5z } || in_data[54:41];
  assign celloutsig_0_71z = celloutsig_0_70z[9:7] < celloutsig_0_28z[3:1];
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] < celloutsig_1_0z[5:0];
  assign celloutsig_1_9z = { in_data[131:127], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z } < { in_data[124:119], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_14z = { in_data[191:177], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z } < { celloutsig_1_0z[7], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[66:63], celloutsig_0_11z, celloutsig_0_12z } < celloutsig_0_4z[6:1];
  assign celloutsig_0_32z = ~ { celloutsig_0_4z[4], celloutsig_0_0z, _03_, _00_, _06_[5:3], _01_, _04_, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_53z = ~ celloutsig_0_18z[7:2];
  assign celloutsig_0_25z = ~ { celloutsig_0_23z[8:0], celloutsig_0_8z };
  assign celloutsig_0_22z = | celloutsig_0_5z[6:4];
  assign celloutsig_0_59z = ^ { celloutsig_0_25z[3:0], celloutsig_0_12z };
  assign celloutsig_1_7z = ^ { celloutsig_1_0z[9:0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_24z = ^ { celloutsig_0_23z[13:12], celloutsig_0_3z };
  assign celloutsig_0_41z = in_data[57:54] >> { celloutsig_0_9z[3:2], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_4z[11:2] >> { celloutsig_0_5z[1], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_43z = { celloutsig_0_5z[3:1], celloutsig_0_1z } << { celloutsig_0_23z[7], celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_70z = { celloutsig_0_28z[2], _03_, _00_, _06_[5:3], _01_, _04_, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_68z } << { celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_64z, celloutsig_0_60z, celloutsig_0_17z };
  assign celloutsig_1_17z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_16z } << { celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_42z = { celloutsig_0_18z[2:1], celloutsig_0_35z } <<< celloutsig_0_5z[4:2];
  assign celloutsig_0_49z = { celloutsig_0_41z, _03_, _00_, _06_[5:3], _01_, _04_, celloutsig_0_14z, celloutsig_0_41z, celloutsig_0_35z } <<< { celloutsig_0_43z[3], celloutsig_0_40z, celloutsig_0_41z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_63z = { celloutsig_0_53z[4:2], celloutsig_0_42z, celloutsig_0_37z, celloutsig_0_59z } >>> { celloutsig_0_25z[9:3], celloutsig_0_37z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z } >>> { in_data[93:87], celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_18z[9:3], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z } >>> { celloutsig_0_18z[9:3], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_50z = celloutsig_0_42z - { celloutsig_0_19z[3], celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_4z = { _03_, _00_, _06_[5:3], _01_, _04_, _03_, _00_, _06_[5:3], _01_, _04_, celloutsig_0_0z } - { in_data[70:60], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_56z = celloutsig_0_49z[9:3] - { celloutsig_0_25z[5:0], celloutsig_0_0z };
  assign celloutsig_0_60z = { celloutsig_0_41z[2:0], celloutsig_0_17z } - { celloutsig_0_42z[0], celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_88z = { celloutsig_0_25z[5:1], celloutsig_0_84z } - { celloutsig_0_56z[6:4], celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_67z };
  assign celloutsig_1_0z = in_data[168:155] - in_data[111:98];
  assign celloutsig_1_18z = { celloutsig_1_17z[1], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_14z } - { celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_9z = { celloutsig_0_5z[6:3], celloutsig_0_7z } - { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_19z = { in_data[8:1], celloutsig_0_16z } - in_data[13:5];
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_5z) | celloutsig_1_5z);
  assign celloutsig_0_20z = ~((celloutsig_0_18z[2] & celloutsig_0_0z) | celloutsig_0_9z[0]);
  assign { _06_[6], _06_[2:0] } = { _00_, _01_, _04_, celloutsig_0_3z };
  assign _07_[15] = _05_;
  assign _08_[1] = _02_;
  assign { out_data[135:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
