# system info adc_core on 2024.04.22.18:27:28
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1713799636
#
#
# Files generated for adc_core on 2024.04.22.18:27:28
files:
filepath,kind,attributes,module,is_top
simulation/adc_core.v,VERILOG,,adc_core,true
simulation/submodules/adc_core_modular_adc_0.v,VERILOG,,adc_core_modular_adc_0,false
simulation/submodules/altera_modular_adc_control.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/altera_modular_adc_control_avrg_fifo.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/altera_modular_adc_control_fsm.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/chsel_code_converter_sw_to_hw.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/adc_core_modular_adc_0_adc_monitor_internal.v,VERILOG,,adc_core_modular_adc_0_adc_monitor_internal,false
simulation/submodules/altera_avalon_st_splitter.sv,SYSTEM_VERILOG,,altera_avalon_st_splitter,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter.v,VERILOG,,adc_core_modular_adc_0_avalon_st_adapter,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001.v,VERILOG,,adc_core_modular_adc_0_avalon_st_adapter_001,false
simulation/submodules/altera_trace_adc_monitor_core.sv,SYSTEM_VERILOG,,altera_trace_adc_monitor_core,false
simulation/submodules/altera_trace_monitor_endpoint_wrapper.sv,SYSTEM_VERILOG,,altera_trace_monitor_endpoint_wrapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv,SYSTEM_VERILOG,,adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv,SYSTEM_VERILOG,,adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv,SYSTEM_VERILOG,,adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv,SYSTEM_VERILOG,,adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1,false
simulation/submodules/altera_trace_adc_monitor_wa_inst.v,VERILOG,,altera_trace_adc_monitor_wa_inst,false
simulation/submodules/altera_trace_adc_monitor_wa.sv,SYSTEM_VERILOG,,altera_trace_adc_monitor_wa,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
adc_core.modular_adc_0,adc_core_modular_adc_0
adc_core.modular_adc_0.control_internal,altera_modular_adc_control
adc_core.modular_adc_0.adc_monitor_internal,adc_core_modular_adc_0_adc_monitor_internal
adc_core.modular_adc_0.adc_monitor_internal.core,altera_trace_adc_monitor_core
adc_core.modular_adc_0.adc_monitor_internal.core.altera_trace_adc_monitor_wa_inst,altera_trace_adc_monitor_wa_inst
adc_core.modular_adc_0.adc_monitor_internal.core.altera_trace_adc_monitor_wa_inst.altera_trace_adc_monitor_wa_inst,altera_trace_adc_monitor_wa
adc_core.modular_adc_0.adc_monitor_internal.trace_endpoint,altera_trace_monitor_endpoint_wrapper
adc_core.modular_adc_0.adc_monitor_internal.rst_controller,altera_reset_controller
adc_core.modular_adc_0.st_splitter_internal,altera_avalon_st_splitter
adc_core.modular_adc_0.avalon_st_adapter,adc_core_modular_adc_0_avalon_st_adapter
adc_core.modular_adc_0.avalon_st_adapter.data_format_adapter_0,adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0
adc_core.modular_adc_0.avalon_st_adapter.timing_adapter_0,adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0
adc_core.modular_adc_0.avalon_st_adapter.timing_adapter_1,adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1
adc_core.modular_adc_0.avalon_st_adapter_001,adc_core_modular_adc_0_avalon_st_adapter_001
adc_core.modular_adc_0.avalon_st_adapter_001.data_format_adapter_0,adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0
adc_core.modular_adc_0.avalon_st_adapter_001.timing_adapter_0,adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0
adc_core.modular_adc_0.avalon_st_adapter_001.timing_adapter_1,adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1
