{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685666185630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685666185647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 17:36:23 2023 " "Processing started: Thu Jun 01 17:36:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685666185647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666185647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_2 -c vga_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_2 -c vga_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666185647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685666186945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685666186945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_2-rtl " "Found design unit 1: vga_2-rtl" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685666204741 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_2 " "Found entity 1: vga_2" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685666204741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666204741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_2 " "Elaborating entity \"vga_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685666204859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_2.vhd(111) " "VHDL Process Statement warning at vga_2.vhd(111): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685666204874 "|vga_2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "green_row_thickness vga_2.vhd(178) " "VHDL Variable Declaration warning at vga_2.vhd(178): used initial value expression for variable \"green_row_thickness\" because variable was never assigned a value" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 178 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685666204874 "|vga_2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "red_row_thickness vga_2.vhd(178) " "VHDL Variable Declaration warning at vga_2.vhd(178): used initial value expression for variable \"red_row_thickness\" because variable was never assigned a value" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 178 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685666204874 "|vga_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dena vga_2.vhd(218) " "VHDL Process Statement warning at vga_2.vhd(218): signal \"dena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685666204874 "|vga_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B vga_2.vhd(170) " "VHDL Process Statement warning at vga_2.vhd(170): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685666204875 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] vga_2.vhd(170) " "Inferred latch for \"B\[0\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666204875 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] vga_2.vhd(170) " "Inferred latch for \"B\[1\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666204876 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] vga_2.vhd(170) " "Inferred latch for \"B\[2\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666204876 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] vga_2.vhd(170) " "Inferred latch for \"B\[3\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666204876 "|vga_2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLANKn VCC " "Pin \"BLANKn\" is stuck at VCC" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|BLANKn"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNCn GND " "Pin \"SYNCn\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|SYNCn"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[9\] GND " "Pin \"temp\[9\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[10\] GND " "Pin \"temp\[10\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[11\] GND " "Pin \"temp\[11\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[12\] GND " "Pin \"temp\[12\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[13\] GND " "Pin \"temp\[13\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[14\] GND " "Pin \"temp\[14\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[15\] GND " "Pin \"temp\[15\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[16\] GND " "Pin \"temp\[16\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[17\] GND " "Pin \"temp\[17\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[18\] GND " "Pin \"temp\[18\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[19\] GND " "Pin \"temp\[19\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[20\] GND " "Pin \"temp\[20\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[21\] GND " "Pin \"temp\[21\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[22\] GND " "Pin \"temp\[22\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[23\] GND " "Pin \"temp\[23\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[24\] GND " "Pin \"temp\[24\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[25\] GND " "Pin \"temp\[25\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[26\] GND " "Pin \"temp\[26\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[27\] GND " "Pin \"temp\[27\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[28\] GND " "Pin \"temp\[28\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[29\] GND " "Pin \"temp\[29\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[30\] GND " "Pin \"temp\[30\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[31\] GND " "Pin \"temp\[31\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685666207338 "|vga_2|temp[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685666207338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685666207537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685666209638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685666209638 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_switch " "No output dependent on input pin \"R_switch\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685666209840 "|vga_2|R_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_switch " "No output dependent on input pin \"G_switch\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685666209840 "|vga_2|G_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_switch " "No output dependent on input pin \"B_switch\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685666209840 "|vga_2|B_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key0_n " "No output dependent on input pin \"key0_n\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685666209840 "|vga_2|key0_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685666209840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685666209844 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685666209844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685666209844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685666209844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685666209901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 17:36:49 2023 " "Processing ended: Thu Jun 01 17:36:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685666209901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685666209901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685666209901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685666209901 ""}
