{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680229768843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680229768843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 22:29:28 2023 " "Processing started: Thu Mar 30 22:29:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680229768843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680229768843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680229768843 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680229769086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file p3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 p3_tb " "Found entity 1: p3_tb" {  } { { "p3_tb.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/p3_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encoder.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encoder " "Found entity 1: select_encoder" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769132 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder_4_16 " "Found entity 2: encoder_4_16" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769135 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_16 " "Found entity 2: decoder_4_16" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 5 5 " "Found 5 design units, including 5 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769137 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769137 ""} { "Info" "ISGN_ENTITY_NAME" "3 ar_shift_right " "Found entity 3: ar_shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769137 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769137 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_ops.v 4 4 " "Found 4 design units, including 4 entities, in source file logical_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769142 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_and " "Found entity 2: logical_and" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769142 ""} { "Info" "ISGN_ENTITY_NAME" "3 logical_not " "Found entity 3: logical_not" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769142 ""} { "Info" "ISGN_ENTITY_NAME" "4 logical_negate " "Found entity 4: logical_negate" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_regs.v 3 3 " "Found 3 design units, including 3 entities, in source file gen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_regs " "Found entity 1: gen_regs" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769146 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769146 ""} { "Info" "ISGN_ENTITY_NAME" "3 mar_reg " "Found entity 3: mar_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitpair_mult " "Found entity 1: bitpair_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769154 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_mult " "Found entity 2: arithmetic_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_div.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_div " "Found entity 1: arithmetic_div" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680229769159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 8 8 " "Found 8 design units, including 8 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_sub " "Found entity 1: arithmetic_sub" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_add " "Found entity 2: arithmetic_add" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""} { "Info" "ISGN_ENTITY_NAME" "3 HA " "Found entity 3: HA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA " "Found entity 4: FA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""} { "Info" "ISGN_ENTITY_NAME" "5 RCA4 " "Found entity 5: RCA4" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""} { "Info" "ISGN_ENTITY_NAME" "6 RCA16 " "Found entity 6: RCA16" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""} { "Info" "ISGN_ENTITY_NAME" "7 RCA32 " "Found entity 7: RCA32" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""} { "Info" "ISGN_ENTITY_NAME" "8 RCA64 " "Found entity 8: RCA64" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229769168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"c_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"inport_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"mdr_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"pc_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlo_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"zlo_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zhi_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"zhi_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lo_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"lo_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hi_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"hi_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_read cpu.v(34) " "Verilog HDL Implicit Net warning at cpu.v(34): created implicit net for \"mdr_read\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_enable cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"mdr_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"clr\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mar_enable cpu.v(39) " "Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for \"mar_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_enable cpu.v(42) " "Verilog HDL Implicit Net warning at cpu.v(42): created implicit net for \"ram_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_in cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"r_in\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_out cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"r_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ba_out cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"ba_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gra cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"gra\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grb cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"grb\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grc cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"grc\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_enable cpu.v(50) " "Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for \"con_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_increment cpu.v(56) " "Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for \"pc_increment\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_enable cpu.v(56) " "Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for \"pc_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_enable cpu.v(57) " "Verilog HDL Implicit Net warning at cpu.v(57): created implicit net for \"y_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hi_enable cpu.v(58) " "Verilog HDL Implicit Net warning at cpu.v(58): created implicit net for \"hi_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lo_enable cpu.v(59) " "Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for \"lo_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlo_enable cpu.v(60) " "Verilog HDL Implicit Net warning at cpu.v(60): created implicit net for \"zlo_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zhi_enable cpu.v(61) " "Verilog HDL Implicit Net warning at cpu.v(61): created implicit net for \"zhi_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_enable cpu.v(62) " "Verilog HDL Implicit Net warning at cpu.v(62): created implicit net for \"ir_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_enable cpu.v(87) " "Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for \"inport_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outport_enable cpu.v(88) " "Verilog HDL Implicit Net warning at cpu.v(88): created implicit net for \"outport_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_out cpu.v(93) " "Verilog HDL Implicit Net warning at cpu.v(93): created implicit net for \"y_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "run cpu.v(94) " "Verilog HDL Implicit Net warning at cpu.v(94): created implicit net for \"run\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag conff.v(15) " "Verilog HDL Implicit Net warning at conff.v(15): created implicit net for \"flag\"" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229769170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ZHighout control_unit.v(177) " "Verilog HDL error at control_unit.v(177): object \"ZHighout\" is not declared" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 177 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1680229769172 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ZHighout control_unit.v(238) " "Verilog HDL error at control_unit.v(238): object \"ZHighout\" is not declared" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 238 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1680229769173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg " "Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680229769207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680229769246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 30 22:29:29 2023 " "Processing ended: Thu Mar 30 22:29:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680229769246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680229769246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680229769246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680229769246 ""}
