Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 17 15:20:45 2024
| Host         : DESKTOP-339EFSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_timing_summary_routed.rpt -pb VGA_timing_summary_routed.pb -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  172         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (335)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 110 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: buttonClockDivider/out_clk_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: displayDriver/pixelClockDivider/out_clk_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: game/logicClockDivider/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (335)
--------------------------------------------------
 There are 335 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  361          inf        0.000                      0                  361           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           361 Endpoints
Min Delay           361 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/ball/ballSpeedXY_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/ball/ballSpeedXY_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.358ns  (logic 3.517ns (28.460%)  route 8.841ns (71.540%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  game/ball/ballSpeedXY_reg[1][1]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/ball/ballSpeedXY_reg[1][1]/Q
                         net (fo=5, routed)           1.366     1.785    game/ball/ballSpeedXY_reg[1]_12[1]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.297     2.082 r  game/ball/p_2_out_carry_i_10/O
                         net (fo=1, routed)           0.000     2.082    game/ball/p_2_out_carry_i_10_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.615 r  game/ball/p_2_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.615    game/ball/p_2_out_carry_i_7_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.938 r  game/ball/p_2_out_carry__0_i_5/O[1]
                         net (fo=5, routed)           1.477     4.416    game/ball/C[5]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.334     4.750 r  game/ball/p_6_in_carry_i_12/O
                         net (fo=9, routed)           1.298     6.048    game/ball/p_6_in_carry_i_12_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.326     6.374 r  game/ball/ballSpeedXY[1][1]_i_53/O
                         net (fo=2, routed)           0.486     6.860    game/ball/ballSpeedXY[1][1]_i_53_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.258 r  game/ball/ballDirXY_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.258    game/ball/ballDirXY_reg[0]_i_8_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.415 r  game/ball/ballDirXY_reg[0]_i_6/CO[1]
                         net (fo=1, routed)           0.743     8.158    game/ball/p_4_in
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.329     8.487 f  game/ball/ballDirXY[0]_i_4/O
                         net (fo=7, routed)           1.574    10.061    game/ball/ballDirXY[0]_i_4_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.185 f  game/ball/ballSpeedXY[1][1]_i_15/O
                         net (fo=1, routed)           0.954    11.139    game/ball/ballSpeedXY[1][1]_i_15_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.263 f  game/ball/ballSpeedXY[1][1]_i_5/O
                         net (fo=3, routed)           0.942    12.205    game/ball/ballSpeedXY[1][1]_i_5_n_0
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.153    12.358 r  game/ball/ballSpeedXY[1][1]_i_1/O
                         net (fo=1, routed)           0.000    12.358    game/ball/ballSpeedXY[1][1]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  game/ball/ballSpeedXY_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball/ballSpeedXY_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/ball/ballSpeedXY_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.329ns  (logic 3.488ns (28.292%)  route 8.841ns (71.708%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  game/ball/ballSpeedXY_reg[1][1]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/ball/ballSpeedXY_reg[1][1]/Q
                         net (fo=5, routed)           1.366     1.785    game/ball/ballSpeedXY_reg[1]_12[1]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.297     2.082 r  game/ball/p_2_out_carry_i_10/O
                         net (fo=1, routed)           0.000     2.082    game/ball/p_2_out_carry_i_10_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.615 r  game/ball/p_2_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.615    game/ball/p_2_out_carry_i_7_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.938 r  game/ball/p_2_out_carry__0_i_5/O[1]
                         net (fo=5, routed)           1.477     4.416    game/ball/C[5]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.334     4.750 r  game/ball/p_6_in_carry_i_12/O
                         net (fo=9, routed)           1.298     6.048    game/ball/p_6_in_carry_i_12_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.326     6.374 r  game/ball/ballSpeedXY[1][1]_i_53/O
                         net (fo=2, routed)           0.486     6.860    game/ball/ballSpeedXY[1][1]_i_53_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.258 r  game/ball/ballDirXY_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.258    game/ball/ballDirXY_reg[0]_i_8_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.415 f  game/ball/ballDirXY_reg[0]_i_6/CO[1]
                         net (fo=1, routed)           0.743     8.158    game/ball/p_4_in
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.329     8.487 r  game/ball/ballDirXY[0]_i_4/O
                         net (fo=7, routed)           1.574    10.061    game/ball/ballDirXY[0]_i_4_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.185 r  game/ball/ballSpeedXY[1][1]_i_15/O
                         net (fo=1, routed)           0.954    11.139    game/ball/ballSpeedXY[1][1]_i_15_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.263 r  game/ball/ballSpeedXY[1][1]_i_5/O
                         net (fo=3, routed)           0.942    12.205    game/ball/ballSpeedXY[1][1]_i_5_n_0
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.124    12.329 r  game/ball/ballSpeedXY[1][0]_i_1/O
                         net (fo=1, routed)           0.000    12.329    game/ball/ballSpeedXY[1][0]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  game/ball/ballSpeedXY_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball/ballSpeedXY_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/ball/ballDirXY_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.990ns  (logic 3.488ns (29.091%)  route 8.502ns (70.909%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  game/ball/ballSpeedXY_reg[1][1]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/ball/ballSpeedXY_reg[1][1]/Q
                         net (fo=5, routed)           1.366     1.785    game/ball/ballSpeedXY_reg[1]_12[1]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.297     2.082 r  game/ball/p_2_out_carry_i_10/O
                         net (fo=1, routed)           0.000     2.082    game/ball/p_2_out_carry_i_10_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.615 r  game/ball/p_2_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.615    game/ball/p_2_out_carry_i_7_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.938 r  game/ball/p_2_out_carry__0_i_5/O[1]
                         net (fo=5, routed)           1.477     4.416    game/ball/C[5]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.334     4.750 r  game/ball/p_6_in_carry_i_12/O
                         net (fo=9, routed)           1.298     6.048    game/ball/p_6_in_carry_i_12_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.326     6.374 r  game/ball/ballSpeedXY[1][1]_i_53/O
                         net (fo=2, routed)           0.486     6.860    game/ball/ballSpeedXY[1][1]_i_53_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.258 r  game/ball/ballDirXY_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.258    game/ball/ballDirXY_reg[0]_i_8_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.415 r  game/ball/ballDirXY_reg[0]_i_6/CO[1]
                         net (fo=1, routed)           0.743     8.158    game/ball/p_4_in
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.329     8.487 f  game/ball/ballDirXY[0]_i_4/O
                         net (fo=7, routed)           1.574    10.061    game/ball/ballDirXY[0]_i_4_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.185 f  game/ball/ballSpeedXY[1][1]_i_15/O
                         net (fo=1, routed)           0.954    11.139    game/ball/ballSpeedXY[1][1]_i_15_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.263 f  game/ball/ballSpeedXY[1][1]_i_5/O
                         net (fo=3, routed)           0.603    11.866    game/ball/ballSpeedXY[1][1]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124    11.990 r  game/ball/ballDirXY[1]_i_1/O
                         net (fo=1, routed)           0.000    11.990    game/ball/ballDirXY[1]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  game/ball/ballDirXY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 4.938ns (43.095%)  route 6.521ns (56.905%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  displayDriver/yCoord_reg[3]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  displayDriver/yCoord_reg[3]/Q
                         net (fo=29, routed)          1.560     2.253    displayDriver/yCoord_reg[9]_0[3]
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.150     2.403 f  displayDriver/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.196     3.599    displayDriver/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.328     3.927 f  displayDriver/RED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.550     4.477    displayDriver/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  displayDriver/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.147     5.747    game/rightPaddle/RED[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     5.871 r  game/rightPaddle/RED_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.068     7.940    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.459 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.459    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.385ns  (logic 4.922ns (43.235%)  route 6.463ns (56.765%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  displayDriver/yCoord_reg[3]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  displayDriver/yCoord_reg[3]/Q
                         net (fo=29, routed)          1.560     2.253    displayDriver/yCoord_reg[9]_0[3]
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.150     2.403 f  displayDriver/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.196     3.599    displayDriver/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.328     3.927 f  displayDriver/RED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.550     4.477    displayDriver/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  displayDriver/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.131     5.732    game/ball/ball_rect/BLUE[0]
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.856 r  game/ball/ball_rect/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.026     7.882    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.385 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.385    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.385ns  (logic 4.914ns (43.165%)  route 6.471ns (56.835%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  displayDriver/yCoord_reg[3]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  displayDriver/yCoord_reg[3]/Q
                         net (fo=29, routed)          1.560     2.253    displayDriver/yCoord_reg[9]_0[3]
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.150     2.403 f  displayDriver/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.196     3.599    displayDriver/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.328     3.927 f  displayDriver/RED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.550     4.477    displayDriver/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  displayDriver/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.131     5.732    game/ball/ball_rect/BLUE[0]
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.856 r  game/ball/ball_rect/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.033     7.890    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.385 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.385    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.348ns  (logic 5.172ns (45.572%)  route 6.177ns (54.428%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  displayDriver/yCoord_reg[3]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  displayDriver/yCoord_reg[3]/Q
                         net (fo=29, routed)          1.560     2.253    displayDriver/yCoord_reg[9]_0[3]
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.150     2.403 f  displayDriver/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.196     3.599    displayDriver/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.328     3.927 f  displayDriver/RED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.550     4.477    displayDriver/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  displayDriver/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.158     5.759    game/ball/ball_rect/BLUE[0]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.150     5.909 r  game/ball/ball_rect/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.622    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.727    11.348 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.348    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.313ns  (logic 4.949ns (43.751%)  route 6.363ns (56.249%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  displayDriver/yCoord_reg[3]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  displayDriver/yCoord_reg[3]/Q
                         net (fo=29, routed)          1.560     2.253    displayDriver/yCoord_reg[9]_0[3]
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.150     2.403 f  displayDriver/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.196     3.599    displayDriver/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.328     3.927 f  displayDriver/RED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.550     4.477    displayDriver/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  displayDriver/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.158     5.759    game/ball/ball_rect/BLUE[0]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.883 r  game/ball/ball_rect/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.900     7.782    GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.313 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.313    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.312ns  (logic 4.943ns (43.695%)  route 6.369ns (56.305%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  displayDriver/yCoord_reg[3]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  displayDriver/yCoord_reg[3]/Q
                         net (fo=29, routed)          1.560     2.253    displayDriver/yCoord_reg[9]_0[3]
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.150     2.403 f  displayDriver/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.196     3.599    displayDriver/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.328     3.927 f  displayDriver/RED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.550     4.477    displayDriver/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  displayDriver/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.147     5.747    game/rightPaddle/RED[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     5.871 r  game/rightPaddle/RED_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.917     7.788    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.312 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.312    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver/yCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.262ns  (logic 4.938ns (43.846%)  route 6.324ns (56.154%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  displayDriver/yCoord_reg[3]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  displayDriver/yCoord_reg[3]/Q
                         net (fo=29, routed)          1.560     2.253    displayDriver/yCoord_reg[9]_0[3]
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.150     2.403 f  displayDriver/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.196     3.599    displayDriver/RED_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.328     3.927 f  displayDriver/RED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.550     4.477    displayDriver/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  displayDriver/RED_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           1.131     5.732    game/ball/ball_rect/BLUE[0]
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.856 r  game/ball/ball_rect/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.887     7.743    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.262 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.262    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver1/segement_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segement_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  driver1/segement_reg[7]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  driver1/segement_reg[7]/Q
                         net (fo=1, routed)           0.059     0.207    driver1_n_0
    SLICE_X65Y22         FDRE                                         r  segement_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/leftPaddleY_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game/leftPaddleY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDSE                         0.000     0.000 r  game/leftPaddleY_reg[0]/C
    SLICE_X3Y27          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game/leftPaddleY_reg[0]/Q
                         net (fo=15, routed)          0.080     0.221    game/leftPaddleY_reg[9]_0[0]
    SLICE_X3Y27          FDSE                                         r  game/leftPaddleY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/segement_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segement_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  driver1/segement_reg[6]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  driver1/segement_reg[6]/Q
                         net (fo=1, routed)           0.114     0.242    driver1_n_1
    SLICE_X65Y22         FDRE                                         r  segement_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/segement_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segement_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  driver1/segement_reg[4]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  driver1/segement_reg[4]/Q
                         net (fo=1, routed)           0.116     0.280    driver1_n_3
    SLICE_X65Y22         FDRE                                         r  segement_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/bmp0/address_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.481%)  route 0.156ns (52.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE                         0.000     0.000 r  game/bmp0/address_reg[4]/C
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/bmp0/address_reg[4]/Q
                         net (fo=2, routed)           0.156     0.297    game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/bmp3/address_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/bmp3/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  game/bmp3/address_reg[2]/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/bmp3/address_reg[2]/Q
                         net (fo=2, routed)           0.158     0.299    game/bmp3/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  game/bmp3/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/bmp3/address_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/bmp3/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.892%)  route 0.160ns (53.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  game/bmp3/address_reg[2]/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/bmp3/address_reg[2]/Q
                         net (fo=2, routed)           0.160     0.301    game/bmp3/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  game/bmp3/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.698%)  route 0.153ns (48.302%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE                         0.000     0.000 r  game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.153     0.317    game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y12         RAMB18E1                                     r  game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.698%)  route 0.153ns (48.302%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE                         0.000     0.000 r  game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.153     0.317    game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y12         RAMB18E1                                     r  game/bmp0/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.698%)  route 0.153ns (48.302%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE                         0.000     0.000 r  game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_4_cooolDelFlop/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=2, routed)           0.153     0.317    game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_2
    RAMB18_X0Y10         RAMB18E1                                     r  game/bmp1/fontROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





