{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636846294933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636846294941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 06:31:34 2021 " "Processing started: Sun Nov 14 06:31:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636846294941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846294941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dot_product -c Dot_product " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dot_product -c Dot_product" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846294941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636846295438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636846295438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_product.sv 5 5 " "Found 5 design units, including 5 entities, in source file dot_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dot_product " "Found entity 1: Dot_product" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305591 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dot_product_ " "Found entity 2: Dot_product_" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305591 ""} { "Info" "ISGN_ENTITY_NAME" "3 Dot_product_single_slot " "Found entity 3: Dot_product_single_slot" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305591 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_ALU_select_3_to_1_functions " "Found entity 4: mux_ALU_select_3_to_1_functions" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305591 ""} { "Info" "ISGN_ENTITY_NAME" "5 slot_scan " "Found entity 5: slot_scan" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846305591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 5 5 " "Found 5 design units, including 5 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_ " "Found entity 1: Register_" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305594 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register " "Found entity 2: Register" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305594 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register_32bits " "Found entity 3: Register_32bits" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305594 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_4bits " "Found entity 4: decoder_4bits" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305594 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX_9_to_1bits " "Found entity 5: MUX_9_to_1bits" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846305594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cout cout Multiplier.sv(26) " "Verilog HDL Declaration information at Multiplier.sv(26): object \"Cout\" differs only in case from object \"cout\" in the same scope" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636846305596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_unit " "Found entity 1: Multiplier_unit" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305596 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305596 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplier " "Found entity 3: Multiplier" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846305596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Adder.sv(8) " "Verilog HDL Declaration information at Adder.sv(8): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636846305597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.sv(26) " "Verilog HDL Declaration information at Adder.sv(26): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636846305598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.sv(51) " "Verilog HDL Declaration information at Adder.sv(51): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636846305598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cin Cin Adder.sv(73) " "Verilog HDL Declaration information at Adder.sv(73): object \"cin\" differs only in case from object \"Cin\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636846305598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.sv(73) " "Verilog HDL Declaration information at Adder.sv(73): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636846305598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G Adder.sv(73) " "Verilog HDL Declaration information at Adder.sv(73): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636846305598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305599 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_block_4bits " "Found entity 2: carry_block_4bits" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305599 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA_4bits " "Found entity 3: FA_4bits" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305599 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder " "Found entity 4: Adder" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846305599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 3 3 " "Found 3 design units, including 3 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_ " "Found entity 1: ff_" {  } { { "FSM.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305600 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "FSM.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305600 ""} { "Info" "ISGN_ENTITY_NAME" "3 one_hot " "Found entity 3: one_hot" {  } { { "FSM.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846305600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_product_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dot_product_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dot_product_tb " "Found entity 1: Dot_product_tb" {  } { { "Dot_product_tb.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636846305602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846305602 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Dot_product.sv(36) " "Verilog HDL Instantiation warning at Dot_product.sv(36): instance has no name" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636846305605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dot_product " "Elaborating entity \"Dot_product\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636846305649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "Dot_product.sv" "fsm" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_ FSM:fsm\|ff_:b1 " "Elaborating entity \"ff_\" for hierarchy \"FSM:fsm\|ff_:b1\"" {  } { { "FSM.sv" "b1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot one_hot:comb_18 " "Elaborating entity \"one_hot\" for hierarchy \"one_hot:comb_18\"" {  } { { "Dot_product.sv" "comb_18" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dot_product_ Dot_product_:dot " "Elaborating entity \"Dot_product_\" for hierarchy \"Dot_product_:dot\"" {  } { { "Dot_product.sv" "dot" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Dot_product_:dot\|Register:left " "Elaborating entity \"Register\" for hierarchy \"Dot_product_:dot\|Register:left\"" {  } { { "Dot_product.sv" "left" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock Register.sv(23) " "Verilog HDL or VHDL warning at Register.sv(23): object \"clock\" assigned a value but never read" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636846305728 "|Dot_product|Dot_product_:dot|Register:left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4bits Dot_product_:dot\|Register:left\|decoder_4bits:deco " "Elaborating entity \"decoder_4bits\" for hierarchy \"Dot_product_:dot\|Register:left\|decoder_4bits:deco\"" {  } { { "Register.sv" "deco" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_ Dot_product_:dot\|Register:left\|Register_:wiring_address\[0\].wiring_width\[0\].cell_ " "Elaborating entity \"Register_\" for hierarchy \"Dot_product_:dot\|Register:left\|Register_:wiring_address\[0\].wiring_width\[0\].cell_\"" {  } { { "Register.sv" "wiring_address\[0\].wiring_width\[0\].cell_" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slot_scan Dot_product_:dot\|slot_scan:block\[0\].slot " "Elaborating entity \"slot_scan\" for hierarchy \"Dot_product_:dot\|slot_scan:block\[0\].slot\"" {  } { { "Dot_product.sv" "block\[0\].slot" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU_select_3_to_1_functions Dot_product_:dot\|slot_scan:block\[0\].slot\|mux_ALU_select_3_to_1_functions:matrix_\[0\].Mux_1 " "Elaborating entity \"mux_ALU_select_3_to_1_functions\" for hierarchy \"Dot_product_:dot\|slot_scan:block\[0\].slot\|mux_ALU_select_3_to_1_functions:matrix_\[0\].Mux_1\"" {  } { { "Dot_product.sv" "matrix_\[0\].Mux_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dot_product_single_slot Dot_product_:dot\|Dot_product_single_slot:S_1 " "Elaborating entity \"Dot_product_single_slot\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\"" {  } { { "Dot_product.sv" "S_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1 " "Elaborating entity \"Multiplier\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\"" {  } { { "Dot_product.sv" "M_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_unit Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits " "Elaborating entity \"Multiplier_unit\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits\"" {  } { { "Multiplier.sv" "row\[0\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits\|full_adder:block0 " "Elaborating entity \"full_adder\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits\|full_adder:block0\"" {  } { { "Multiplier.sv" "block0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846305877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1 " "Elaborating entity \"Adder\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\"" {  } { { "Dot_product.sv" "A_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846306493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4bits Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0 " "Elaborating entity \"FA_4bits\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\"" {  } { { "Adder.sv" "block0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846306495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|full_adder_1_bit:FA_0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|full_adder_1_bit:FA_0\"" {  } { { "Adder.sv" "FA_0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846306497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block_4bits Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0 " "Elaborating entity \"carry_block_4bits\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0\"" {  } { { "Adder.sv" "CLA_4bits_0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846306499 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[15\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306664 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[14\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306664 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[13\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306665 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[12\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306665 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[11\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306665 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[10\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306665 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[9\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306665 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[8\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306665 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[7\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306666 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[6\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306666 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[5\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306666 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[4\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306666 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[3\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306666 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[2\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306666 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[1\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306667 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[15\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306688 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[14\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306688 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[13\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306689 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[12\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306689 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[11\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306689 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[10\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306689 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[9\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306689 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[8\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306690 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[7\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306690 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[6\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306690 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[5\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306690 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[4\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306691 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[3\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306691 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[2\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306691 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[1\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306691 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[0\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[0\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[0\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306691 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[0].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[15\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306692 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[14\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306692 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[13\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306693 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[12\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306693 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[11\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306693 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[10\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306693 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[9\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306693 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[8\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306693 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[7\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306694 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[6\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306694 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[5\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306694 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[4\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306694 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[3\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306694 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[2\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306694 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[1\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306694 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[15\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306715 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[14\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306716 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[13\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306716 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[12\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306716 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[11\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306716 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[10\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306716 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[9\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306717 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[8\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306717 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[7\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306717 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[6\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306717 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[5\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306717 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[4\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306717 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[3\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306718 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[2\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306718 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[1\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306718 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[0\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[0\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[0\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636846306718 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[0].bits"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636846309441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636846311142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/Matrix/output_files/Dot_product.map.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/Matrix/output_files/Dot_product.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846326393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636846326798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636846326798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2269 " "Implemented 2269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636846326986 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636846326986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2197 " "Implemented 2197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636846326986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636846326986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636846327029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 06:32:07 2021 " "Processing ended: Sun Nov 14 06:32:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636846327029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636846327029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636846327029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636846327029 ""}
