Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0fdd5961ea8649d799a7ca7742975e64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav
