{"vcs1":{"timestamp_begin":1731033266.504832984, "rt":1.55, "ut":0.44, "st":0.24}}
{"vcselab":{"timestamp_begin":1731033268.135133338, "rt":0.89, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1731033269.107298986, "rt":0.33, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731033265.806979733}
{"VCS_COMP_START_TIME": 1731033265.806979733}
{"VCS_COMP_END_TIME": 1731033271.046975606}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 231552}}
