-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "01/13/2025 05:25:54"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	main IS
    PORT (
	i_btn1 : IN std_logic;
	i_btn2 : IN std_logic;
	i_btn3 : IN std_logic;
	i_btn4 : IN std_logic;
	i_clk : IN std_logic;
	i_IR : IN std_logic;
	i_Rx : IN std_logic;
	dig : OUT std_logic_vector(3 DOWNTO 0);
	sevseg : OUT std_logic_vector(6 DOWNTO 0);
	o_led1 : OUT std_logic;
	o_led2 : OUT std_logic;
	o_led3 : OUT std_logic;
	o_led4 : OUT std_logic;
	o_r0 : OUT std_logic;
	o_r1 : OUT std_logic;
	o_r2 : OUT std_logic;
	o_r3 : OUT std_logic;
	o_r4 : OUT std_logic;
	o_r5 : OUT std_logic;
	o_r6 : OUT std_logic;
	o_r7 : OUT std_logic;
	o_g0 : OUT std_logic;
	o_g1 : OUT std_logic;
	o_g2 : OUT std_logic;
	o_g3 : OUT std_logic;
	o_g4 : OUT std_logic;
	o_g5 : OUT std_logic;
	o_g6 : OUT std_logic;
	o_g7 : OUT std_logic;
	o_b0 : OUT std_logic;
	o_b1 : OUT std_logic;
	o_b2 : OUT std_logic;
	o_b3 : OUT std_logic;
	o_b4 : OUT std_logic;
	o_b5 : OUT std_logic;
	o_b6 : OUT std_logic;
	o_b7 : OUT std_logic;
	o_vga_hs : OUT std_logic;
	o_vga_vs : OUT std_logic;
	o_buzz : OUT std_logic;
	o_Tx : OUT std_logic
	);
END main;

-- Design Ports Information
-- i_btn1	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_btn2	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_btn3	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_btn4	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[0]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[1]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[2]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[4]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[5]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[6]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led1	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led2	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led3	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led4	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r0	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r1	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r2	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r3	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r4	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r5	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r6	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r7	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g0	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g1	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g2	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g3	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g4	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g5	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g6	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g7	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b0	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b1	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b2	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b3	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b4	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b5	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b6	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b7	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_vga_hs	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_vga_vs	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_buzz	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Tx	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_Rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_IR	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF main IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_btn1 : std_logic;
SIGNAL ww_i_btn2 : std_logic;
SIGNAL ww_i_btn3 : std_logic;
SIGNAL ww_i_btn4 : std_logic;
SIGNAL ww_i_clk : std_logic;
SIGNAL ww_i_IR : std_logic;
SIGNAL ww_i_Rx : std_logic;
SIGNAL ww_dig : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_sevseg : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_o_led1 : std_logic;
SIGNAL ww_o_led2 : std_logic;
SIGNAL ww_o_led3 : std_logic;
SIGNAL ww_o_led4 : std_logic;
SIGNAL ww_o_r0 : std_logic;
SIGNAL ww_o_r1 : std_logic;
SIGNAL ww_o_r2 : std_logic;
SIGNAL ww_o_r3 : std_logic;
SIGNAL ww_o_r4 : std_logic;
SIGNAL ww_o_r5 : std_logic;
SIGNAL ww_o_r6 : std_logic;
SIGNAL ww_o_r7 : std_logic;
SIGNAL ww_o_g0 : std_logic;
SIGNAL ww_o_g1 : std_logic;
SIGNAL ww_o_g2 : std_logic;
SIGNAL ww_o_g3 : std_logic;
SIGNAL ww_o_g4 : std_logic;
SIGNAL ww_o_g5 : std_logic;
SIGNAL ww_o_g6 : std_logic;
SIGNAL ww_o_g7 : std_logic;
SIGNAL ww_o_b0 : std_logic;
SIGNAL ww_o_b1 : std_logic;
SIGNAL ww_o_b2 : std_logic;
SIGNAL ww_o_b3 : std_logic;
SIGNAL ww_o_b4 : std_logic;
SIGNAL ww_o_b5 : std_logic;
SIGNAL ww_o_b6 : std_logic;
SIGNAL ww_o_b7 : std_logic;
SIGNAL ww_o_vga_hs : std_logic;
SIGNAL ww_o_vga_vs : std_logic;
SIGNAL ww_o_buzz : std_logic;
SIGNAL ww_o_Tx : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_btn1~input_o\ : std_logic;
SIGNAL \i_btn2~input_o\ : std_logic;
SIGNAL \i_btn3~input_o\ : std_logic;
SIGNAL \i_btn4~input_o\ : std_logic;
SIGNAL \dig[0]~output_o\ : std_logic;
SIGNAL \dig[1]~output_o\ : std_logic;
SIGNAL \dig[2]~output_o\ : std_logic;
SIGNAL \dig[3]~output_o\ : std_logic;
SIGNAL \sevseg[0]~output_o\ : std_logic;
SIGNAL \sevseg[1]~output_o\ : std_logic;
SIGNAL \sevseg[2]~output_o\ : std_logic;
SIGNAL \sevseg[3]~output_o\ : std_logic;
SIGNAL \sevseg[4]~output_o\ : std_logic;
SIGNAL \sevseg[5]~output_o\ : std_logic;
SIGNAL \sevseg[6]~output_o\ : std_logic;
SIGNAL \o_led1~output_o\ : std_logic;
SIGNAL \o_led2~output_o\ : std_logic;
SIGNAL \o_led3~output_o\ : std_logic;
SIGNAL \o_led4~output_o\ : std_logic;
SIGNAL \o_r0~output_o\ : std_logic;
SIGNAL \o_r1~output_o\ : std_logic;
SIGNAL \o_r2~output_o\ : std_logic;
SIGNAL \o_r3~output_o\ : std_logic;
SIGNAL \o_r4~output_o\ : std_logic;
SIGNAL \o_r5~output_o\ : std_logic;
SIGNAL \o_r6~output_o\ : std_logic;
SIGNAL \o_r7~output_o\ : std_logic;
SIGNAL \o_g0~output_o\ : std_logic;
SIGNAL \o_g1~output_o\ : std_logic;
SIGNAL \o_g2~output_o\ : std_logic;
SIGNAL \o_g3~output_o\ : std_logic;
SIGNAL \o_g4~output_o\ : std_logic;
SIGNAL \o_g5~output_o\ : std_logic;
SIGNAL \o_g6~output_o\ : std_logic;
SIGNAL \o_g7~output_o\ : std_logic;
SIGNAL \o_b0~output_o\ : std_logic;
SIGNAL \o_b1~output_o\ : std_logic;
SIGNAL \o_b2~output_o\ : std_logic;
SIGNAL \o_b3~output_o\ : std_logic;
SIGNAL \o_b4~output_o\ : std_logic;
SIGNAL \o_b5~output_o\ : std_logic;
SIGNAL \o_b6~output_o\ : std_logic;
SIGNAL \o_b7~output_o\ : std_logic;
SIGNAL \o_vga_hs~output_o\ : std_logic;
SIGNAL \o_vga_vs~output_o\ : std_logic;
SIGNAL \o_buzz~output_o\ : std_logic;
SIGNAL \o_Tx~output_o\ : std_logic;
SIGNAL \i_clk~input_o\ : std_logic;
SIGNAL \i_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \clockmodifier_module|Add0~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~9\ : std_logic;
SIGNAL \clockmodifier_module|Add0~10_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~4_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~11\ : std_logic;
SIGNAL \clockmodifier_module|Add0~12_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~3_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~13\ : std_logic;
SIGNAL \clockmodifier_module|Add0~14_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~15\ : std_logic;
SIGNAL \clockmodifier_module|Add0~16_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~2_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~17\ : std_logic;
SIGNAL \clockmodifier_module|Add0~18_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~19\ : std_logic;
SIGNAL \clockmodifier_module|Add0~20_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~21\ : std_logic;
SIGNAL \clockmodifier_module|Add0~22_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~23\ : std_logic;
SIGNAL \clockmodifier_module|Add0~24_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~1_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~25\ : std_logic;
SIGNAL \clockmodifier_module|Add0~26_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~27\ : std_logic;
SIGNAL \clockmodifier_module|Add0~28_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~29\ : std_logic;
SIGNAL \clockmodifier_module|Add0~30_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~31\ : std_logic;
SIGNAL \clockmodifier_module|Add0~32_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~33\ : std_logic;
SIGNAL \clockmodifier_module|Add0~34_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~35\ : std_logic;
SIGNAL \clockmodifier_module|Add0~36_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~37\ : std_logic;
SIGNAL \clockmodifier_module|Add0~38_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~39\ : std_logic;
SIGNAL \clockmodifier_module|Add0~40_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~41\ : std_logic;
SIGNAL \clockmodifier_module|Add0~42_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~43\ : std_logic;
SIGNAL \clockmodifier_module|Add0~44_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~45\ : std_logic;
SIGNAL \clockmodifier_module|Add0~46_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~2_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~47\ : std_logic;
SIGNAL \clockmodifier_module|Add0~48_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~49\ : std_logic;
SIGNAL \clockmodifier_module|Add0~50_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~51\ : std_logic;
SIGNAL \clockmodifier_module|Add0~52_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~53\ : std_logic;
SIGNAL \clockmodifier_module|Add0~54_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~55\ : std_logic;
SIGNAL \clockmodifier_module|Add0~56_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~57\ : std_logic;
SIGNAL \clockmodifier_module|Add0~58_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~59\ : std_logic;
SIGNAL \clockmodifier_module|Add0~60_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~61\ : std_logic;
SIGNAL \clockmodifier_module|Add0~62_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~1_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~3_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~4_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~5_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~1\ : std_logic;
SIGNAL \clockmodifier_module|Add0~2_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~3\ : std_logic;
SIGNAL \clockmodifier_module|Add0~4_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~5\ : std_logic;
SIGNAL \clockmodifier_module|Add0~6_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~7\ : std_logic;
SIGNAL \clockmodifier_module|Add0~8_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~7_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~6_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~8_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~5_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~9_combout\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~feeder_combout\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~q\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~clkctrl_outclk\ : std_logic;
SIGNAL \sevs_module|Add0~0_combout\ : std_logic;
SIGNAL \sevs_module|counter[0]~1_combout\ : std_logic;
SIGNAL \sevs_module|Add0~1\ : std_logic;
SIGNAL \sevs_module|Add0~2_combout\ : std_logic;
SIGNAL \sevs_module|Equal3~0_combout\ : std_logic;
SIGNAL \sevs_module|Add0~3\ : std_logic;
SIGNAL \sevs_module|Add0~4_combout\ : std_logic;
SIGNAL \sevs_module|Add0~5\ : std_logic;
SIGNAL \sevs_module|Add0~6_combout\ : std_logic;
SIGNAL \sevs_module|Add0~7\ : std_logic;
SIGNAL \sevs_module|Add0~8_combout\ : std_logic;
SIGNAL \sevs_module|Add0~9\ : std_logic;
SIGNAL \sevs_module|Add0~10_combout\ : std_logic;
SIGNAL \sevs_module|Add0~11\ : std_logic;
SIGNAL \sevs_module|Add0~12_combout\ : std_logic;
SIGNAL \sevs_module|Add0~13\ : std_logic;
SIGNAL \sevs_module|Add0~14_combout\ : std_logic;
SIGNAL \sevs_module|Add0~15\ : std_logic;
SIGNAL \sevs_module|Add0~16_combout\ : std_logic;
SIGNAL \sevs_module|Add0~17\ : std_logic;
SIGNAL \sevs_module|Add0~18_combout\ : std_logic;
SIGNAL \sevs_module|Add0~19\ : std_logic;
SIGNAL \sevs_module|Add0~20_combout\ : std_logic;
SIGNAL \sevs_module|Add0~21\ : std_logic;
SIGNAL \sevs_module|Add0~22_combout\ : std_logic;
SIGNAL \sevs_module|Add0~23\ : std_logic;
SIGNAL \sevs_module|Add0~24_combout\ : std_logic;
SIGNAL \sevs_module|Add0~25\ : std_logic;
SIGNAL \sevs_module|Add0~26_combout\ : std_logic;
SIGNAL \sevs_module|Add0~27\ : std_logic;
SIGNAL \sevs_module|Add0~28_combout\ : std_logic;
SIGNAL \sevs_module|Add0~29\ : std_logic;
SIGNAL \sevs_module|Add0~30_combout\ : std_logic;
SIGNAL \sevs_module|Add0~31\ : std_logic;
SIGNAL \sevs_module|Add0~32_combout\ : std_logic;
SIGNAL \sevs_module|Add0~33\ : std_logic;
SIGNAL \sevs_module|Add0~34_combout\ : std_logic;
SIGNAL \sevs_module|Add0~35\ : std_logic;
SIGNAL \sevs_module|Add0~36_combout\ : std_logic;
SIGNAL \sevs_module|Add0~37\ : std_logic;
SIGNAL \sevs_module|Add0~38_combout\ : std_logic;
SIGNAL \sevs_module|Add0~39\ : std_logic;
SIGNAL \sevs_module|Add0~40_combout\ : std_logic;
SIGNAL \sevs_module|Add0~41\ : std_logic;
SIGNAL \sevs_module|Add0~42_combout\ : std_logic;
SIGNAL \sevs_module|Add0~43\ : std_logic;
SIGNAL \sevs_module|Add0~44_combout\ : std_logic;
SIGNAL \sevs_module|Add0~45\ : std_logic;
SIGNAL \sevs_module|Add0~46_combout\ : std_logic;
SIGNAL \sevs_module|Add0~47\ : std_logic;
SIGNAL \sevs_module|Add0~48_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~1_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~3_combout\ : std_logic;
SIGNAL \sevs_module|Add0~49\ : std_logic;
SIGNAL \sevs_module|Add0~50_combout\ : std_logic;
SIGNAL \sevs_module|Add0~51\ : std_logic;
SIGNAL \sevs_module|Add0~52_combout\ : std_logic;
SIGNAL \sevs_module|Add0~53\ : std_logic;
SIGNAL \sevs_module|Add0~54_combout\ : std_logic;
SIGNAL \sevs_module|Add0~55\ : std_logic;
SIGNAL \sevs_module|Add0~56_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~2_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~4_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~6_combout\ : std_logic;
SIGNAL \sevs_module|Add0~57\ : std_logic;
SIGNAL \sevs_module|Add0~58_combout\ : std_logic;
SIGNAL \sevs_module|Add0~59\ : std_logic;
SIGNAL \sevs_module|Add0~60_combout\ : std_logic;
SIGNAL \sevs_module|Add0~61\ : std_logic;
SIGNAL \sevs_module|Add0~62_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~5_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~7_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~8_combout\ : std_logic;
SIGNAL \sevs_module|counter~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~9_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~10_combout\ : std_logic;
SIGNAL \sevs_module|dig[1]~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal1~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal2~0_combout\ : std_logic;
SIGNAL \sevs_module|dig[1]~1_combout\ : std_logic;
SIGNAL \controller_module|k[0]~6_combout\ : std_logic;
SIGNAL \controller_module|Add1~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[0]~18_combout\ : std_logic;
SIGNAL \i_IR~input_o\ : std_logic;
SIGNAL \ir_decoder_module|failed~1_combout\ : std_logic;
SIGNAL \ir_decoder_module|failed~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|failed~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[16]~54\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[17]~55_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[13]~49_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[13]~50_combout\ : std_logic;
SIGNAL \ir_decoder_module|failed~3_combout\ : std_logic;
SIGNAL \ir_decoder_module|failed~4_combout\ : std_logic;
SIGNAL \ir_decoder_module|failed~q\ : std_logic;
SIGNAL \ir_decoder_module|Selector2~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan4~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan0~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan0~1_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan0~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|started~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|started~q\ : std_logic;
SIGNAL \ir_decoder_module|Selector2~3_combout\ : std_logic;
SIGNAL \ir_decoder_module|decoded~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|stored~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|stored~q\ : std_logic;
SIGNAL \ir_decoder_module|Add1~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~14_combout\ : std_logic;
SIGNAL \ir_decoder_module|NB[3]~4_combout\ : std_logic;
SIGNAL \ir_decoder_module|NB[3]~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|NB[3]~3_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~1\ : std_logic;
SIGNAL \ir_decoder_module|Add1~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~4_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~3\ : std_logic;
SIGNAL \ir_decoder_module|Add1~5_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~7_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~6\ : std_logic;
SIGNAL \ir_decoder_module|Add1~8_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~10_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~9\ : std_logic;
SIGNAL \ir_decoder_module|Add1~11_combout\ : std_logic;
SIGNAL \ir_decoder_module|Add1~13_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan2~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|decoded~3_combout\ : std_logic;
SIGNAL \ir_decoder_module|decoded~q\ : std_logic;
SIGNAL \ir_decoder_module|Selector0~5_combout\ : std_logic;
SIGNAL \ir_decoder_module|Selector0~6_combout\ : std_logic;
SIGNAL \ir_decoder_module|Selector3~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|success~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|success~q\ : std_logic;
SIGNAL \ir_decoder_module|Selector0~4_combout\ : std_logic;
SIGNAL \ir_decoder_module|Selector0~7_combout\ : std_logic;
SIGNAL \ir_decoder_module|Selector1~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|Selector1~1_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[13]~48_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[0]~19\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[1]~20_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[1]~21\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[2]~22_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[2]~23\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[3]~24_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[3]~25\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[4]~26_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[4]~27\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[5]~28_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[5]~29\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[6]~30_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[6]~31\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[7]~32_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[7]~33\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[8]~34_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[8]~35\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[9]~36_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[9]~37\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[10]~38_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[10]~39\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[11]~40_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[11]~41\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[12]~42_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[12]~43\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[13]~44_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[13]~45\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[14]~46_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[14]~47\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[15]~51_combout\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[15]~52\ : std_logic;
SIGNAL \ir_decoder_module|cycleCounter[16]~53_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan4~7_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan4~3_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan4~4_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan4~5_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan4~6_combout\ : std_logic;
SIGNAL \ir_decoder_module|LessThan4~8_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~1_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|data[1]~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|o_irFrame[1]~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~8_combout\ : std_logic;
SIGNAL \ir_decoder_module|data[3]~6_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~7_combout\ : std_logic;
SIGNAL \ir_decoder_module|data[2]~5_combout\ : std_logic;
SIGNAL \controller_module|k[0]~18_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~5_combout\ : std_logic;
SIGNAL \ir_decoder_module|data[6]~3_combout\ : std_logic;
SIGNAL \ir_decoder_module|o_irFrame[6]~feeder_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~6_combout\ : std_logic;
SIGNAL \ir_decoder_module|data[7]~4_combout\ : std_logic;
SIGNAL \ir_decoder_module|changestate~0_combout\ : std_logic;
SIGNAL \ir_decoder_module|changestate~q\ : std_logic;
SIGNAL \controller_module|ir_prevstate~q\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~4_combout\ : std_logic;
SIGNAL \ir_decoder_module|data[4]~2_combout\ : std_logic;
SIGNAL \ir_decoder_module|Decoder0~3_combout\ : std_logic;
SIGNAL \ir_decoder_module|data[5]~1_combout\ : std_logic;
SIGNAL \ir_decoder_module|o_irFrame[5]~feeder_combout\ : std_logic;
SIGNAL \controller_module|k[0]~16_combout\ : std_logic;
SIGNAL \controller_module|k[0]~17_combout\ : std_logic;
SIGNAL \controller_module|k[3]~13\ : std_logic;
SIGNAL \controller_module|k[4]~14_combout\ : std_logic;
SIGNAL \controller_module|Add1~1\ : std_logic;
SIGNAL \controller_module|Add1~3\ : std_logic;
SIGNAL \controller_module|Add1~5\ : std_logic;
SIGNAL \controller_module|Add1~7\ : std_logic;
SIGNAL \controller_module|Add1~8_combout\ : std_logic;
SIGNAL \controller_module|k[4]~15\ : std_logic;
SIGNAL \controller_module|k[5]~20_combout\ : std_logic;
SIGNAL \controller_module|Add1~9\ : std_logic;
SIGNAL \controller_module|Add1~10_combout\ : std_logic;
SIGNAL \controller_module|Add1~11\ : std_logic;
SIGNAL \controller_module|Add1~12_combout\ : std_logic;
SIGNAL \controller_module|k[0]~19_combout\ : std_logic;
SIGNAL \controller_module|k[0]~7\ : std_logic;
SIGNAL \controller_module|k[1]~8_combout\ : std_logic;
SIGNAL \controller_module|Add1~2_combout\ : std_logic;
SIGNAL \controller_module|k[1]~9\ : std_logic;
SIGNAL \controller_module|k[2]~10_combout\ : std_logic;
SIGNAL \controller_module|Add1~4_combout\ : std_logic;
SIGNAL \controller_module|k[2]~11\ : std_logic;
SIGNAL \controller_module|k[3]~12_combout\ : std_logic;
SIGNAL \controller_module|Add1~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[0]~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~17_combout\ : std_logic;
SIGNAL \i_Rx~input_o\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[0]~10\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[1]~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[1]~12\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[2]~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[2]~14\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[3]~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[3]~20\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[4]~21_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[4]~22\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[5]~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[5]~24\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[6]~25_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[6]~26\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~27_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~28\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[8]~29_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal0~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal0~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[0]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[1]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add1~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[2]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan1~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|s_RECIEVING_FLAG~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|s_RECIEVING_FLAG~feeder_combout\ : std_logic;
SIGNAL \i_Rx~_wirecell_combout\ : std_logic;
SIGNAL \uart_module|u_RX|s_RECIEVING_FLAG~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[1]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add1~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[3]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[8]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][7]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder1~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[0]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[9]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|isFirstRun~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder1~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|isFirstRun~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder1~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][7]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~454feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|isFirstRun~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder1~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|isFirstRun~q\ : std_logic;
SIGNAL \uart_module|u_RX|process_0~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|mem_addr[0]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|mem_addr[1]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~1\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|mem_addr[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~3\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|mem_addr[3]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~5\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|mem_addr[4]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~7\ : std_logic;
SIGNAL \uart_module|u_RX|Add3~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|mem_addr[5]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2459_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2460_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~454_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~838feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2461_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~838_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2462_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~70_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1571_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2463_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1222_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1572_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~934feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2454_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2455_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~934_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2458_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1318_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~550feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2456_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~550_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2457_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~166_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1569_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1570_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1573_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~742feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2464_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2466_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~742_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2467_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~358_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1574_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1126feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2465_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1126_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2468_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1510_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1575_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~646feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2449_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2450_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~646_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2453_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1414_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1030feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2451_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1030_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2452_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~262_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1567_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1568_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1576_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~790feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2524_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2525_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~790_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2528_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1558_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1174feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2526_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1174_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2527_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~406_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1605_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1606_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~598feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2509_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2510_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~598_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2513_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1366_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2512_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~214_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~982feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2511_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~982_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1598_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1599_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~694feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2514_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2516_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~694_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2517_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~310_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1600_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1078feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2515_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1078_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2518_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1462_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1601_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~886feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2519_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2520_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~886_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2523_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1270_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~502feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2521_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~502_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2522_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~118_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1602_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1603_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1604_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1607_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~670feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2469_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2470_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~670_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2475_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2476_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~766_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~574feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2471_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2472_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~574_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2473_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2474_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~478_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1577_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1578_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1438feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2485_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1438_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2488_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1534_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2487_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1246_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1342feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2486_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1342_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1584_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1585_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~190feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2481_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~190_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2484_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~382_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2483_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~94_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~286feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2482_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~286_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1581_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1582_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~958feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2477_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~958_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2480_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1150_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1054feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2478_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1054_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2479_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~862_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1579_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1580_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1583_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1586_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~526feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2489_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2491_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~526_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2492_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~142_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1587_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~910feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2490_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~910_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2493_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1294_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1588_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~718feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2504_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2506_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~718_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2507_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~334_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1594_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2508_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1486_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1102feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2505_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1102_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1595_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2499_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2500_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~430_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2503_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1198_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2502_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~46_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2501_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~814_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1591_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1592_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~622feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2494_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2495_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~622_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2498_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1390_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2497_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~238_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2496_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1006_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1589_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1590_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1593_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1596_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1597_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1608_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[7]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][6]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][6]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~597feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~597_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~549_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~573feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~573_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~525_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1609_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1610_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1317feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1317_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1365_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1341feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1341_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1293_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1616_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1617_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~909_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~933feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~933_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1611_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~981_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~957feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~957_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1612_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~189feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~189_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~213_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~165_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~141_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1613_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1614_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1615_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1618_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1029feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1029_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1005_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1619_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1053feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1053_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1077_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1620_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1437feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1437_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1389_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1626_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1461_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1413feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1413_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1627_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~645feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~645_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~693_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~669feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~669_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~621_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1621_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1622_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~261feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~261_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~237_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1623_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~285feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~285_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~309_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1624_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1625_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1628_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1221feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1221_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1269_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1197_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1245feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1245_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1636_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1637_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~813_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~837feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~837_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1629_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~885_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~861_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1630_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~453feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~453_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~501_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~477feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~477_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~429_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1631_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1632_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~93feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~93_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~117_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~45_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~69feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~69_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1633_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1634_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1635_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1638_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1639_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1173feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1173_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1557_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~789feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~789_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~405_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1647_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1648_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~765feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~765_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1533_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1149feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1149_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~381_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1640_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1641_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~717feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~717_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1485_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1101feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1101_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~333_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1644_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1645_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1125feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1125_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1509_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~741feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~741_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~357_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1642_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1643_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1646_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1649_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1650_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[6]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][5]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][5]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1028feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1028_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~836_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1651_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1124_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~932feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~932_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1652_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1052feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1052_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~956feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~956_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~860_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1653_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1148_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1654_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1004feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1004_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1100_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~812_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~908feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~908_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1655_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1656_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1657_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~980feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~980_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1172_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1076feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1076_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~884_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1658_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1659_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1660_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1508_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1556_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1532feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1532_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1484_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1689_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1690_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1436feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1436_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1460_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1412feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1412_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1388_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1682_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1683_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1316feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1316_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1364_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1340feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1340_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1292_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1684_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1685_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1244feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1244_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1220feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1220_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1196_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1686_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1268_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1687_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1688_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1691_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~212feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~212_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~404_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~308feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~308_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~116_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1678_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1679_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~164feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~164_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~356_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~260feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~260_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~68_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1671_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1672_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~236feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~236_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~332_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~140feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~140_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~44_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1675_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1676_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~284feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~284_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~380_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~92_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~188feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~188_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1673_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1674_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1677_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1680_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~692feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~692_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~500_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1668_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~788_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~596feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~596_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1669_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~572feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~572_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~476_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1661_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~764_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~668feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~668_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1662_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~644feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~644_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~452_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1663_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~548feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~548_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~740_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1664_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~620feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~620_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~716_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~524feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~524_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~428_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1665_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1666_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1667_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1670_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1681_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1692_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[5]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][4]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][4]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~595feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~595_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1363_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~211_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~979feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~979_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1724_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1725_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~787feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~787_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1555_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1171feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1171_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~403_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1731_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1732_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1075feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1075_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1459_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~691feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~691_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~307_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1726_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1727_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~883feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~883_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1267_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~115_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~499feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~499_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1728_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1729_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1730_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1733_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1243_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1339feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1339_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1700_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1531_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1435feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1435_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1701_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~763feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~763_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~667_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~571feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~571_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~475_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1693_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1694_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~91_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~283feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~283_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1697_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~379_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~187feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~187_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1698_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~955feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~955_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1147_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1051feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1051_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~859_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1695_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1696_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1699_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1702_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1123feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1123_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1507_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~739feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~739_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~355_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1710_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1711_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~643_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1411_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1027feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1027_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~259_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1703_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1704_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~451feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~451_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1219_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~835feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~835_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~67_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1707_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1708_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~931feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~931_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1315_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~547feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~547_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~163_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1705_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1706_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1709_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1712_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~907feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~907_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1291_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~523feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~523_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~139_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1713_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1714_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1003feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1003_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~235_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1715_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1387_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~619feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~619_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1716_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~811feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~811_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~43_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1717_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1195_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~427feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~427_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1718_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1719_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1099feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1099_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1483_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~331_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~715feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~715_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1720_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1721_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1722_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1723_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1734_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[4]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][3]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~762feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~762_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1530_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1146feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1146_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~378_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1766_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1767_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1170feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1170_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~786feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~786_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~402_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1773_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1554_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1774_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~714feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~714_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~330_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1098feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1098_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1770_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1482_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1771_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1122feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1122_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1506_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~738feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~738_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~354_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1768_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1769_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1772_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1775_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1410feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1410_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1458_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1386_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1434feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1434_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1742_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1743_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1050feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1050_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1026feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1026_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1002_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1735_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1074_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1736_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~282feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~282_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~306_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~258feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~258_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~234_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1739_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1740_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~642feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~642_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~690_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~618_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~666feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~666_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1737_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1738_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1741_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1744_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1194_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1242feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1242_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1762_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1266_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1218feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1218_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1763_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~90feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~90_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~114_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~42_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~66feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~66_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1759_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1760_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~450feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~450_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~426_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~474feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~474_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1757_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~498_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1758_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1761_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~858feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~858_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~882_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~810_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~834feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~834_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1755_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1756_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1764_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~546feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~546_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~594_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~522_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~570feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~570_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1745_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1746_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1314feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1314_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1362_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1338feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1338_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1290_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1752_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1753_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~954feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~954_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~978_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~906_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~930feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~930_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1747_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1748_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~186feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~186_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~210_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~138_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~162feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~162_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1749_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1750_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1751_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1754_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1765_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1776_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~22_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[3]~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][2]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~689feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~689_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~497_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1784_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~785_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~593feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~593_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1785_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~569feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~569_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~473_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1777_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~761_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~665feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~665_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1778_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~449_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~641feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~641_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1779_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~545feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~545_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~737_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1780_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~521feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~521_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~425_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1781_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~617feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~617_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~713_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1782_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1783_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1786_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1409feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1409_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1385_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1808_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1433feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1433_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1457_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1809_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1313feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1313_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1337feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1337_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1289_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1810_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1361_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1811_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1193_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1217feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1217_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1812_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1241feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1241_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1265_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1813_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1814_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1505_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1481_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1529feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1529_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1815_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1553_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1816_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1817_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~977feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~977_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1169_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1073feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1073_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~881_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1794_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1795_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~929feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~929_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1025feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1025_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~833_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1787_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1121_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1788_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1001feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1001_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1097_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~905feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~905_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~809_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1791_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1792_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1049feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1049_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1145_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~953feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~953_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~857_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1789_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1790_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1793_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1796_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~257feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~257_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~65_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1797_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~161feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~161_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~353_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1798_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~209feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~209_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~305feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~305_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~113_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1804_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~401_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1805_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~281feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~281_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~89_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~185feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~185_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1799_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~377_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1800_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~41_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~137feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~137_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1801_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~329_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~233feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~233_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1802_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1803_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1806_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1807_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1818_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][7]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder1~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][7]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1142feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1142_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1166_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1094_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1118feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1118_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1826_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1827_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~950feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~950_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~974_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~902_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~926feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~926_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1819_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1820_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~830feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~830_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~878_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~806_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~854_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1823_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1824_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1022feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1022_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1070_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1046feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1046_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~998_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1821_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1822_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1825_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1828_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1310feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1310_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1502_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1214_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1406feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1406_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1850_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1851_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1358feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1358_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1550_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1262_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1454feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1454_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1857_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1858_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1430feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1430_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1526_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1238_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1334feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1334_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1852_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1853_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1382feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1382_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1478_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1286feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1286_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1190_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1854_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1855_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1856_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1859_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~566feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~566_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~758_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~662feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~662_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~470_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1829_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1830_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~686feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~686_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~590feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~590_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~494_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1836_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~782_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1837_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~518feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~518_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~710_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~422_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~614feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~614_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1833_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1834_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~638feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~638_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~734_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~446_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~542feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~542_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1831_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1832_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1835_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1838_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~278feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~278_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~302_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~254feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~254_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~230_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1839_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1840_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~350feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~350_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~398_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~374feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~374_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~326_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1846_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1847_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~86feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~86_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~110_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~62feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~62_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~38_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1843_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1844_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~158feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~158_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~206_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~182feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~182_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~134_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1841_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1842_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1845_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1848_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1849_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1860_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][6]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][6]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~781feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~781_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1549_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1165feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1165_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~397_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1899_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1900_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~877feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~877_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1261_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~493feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~493_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~109_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1896_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1897_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1069feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1069_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1453_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~685feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~685_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~301_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1894_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1895_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1898_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~973feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~973_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~205_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1892_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~589_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1357_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1893_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1901_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~541feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~541_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1309_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~925feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~925_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~157_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1871_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1872_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~733feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~733_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1501_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1117feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1117_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~349_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1878_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1879_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~829feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~829_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1213_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~445feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~445_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~61_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1875_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1876_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1021feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1021_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1405_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~637feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~637_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~253_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1873_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1874_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1877_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1880_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~709feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~709_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1477_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~325_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1093feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1093_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1888_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1889_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~517feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~517_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1285_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~901feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~901_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~133_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1883_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1884_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~805feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~805_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1189_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~421feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~421_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~37_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1885_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1886_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1887_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~997feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~997_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1381_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~613feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~613_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~229_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1881_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1882_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1890_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1891_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~757feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~757_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1525_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1141feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1141_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~373_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1868_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1869_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1429feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1429_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1045_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~661feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~661_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~277_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1861_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1862_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~853feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~853_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1237_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~469feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~469_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~85_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1865_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1866_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~565feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~565_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1333_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~949feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~949_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~181_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1863_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1864_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1867_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1870_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1902_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][5]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][5]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1044feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1044_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1068_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1020feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1020_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~996_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1903_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1904_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1404feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1404_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1452_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1428feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1428_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1380_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1910_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1911_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~276feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~276_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~300_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~252feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~252_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~228_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1907_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1908_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~636feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~636_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~684_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~660feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~660_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~612_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1905_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1906_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1909_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1912_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~852feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~852_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~876_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~804_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~828feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~828_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1923_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1924_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1212feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1212_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1260_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1236feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1236_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1188_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1930_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1931_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~444feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~444_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~492_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~468feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~468_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~420_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1925_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1926_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~84feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~84_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~108_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~60feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~60_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~36_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1927_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1928_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1929_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1932_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~540feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~540_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~588_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~564feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~564_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~516_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1913_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1914_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1308feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1308_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1356_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1332feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1332_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1284_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1920_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1921_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~180feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~180_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~204_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~156feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~156_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~132_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1917_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1918_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~948feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~948_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~972_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~900_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~924feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~924_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1915_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1916_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1919_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1922_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1933_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~756feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~756_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1524_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1140feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1140_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~372_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1934_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1935_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1164feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1164_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1548_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~780feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~780_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~396_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1941_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1942_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~708feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~708_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1476_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1092feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1092_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~324_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1938_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1939_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1116feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1116_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1500_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~732feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~732_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~348_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1936_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1937_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1940_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1943_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1944_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][4]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][4]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~659feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~659_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~755_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~563feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~563_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~467_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1945_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1946_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~587feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~587_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~779_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~683feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~683_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~491_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1952_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1953_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~443_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~635feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~635_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1947_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~539feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~539_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~731_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1948_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~611feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~611_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~707_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~515feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~515_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~419_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1949_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1950_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1951_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1954_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1187_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1211feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1211_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1980_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1235feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1235_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1259_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1981_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1331feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1331_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1283_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1978_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1355_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1307feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1307_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1979_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1982_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1523feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1523_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1475_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1983_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1499_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1547_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1984_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1427feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1427_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1451_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1403feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1403_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1379_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1976_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1977_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1985_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~923feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~923_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1115_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1019feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1019_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~827_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1955_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1956_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1043feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1043_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1139_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~947feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~947_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~851_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1957_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1958_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~995feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~995_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1091_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~803_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~899feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~899_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1959_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1960_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1961_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~971feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~971_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1163_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~875_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1067feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1067_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1962_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1963_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1964_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~203feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~203_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~395_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~299feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~299_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~107_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1972_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1973_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~227feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~227_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~323_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~131feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~131_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~35_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1969_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1970_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~83_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~179feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~179_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1967_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~371_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~275feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~275_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1968_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1971_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~155feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~155_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~251feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~251_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~59_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1965_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~347_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1966_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1974_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1975_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1986_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][3]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1018_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~250_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1987_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1402_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~634_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1988_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1114feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1114_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~730feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~730_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~346_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1994_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1498_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1995_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~922feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~922_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1306_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~538feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~538_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~154_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1989_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1990_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~442feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~442_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1210_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~58_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~826feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~826_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1991_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1992_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1993_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1996_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~586feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~586_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1354_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~202_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~970feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~970_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2018_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2019_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~778feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~778_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1162feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1162_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~394_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2025_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1546_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2026_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1066feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1066_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1450_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~682feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~682_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~298_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2020_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2021_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~490feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~490_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~106_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2022_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1258_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~874feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~874_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2023_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2024_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2027_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~658feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~658_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~754_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~562feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~562_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~466_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1997_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1998_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~178feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~178_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~370_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~82_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~274feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~274_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2001_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2002_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~946feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~946_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1138_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~850_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1042feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1042_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1999_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2000_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2003_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1426feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1426_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1522_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1234_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1330feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1330_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2004_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2005_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2006_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~418feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~418_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1186_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~34_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~802feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~802_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2011_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2012_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~994feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~994_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~226_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2009_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1378_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~610feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~610_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2010_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2013_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1090feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1090_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1474_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~322_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~706feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~706_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2014_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2015_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~514feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~514_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~130_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2007_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~898feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~898_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1282_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2008_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2016_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2017_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2028_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][2]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1329feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1329_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1281_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2036_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1353_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1305feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1305_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2037_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~177feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~177_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~153feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~153_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~129_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2033_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~201_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2034_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~897_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~921feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~921_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2031_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~969_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~945feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~945_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2032_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2035_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~537feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~537_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~585_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~513_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~561feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~561_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2029_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2030_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2038_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~753feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~753_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1521_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1137feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1137_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~369_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2060_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2061_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~777feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~777_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~393_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2067_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1161feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1161_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1545_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2068_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~705feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~705_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1473_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~321_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1089feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1089_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2064_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2065_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1113feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1113_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~729feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~729_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~345_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2062_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1497_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2063_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2066_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2069_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~249feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~249_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~225_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2043_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~273feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~273_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~297_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2044_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~609_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~657feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~657_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2041_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~633feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~633_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~681_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2042_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2045_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1425feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1425_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1377_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2046_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1401feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1401_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1449_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2047_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1041feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1041_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1065_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~993_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1017feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1017_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2039_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2040_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2048_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~801_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~825feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~825_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2049_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~873_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~849_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2050_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~57feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~57_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~33_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2053_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~105_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~81feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~81_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2054_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~441feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~441_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~489_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~465feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~465_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~417_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2051_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2052_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2055_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1233feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1233_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1185_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2056_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1257_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1209feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1209_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2057_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2058_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2059_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2070_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[2]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][1]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~80_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~176feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~176_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2093_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~368_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~272feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~272_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2094_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~32_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~128feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~128_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2095_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~320_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~224feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~224_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2096_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2097_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~152_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~248feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~248_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~56_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2091_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~344_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2092_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~200feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~200_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~392_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~104_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~296feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~296_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2098_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2099_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2100_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~680feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~680_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~488_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2088_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~776_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~584feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~584_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2089_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~560feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~560_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~464_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2081_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~752_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~656feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~656_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2082_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~536feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~536_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~440_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~632feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~632_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2083_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~728_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2084_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~512feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~512_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~416_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2085_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~704_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~608feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~608_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2086_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2087_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2090_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2101_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~920feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~920_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1016feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1016_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~824_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2071_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1112_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2072_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~968feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~968_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1160_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~872_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1064feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1064_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2078_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2079_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~992feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~992_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1088_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~800_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~896feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~896_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2075_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2076_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~944feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~944_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~848_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2073_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1040feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1040_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1136_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2074_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2077_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2080_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1424feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1424_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1400feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1400_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1376_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2102_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1448_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2103_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1496feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1496_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1544_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1520feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1520_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1472_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2109_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2110_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1184_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1208feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1208_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2106_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1256_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1232feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1232_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2107_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1304feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1304_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1352_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1328feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1328_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1280_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2104_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2105_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2108_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2111_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2112_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~24_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~25_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~2_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~3_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~4_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~5_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~7_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~6_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~8_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~9_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~10_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~11_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~13_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~14_combout\ : std_logic;
SIGNAL \sevs_module|Equal12~0_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~592feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~592_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1360_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~976feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~976_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~208_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2354_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2355_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~496feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~496_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~112_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2358_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~880feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~880_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1264_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2359_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1072feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1072_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1456_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~688feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~688_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~304_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2356_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2357_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2360_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~784feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~784_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1552_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~400_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1168feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1168_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2361_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2362_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2363_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1096feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1096_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1480_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~328_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~712feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~712_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2350_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2351_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~424feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~424_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1192_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~808feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~808_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~40_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2347_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2348_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~616feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~616_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1384_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1000_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~232_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2345_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2346_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2349_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~904feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~904_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~520feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~520_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~136_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2343_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1288_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2344_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2352_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~568feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~568_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~472_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2333_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~760_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~664feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~664_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2334_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~856_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1048feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1048_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2335_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1144_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~952feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~952_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2336_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~184feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~184_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~376_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~88_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~280feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~280_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2337_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2338_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2339_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1240_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1336feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1336_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2340_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1528_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1432feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1432_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2341_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2342_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2353_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~736feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~736_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~352_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2330_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1120feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1120_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1504_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2331_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1408feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1408_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1024feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1024_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~256_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2323_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~640_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2324_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~928feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~928_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~544feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~544_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~160_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2325_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1312_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2326_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~448feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~448_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1216_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~64_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~832feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~832_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2327_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2328_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2329_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2332_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2364_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][7]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder1~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][7]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1158feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1158_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~390_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2144_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1542_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~774feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~774_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2145_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~366_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~750feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~750_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2146_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1134feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1134_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1518_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2147_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~726feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~726_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1494_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~342_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1110feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1110_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2148_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2149_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2150_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~414_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~798feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~798_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2151_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1566_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1182feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1182_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2152_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2153_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1446feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1446_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1398_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2120_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1422feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1422_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1470_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2121_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~630_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~678feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~678_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2115_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~702_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~654feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~654_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2116_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~294feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~294_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~318_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~270feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~270_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~246_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2117_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2118_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2119_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1062feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1062_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1014_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1038feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1038_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2113_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1086_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2114_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2122_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1326feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1326_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1374_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1302_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1350feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1350_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2130_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2131_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~558feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~558_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~606_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~534_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~582feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~582_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2123_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2124_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~918_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~942feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~942_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2125_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~990_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~966feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~966_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2126_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~198feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~198_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~222_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~150_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~174feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~174_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2127_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2128_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2129_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2132_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1230feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1230_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1278_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1206_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1254feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1254_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2140_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2141_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~462feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~462_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~510_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~486feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~486_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~438_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2135_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2136_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~102feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~102_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~126_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~54_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~78feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~78_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2137_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2138_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2139_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~822_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~846feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~846_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2133_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~894_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~870_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2134_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2142_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2143_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2154_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][6]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][6]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~605feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~605_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~797_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~701feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~701_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~509_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2162_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2163_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~773feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~773_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~677_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~485_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~581feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~581_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2155_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2156_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~533feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~533_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~437_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2159_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~725_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~629feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~629_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2160_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~461_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~653feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~653_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2157_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~557feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~557_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~749_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2158_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2161_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2164_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1253feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1253_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1277_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1205_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1229feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1229_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2190_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2191_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1301_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1349feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1349_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2188_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1325feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1325_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1373_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2189_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2192_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1421feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1421_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1397_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2186_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1469_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1445feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1445_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2187_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1517_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1541feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1541_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1493_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2193_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1565_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2194_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2195_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~941feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~941_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1133_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1037feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1037_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~845_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2165_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2166_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1061feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1061_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1157_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~869_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~965feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~965_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2167_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2168_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1013feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1013_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1109_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~821_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~917feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~917_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2169_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2170_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2171_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~989feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~989_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1181_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1085feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1085_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~893_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2172_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2173_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2174_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~221feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~221_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~317feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~317_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~125_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2182_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~413_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2183_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~293feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~293_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~389_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~101_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~197feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~197_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2177_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2178_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~53_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~149feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~149_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2179_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~341_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~245feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~245_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2180_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2181_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~173feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~173_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~365_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~77_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~269feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~269_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2175_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2176_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2184_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2185_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2196_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][5]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][5]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~364_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~748feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~748_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2204_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1132feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1132_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1516_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2205_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~652feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~652_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1420_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~268_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1036feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1036_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2197_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2198_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~76_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~844feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~844_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2201_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1228_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~460feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~460_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2202_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~556feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~556_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~172_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2199_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1324_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~940feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~940_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2200_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2203_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2206_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~220_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~988feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~988_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2228_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1372_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~604feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~604_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2229_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~796feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~796_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1564_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1180feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1180_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~412_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2235_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2236_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~700feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~700_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~316_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2230_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1468_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1084feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1084_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2231_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~892feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~892_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1276_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~124_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~508feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~508_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2232_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2233_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2234_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2237_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1444feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1444_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1540_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1348feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1348_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1252_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2214_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2215_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~868_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1060feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1060_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2209_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1156_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~964feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~964_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2210_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~100_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~292feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~292_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2211_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~388_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~196feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~196_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2212_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2213_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~676feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~676_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~772_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~580feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~580_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~484_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2207_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2208_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2216_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1108feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1108_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1492_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~340_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~724feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~724_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2224_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2225_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~628feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~628_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1396_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1012feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1012_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~244_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2219_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2220_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~436feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~436_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1204_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~820feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~820_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~52_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2221_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2222_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2223_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~916feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~916_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~532feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~532_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~148_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2217_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1300_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2218_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2226_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2227_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2238_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][4]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][4]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~531_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~579feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~579_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2239_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~555_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~603feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~603_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2240_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1323feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1323_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1371_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1347feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1347_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1299_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2246_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2247_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~963feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~963_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~987_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~915_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~939feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~939_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2241_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2242_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~195feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~195_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~219_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~171feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~171_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~147_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2243_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2244_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2245_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2248_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~411_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~795feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~795_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2277_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1179feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1179_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1563_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2278_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~387_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1155feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1155_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2270_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~771feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~771_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1539_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2271_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~339_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1107feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1107_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2274_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1491_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~723feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~723_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2275_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1131feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1131_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1515_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~363_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~747feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~747_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2272_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2273_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2276_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2279_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1419feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1419_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1467_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1443feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1443_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1395_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2256_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2257_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1059feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1059_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1083_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1035feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1035_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1011_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2249_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2250_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~651feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~651_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~699_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~627_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~675feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~675_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2251_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2252_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~291feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~291_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~315_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~243_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~267feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~267_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2253_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2254_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2255_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2258_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1227feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1227_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1275_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1203_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1251feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1251_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2266_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2267_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~51_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~75feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~75_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2263_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~123_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~99feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~99_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2264_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~435_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~483feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~483_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2261_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~459feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~459_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~507_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2262_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2265_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~867feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~867_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~891_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~819_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~843feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~843_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2259_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2260_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2268_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2269_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2280_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][3]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~170feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~170_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~266feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~266_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~74_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2301_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~362_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2302_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~290feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~290_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~98_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~194feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~194_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2303_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~386_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2304_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~242feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~242_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~338_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~146feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~146_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~50_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2305_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2306_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2307_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~218feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~218_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~410_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~122_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~314feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~314_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2308_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2309_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2310_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~674feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~674_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~770_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~578feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~578_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~482_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2291_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2292_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~698feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~698_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~506_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2298_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~794_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~602feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~602_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2299_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~458_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~650feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~650_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2293_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~554feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~554_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~746_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2294_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~626feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~626_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~722_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~530feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~530_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~434_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2295_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2296_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2297_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2300_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2311_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~938feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~938_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1034feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1034_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~842_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2281_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1130_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2282_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1058feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1058_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~866_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~962feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~962_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2283_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1154_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2284_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1010_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1106_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~914feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~914_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~818_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2285_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2286_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2287_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~986feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~986_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1082feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1082_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~890_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2288_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1178_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2289_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2290_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1538feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1538_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1490_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2319_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1562_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1514_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2320_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1346feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1346_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1298_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2314_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1322feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1322_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1370_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2315_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1226feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1226_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1202_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2316_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1274_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1250feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1250_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2317_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2318_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1418feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1418_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1394_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2312_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1442feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1442_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1466_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2313_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2321_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2322_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][2]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[0][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~793feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~793_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1561_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1177feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1177_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~409_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2445_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2446_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~121_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~505feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~505_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2442_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~889feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~889_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1273_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2443_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~697feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~697_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~313_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2440_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1081feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1081_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1465_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2441_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2444_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~601feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~601_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1369_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~985feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~985_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~217_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2438_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2439_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2447_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~97_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~289feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~289_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2411_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~385_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~193feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~193_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2412_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~865_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1057feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1057_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2409_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~961feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~961_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1153_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2410_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2413_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~769feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~769_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~673_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~577feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~577_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~481_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2407_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2408_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1249_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1345feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1345_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2414_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1537_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1441feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1441_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2415_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2416_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~49_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~817feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~817_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2431_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1201_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~433feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~433_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2432_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~625feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~625_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1393_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~241_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1009feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1009_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2429_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2430_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2433_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~337_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~721feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~721_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2434_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1489_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1105feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1105_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2435_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~529feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~529_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~145_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2427_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1297_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~913feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~913_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2428_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2436_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~265_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1033feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1033_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2417_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1417_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~649feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~649_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2418_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1129feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1129_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~745feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~745_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~361_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2424_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1513_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2425_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~841feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~841_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~73_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2421_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1225_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~457feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~457_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2422_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~937feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~937_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1321_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~169_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~553feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~553_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2419_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2420_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2423_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2426_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2437_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2448_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[1]~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][0]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[2][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~175feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~175_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~367_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~79_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~271feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~271_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2369_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2370_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1039feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1039_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~847_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2367_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1135_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~943feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~943_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2368_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2371_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~751feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~751_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~655_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~559feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~559_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~463_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2365_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2366_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1519feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1519_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1423_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1231_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1327feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1327_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2372_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2373_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2374_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~775feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~775_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1543_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~391_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1159feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1159_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2403_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2404_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~199_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~967feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~967_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2396_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1351feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1351_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~583_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2397_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~487feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~487_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~103_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2400_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1255_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~871feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~871_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2401_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1063feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1063_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1447_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~679feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~679_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~295_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2398_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2399_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2402_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2405_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~991_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~223_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2387_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1375_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~607feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~607_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2388_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~799feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~799_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~31_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2389_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1183_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~415feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~415_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2390_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2391_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~319_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~703feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~703_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2392_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1471_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1087feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1087_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2393_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~511feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~511_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~127_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2385_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~895feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~895_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1279_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2386_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2394_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1015feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1015_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~247_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2375_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1399_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~631feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~631_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2376_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~343_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~727feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~727_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2382_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1495_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1111feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1111_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2383_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~919feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~919_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1303_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~535feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~535_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~151_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2377_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2378_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~439feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~439_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~1207_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~823feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~823_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~55_q\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2379_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2380_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2381_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2384_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2395_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_MEM~2406_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~27_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~28_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~18_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~19_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~20_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~21_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~26_combout\ : std_logic;
SIGNAL \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~15_combout\ : std_logic;
SIGNAL \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~16_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~17_combout\ : std_logic;
SIGNAL \sevs_module|Equal4~0_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~10_combout\ : std_logic;
SIGNAL \sevs_module|Equal7~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal4~1_combout\ : std_logic;
SIGNAL \sevs_module|WideOr5~combout\ : std_logic;
SIGNAL \sevs_module|Equal4~2_combout\ : std_logic;
SIGNAL \sevs_module|Equal6~0_combout\ : std_logic;
SIGNAL \sevs_module|WideOr4~0_combout\ : std_logic;
SIGNAL \sevs_module|WideOr3~3_combout\ : std_logic;
SIGNAL \sevs_module|WideOr3~2_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~5_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~3_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~combout\ : std_logic;
SIGNAL \sevs_module|WideOr1~5_combout\ : std_logic;
SIGNAL \sevs_module|WideOr1~3_combout\ : std_logic;
SIGNAL \sevs_module|WideOr1~10_combout\ : std_logic;
SIGNAL \sevs_module|WideOr0~2_combout\ : std_logic;
SIGNAL \buzzer_module|counter[0]~32_combout\ : std_logic;
SIGNAL \controller_module|Mux6~0_combout\ : std_logic;
SIGNAL \controller_module|en_buzz~0_combout\ : std_logic;
SIGNAL \controller_module|en_buzz~1_combout\ : std_logic;
SIGNAL \controller_module|en_buzz~feeder_combout\ : std_logic;
SIGNAL \controller_module|en_buzz~q\ : std_logic;
SIGNAL \buzzer_module|counter[21]~96_combout\ : std_logic;
SIGNAL \buzzer_module|counter[0]~33\ : std_logic;
SIGNAL \buzzer_module|counter[1]~34_combout\ : std_logic;
SIGNAL \buzzer_module|counter[1]~35\ : std_logic;
SIGNAL \buzzer_module|counter[2]~36_combout\ : std_logic;
SIGNAL \buzzer_module|counter[2]~37\ : std_logic;
SIGNAL \buzzer_module|counter[3]~38_combout\ : std_logic;
SIGNAL \buzzer_module|counter[3]~39\ : std_logic;
SIGNAL \buzzer_module|counter[4]~40_combout\ : std_logic;
SIGNAL \buzzer_module|counter[4]~41\ : std_logic;
SIGNAL \buzzer_module|counter[5]~42_combout\ : std_logic;
SIGNAL \buzzer_module|counter[5]~43\ : std_logic;
SIGNAL \buzzer_module|counter[6]~44_combout\ : std_logic;
SIGNAL \buzzer_module|counter[6]~45\ : std_logic;
SIGNAL \buzzer_module|counter[7]~46_combout\ : std_logic;
SIGNAL \buzzer_module|counter[7]~47\ : std_logic;
SIGNAL \buzzer_module|counter[8]~48_combout\ : std_logic;
SIGNAL \buzzer_module|counter[8]~49\ : std_logic;
SIGNAL \buzzer_module|counter[9]~50_combout\ : std_logic;
SIGNAL \buzzer_module|counter[9]~51\ : std_logic;
SIGNAL \buzzer_module|counter[10]~52_combout\ : std_logic;
SIGNAL \buzzer_module|counter[10]~53\ : std_logic;
SIGNAL \buzzer_module|counter[11]~54_combout\ : std_logic;
SIGNAL \buzzer_module|counter[11]~55\ : std_logic;
SIGNAL \buzzer_module|counter[12]~56_combout\ : std_logic;
SIGNAL \buzzer_module|counter[12]~57\ : std_logic;
SIGNAL \buzzer_module|counter[13]~58_combout\ : std_logic;
SIGNAL \buzzer_module|counter[13]~59\ : std_logic;
SIGNAL \buzzer_module|counter[14]~60_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~2_combout\ : std_logic;
SIGNAL \buzzer_module|counter[14]~61\ : std_logic;
SIGNAL \buzzer_module|counter[15]~62_combout\ : std_logic;
SIGNAL \buzzer_module|counter[15]~63\ : std_logic;
SIGNAL \buzzer_module|counter[16]~64_combout\ : std_logic;
SIGNAL \buzzer_module|counter[16]~65\ : std_logic;
SIGNAL \buzzer_module|counter[17]~66_combout\ : std_logic;
SIGNAL \buzzer_module|counter[17]~67\ : std_logic;
SIGNAL \buzzer_module|counter[18]~68_combout\ : std_logic;
SIGNAL \buzzer_module|counter[18]~69\ : std_logic;
SIGNAL \buzzer_module|counter[19]~70_combout\ : std_logic;
SIGNAL \buzzer_module|counter[19]~71\ : std_logic;
SIGNAL \buzzer_module|counter[20]~72_combout\ : std_logic;
SIGNAL \buzzer_module|counter[20]~73\ : std_logic;
SIGNAL \buzzer_module|counter[21]~74_combout\ : std_logic;
SIGNAL \buzzer_module|counter[21]~75\ : std_logic;
SIGNAL \buzzer_module|counter[22]~76_combout\ : std_logic;
SIGNAL \buzzer_module|counter[22]~77\ : std_logic;
SIGNAL \buzzer_module|counter[23]~78_combout\ : std_logic;
SIGNAL \buzzer_module|counter[23]~79\ : std_logic;
SIGNAL \buzzer_module|counter[24]~80_combout\ : std_logic;
SIGNAL \buzzer_module|counter[24]~81\ : std_logic;
SIGNAL \buzzer_module|counter[25]~82_combout\ : std_logic;
SIGNAL \buzzer_module|counter[25]~83\ : std_logic;
SIGNAL \buzzer_module|counter[26]~84_combout\ : std_logic;
SIGNAL \buzzer_module|counter[26]~85\ : std_logic;
SIGNAL \buzzer_module|counter[27]~86_combout\ : std_logic;
SIGNAL \buzzer_module|counter[27]~87\ : std_logic;
SIGNAL \buzzer_module|counter[28]~88_combout\ : std_logic;
SIGNAL \buzzer_module|counter[28]~89\ : std_logic;
SIGNAL \buzzer_module|counter[29]~90_combout\ : std_logic;
SIGNAL \buzzer_module|counter[29]~91\ : std_logic;
SIGNAL \buzzer_module|counter[30]~92_combout\ : std_logic;
SIGNAL \buzzer_module|counter[30]~93\ : std_logic;
SIGNAL \buzzer_module|counter[31]~94_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~0_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~1_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~4_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~5_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~6_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~3_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~7_combout\ : std_logic;
SIGNAL \buzzer_module|LessThan0~8_combout\ : std_logic;
SIGNAL \buzzer_module|state~0_combout\ : std_logic;
SIGNAL \buzzer_module|state~q\ : std_logic;
SIGNAL \controller_module|k\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ir_decoder_module|cycleCounter\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \buzzer_module|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sevs_module|curr_val\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_module|u_RX|r_PRESCALER\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sevs_module|dig\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sevs_module|sevseg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \clockmodifier_module|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sevs_module|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_module|u_RX|mem_addr\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \uart_module|u_RX|rgb_elcount\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ir_decoder_module|o_irFrame\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_module|u_RX|r_DATA_BUFFER\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_module|u_RX|r_INDEX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ir_decoder_module|data\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ir_decoder_module|NB\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sevs_module|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \controller_module|ALT_INV_en_buzz~q\ : std_logic;
SIGNAL \sevs_module|ALT_INV_WideOr3~2_combout\ : std_logic;
SIGNAL \sevs_module|ALT_INV_dig\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|ALT_INV_s_RECIEVING_FLAG~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_i_btn1 <= i_btn1;
ww_i_btn2 <= i_btn2;
ww_i_btn3 <= i_btn3;
ww_i_btn4 <= i_btn4;
ww_i_clk <= i_clk;
ww_i_IR <= i_IR;
ww_i_Rx <= i_Rx;
dig <= ww_dig;
sevseg <= ww_sevseg;
o_led1 <= ww_o_led1;
o_led2 <= ww_o_led2;
o_led3 <= ww_o_led3;
o_led4 <= ww_o_led4;
o_r0 <= ww_o_r0;
o_r1 <= ww_o_r1;
o_r2 <= ww_o_r2;
o_r3 <= ww_o_r3;
o_r4 <= ww_o_r4;
o_r5 <= ww_o_r5;
o_r6 <= ww_o_r6;
o_r7 <= ww_o_r7;
o_g0 <= ww_o_g0;
o_g1 <= ww_o_g1;
o_g2 <= ww_o_g2;
o_g3 <= ww_o_g3;
o_g4 <= ww_o_g4;
o_g5 <= ww_o_g5;
o_g6 <= ww_o_g6;
o_g7 <= ww_o_g7;
o_b0 <= ww_o_b0;
o_b1 <= ww_o_b1;
o_b2 <= ww_o_b2;
o_b3 <= ww_o_b3;
o_b4 <= ww_o_b4;
o_b5 <= ww_o_b5;
o_b6 <= ww_o_b6;
o_b7 <= ww_o_b7;
o_vga_hs <= ww_o_vga_hs;
o_vga_vs <= ww_o_vga_vs;
o_buzz <= ww_o_buzz;
o_Tx <= ww_o_Tx;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clockmodifier_module|clk_out_intem~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clockmodifier_module|clk_out_intem~q\);

\i_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_clk~input_o\);
\sevs_module|ALT_INV_WideOr0~2_combout\ <= NOT \sevs_module|WideOr0~2_combout\;
\controller_module|ALT_INV_en_buzz~q\ <= NOT \controller_module|en_buzz~q\;
\sevs_module|ALT_INV_WideOr3~2_combout\ <= NOT \sevs_module|WideOr3~2_combout\;
\sevs_module|ALT_INV_dig\(3) <= NOT \sevs_module|dig\(3);
\sevs_module|ALT_INV_dig\(2) <= NOT \sevs_module|dig\(2);
\sevs_module|ALT_INV_dig\(1) <= NOT \sevs_module|dig\(1);
\sevs_module|ALT_INV_dig\(0) <= NOT \sevs_module|dig\(0);
\uart_module|u_RX|ALT_INV_s_RECIEVING_FLAG~q\ <= NOT \uart_module|u_RX|s_RECIEVING_FLAG~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X13_Y24_N23
\dig[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(0),
	devoe => ww_devoe,
	o => \dig[0]~output_o\);

-- Location: IOOBUF_X11_Y24_N16
\dig[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(1),
	devoe => ww_devoe,
	o => \dig[1]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\dig[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(2),
	devoe => ww_devoe,
	o => \dig[2]~output_o\);

-- Location: IOOBUF_X7_Y24_N2
\dig[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(3),
	devoe => ww_devoe,
	o => \dig[3]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\sevseg[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr5~combout\,
	devoe => ww_devoe,
	o => \sevseg[0]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\sevseg[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \sevseg[1]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\sevseg[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_WideOr3~2_combout\,
	devoe => ww_devoe,
	o => \sevseg[2]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\sevseg[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr2~combout\,
	devoe => ww_devoe,
	o => \sevseg[3]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\sevseg[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|sevseg\(4),
	devoe => ww_devoe,
	o => \sevseg[4]~output_o\);

-- Location: IOOBUF_X23_Y24_N16
\sevseg[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr1~10_combout\,
	devoe => ww_devoe,
	o => \sevseg[5]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\sevseg[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_WideOr0~2_combout\,
	devoe => ww_devoe,
	o => \sevseg[6]~output_o\);

-- Location: IOOBUF_X34_Y10_N9
\o_led1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_led1~output_o\);

-- Location: IOOBUF_X34_Y9_N2
\o_led2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_led2~output_o\);

-- Location: IOOBUF_X34_Y9_N9
\o_led3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_led3~output_o\);

-- Location: IOOBUF_X34_Y9_N16
\o_led4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_led4~output_o\);

-- Location: IOOBUF_X34_Y7_N9
\o_r0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r0~output_o\);

-- Location: IOOBUF_X3_Y24_N23
\o_r1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r1~output_o\);

-- Location: IOOBUF_X34_Y17_N23
\o_r2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r2~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\o_r3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r3~output_o\);

-- Location: IOOBUF_X32_Y0_N16
\o_r4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r4~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\o_r5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r5~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\o_r6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r6~output_o\);

-- Location: IOOBUF_X1_Y24_N2
\o_r7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r7~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\o_g0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g0~output_o\);

-- Location: IOOBUF_X32_Y0_N23
\o_g1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g1~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\o_g2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g2~output_o\);

-- Location: IOOBUF_X34_Y20_N9
\o_g3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g3~output_o\);

-- Location: IOOBUF_X30_Y24_N23
\o_g4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g4~output_o\);

-- Location: IOOBUF_X13_Y0_N2
\o_g5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g5~output_o\);

-- Location: IOOBUF_X23_Y24_N2
\o_g6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g6~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\o_g7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g7~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\o_b0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b0~output_o\);

-- Location: IOOBUF_X1_Y24_N9
\o_b1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b1~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\o_b2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b2~output_o\);

-- Location: IOOBUF_X28_Y24_N9
\o_b3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b3~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\o_b4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b4~output_o\);

-- Location: IOOBUF_X30_Y0_N23
\o_b5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b5~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\o_b6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b6~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\o_b7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b7~output_o\);

-- Location: IOOBUF_X34_Y18_N23
\o_vga_hs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_vga_hs~output_o\);

-- Location: IOOBUF_X34_Y18_N16
\o_vga_vs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_vga_vs~output_o\);

-- Location: IOOBUF_X30_Y24_N2
\o_buzz~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \buzzer_module|state~q\,
	devoe => ww_devoe,
	o => \o_buzz~output_o\);

-- Location: IOOBUF_X28_Y24_N16
\o_Tx~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \o_Tx~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\i_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_clk,
	o => \i_clk~input_o\);

-- Location: CLKCTRL_G2
\i_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X32_Y10_N0
\clockmodifier_module|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~0_combout\ = \clockmodifier_module|counter\(0) $ (VCC)
-- \clockmodifier_module|Add0~1\ = CARRY(\clockmodifier_module|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(0),
	datad => VCC,
	combout => \clockmodifier_module|Add0~0_combout\,
	cout => \clockmodifier_module|Add0~1\);

-- Location: LCCOMB_X32_Y10_N8
\clockmodifier_module|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~8_combout\ = (\clockmodifier_module|counter\(4) & (\clockmodifier_module|Add0~7\ $ (GND))) # (!\clockmodifier_module|counter\(4) & (!\clockmodifier_module|Add0~7\ & VCC))
-- \clockmodifier_module|Add0~9\ = CARRY((\clockmodifier_module|counter\(4) & !\clockmodifier_module|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(4),
	datad => VCC,
	cin => \clockmodifier_module|Add0~7\,
	combout => \clockmodifier_module|Add0~8_combout\,
	cout => \clockmodifier_module|Add0~9\);

-- Location: LCCOMB_X32_Y10_N10
\clockmodifier_module|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~10_combout\ = (\clockmodifier_module|counter\(5) & (!\clockmodifier_module|Add0~9\)) # (!\clockmodifier_module|counter\(5) & ((\clockmodifier_module|Add0~9\) # (GND)))
-- \clockmodifier_module|Add0~11\ = CARRY((!\clockmodifier_module|Add0~9\) # (!\clockmodifier_module|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(5),
	datad => VCC,
	cin => \clockmodifier_module|Add0~9\,
	combout => \clockmodifier_module|Add0~10_combout\,
	cout => \clockmodifier_module|Add0~11\);

-- Location: LCCOMB_X33_Y10_N26
\clockmodifier_module|counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~4_combout\ = (\clockmodifier_module|Add0~10_combout\ & ((!\clockmodifier_module|Equal0~9_combout\) # (!\clockmodifier_module|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|Equal0~4_combout\,
	datac => \clockmodifier_module|Equal0~9_combout\,
	datad => \clockmodifier_module|Add0~10_combout\,
	combout => \clockmodifier_module|counter~4_combout\);

-- Location: FF_X33_Y10_N27
\clockmodifier_module|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(5));

-- Location: LCCOMB_X32_Y10_N12
\clockmodifier_module|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~12_combout\ = (\clockmodifier_module|counter\(6) & (\clockmodifier_module|Add0~11\ $ (GND))) # (!\clockmodifier_module|counter\(6) & (!\clockmodifier_module|Add0~11\ & VCC))
-- \clockmodifier_module|Add0~13\ = CARRY((\clockmodifier_module|counter\(6) & !\clockmodifier_module|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(6),
	datad => VCC,
	cin => \clockmodifier_module|Add0~11\,
	combout => \clockmodifier_module|Add0~12_combout\,
	cout => \clockmodifier_module|Add0~13\);

-- Location: LCCOMB_X33_Y10_N20
\clockmodifier_module|counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~3_combout\ = (\clockmodifier_module|Add0~12_combout\ & ((!\clockmodifier_module|Equal0~9_combout\) # (!\clockmodifier_module|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|Equal0~4_combout\,
	datac => \clockmodifier_module|Equal0~9_combout\,
	datad => \clockmodifier_module|Add0~12_combout\,
	combout => \clockmodifier_module|counter~3_combout\);

-- Location: FF_X33_Y10_N21
\clockmodifier_module|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(6));

-- Location: LCCOMB_X32_Y10_N14
\clockmodifier_module|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~14_combout\ = (\clockmodifier_module|counter\(7) & (!\clockmodifier_module|Add0~13\)) # (!\clockmodifier_module|counter\(7) & ((\clockmodifier_module|Add0~13\) # (GND)))
-- \clockmodifier_module|Add0~15\ = CARRY((!\clockmodifier_module|Add0~13\) # (!\clockmodifier_module|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(7),
	datad => VCC,
	cin => \clockmodifier_module|Add0~13\,
	combout => \clockmodifier_module|Add0~14_combout\,
	cout => \clockmodifier_module|Add0~15\);

-- Location: FF_X32_Y10_N15
\clockmodifier_module|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(7));

-- Location: LCCOMB_X32_Y10_N16
\clockmodifier_module|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~16_combout\ = (\clockmodifier_module|counter\(8) & (\clockmodifier_module|Add0~15\ $ (GND))) # (!\clockmodifier_module|counter\(8) & (!\clockmodifier_module|Add0~15\ & VCC))
-- \clockmodifier_module|Add0~17\ = CARRY((\clockmodifier_module|counter\(8) & !\clockmodifier_module|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(8),
	datad => VCC,
	cin => \clockmodifier_module|Add0~15\,
	combout => \clockmodifier_module|Add0~16_combout\,
	cout => \clockmodifier_module|Add0~17\);

-- Location: LCCOMB_X33_Y10_N22
\clockmodifier_module|counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~2_combout\ = (\clockmodifier_module|Add0~16_combout\ & ((!\clockmodifier_module|Equal0~4_combout\) # (!\clockmodifier_module|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|Equal0~9_combout\,
	datac => \clockmodifier_module|Add0~16_combout\,
	datad => \clockmodifier_module|Equal0~4_combout\,
	combout => \clockmodifier_module|counter~2_combout\);

-- Location: FF_X33_Y10_N23
\clockmodifier_module|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(8));

-- Location: LCCOMB_X32_Y10_N18
\clockmodifier_module|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~18_combout\ = (\clockmodifier_module|counter\(9) & (!\clockmodifier_module|Add0~17\)) # (!\clockmodifier_module|counter\(9) & ((\clockmodifier_module|Add0~17\) # (GND)))
-- \clockmodifier_module|Add0~19\ = CARRY((!\clockmodifier_module|Add0~17\) # (!\clockmodifier_module|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(9),
	datad => VCC,
	cin => \clockmodifier_module|Add0~17\,
	combout => \clockmodifier_module|Add0~18_combout\,
	cout => \clockmodifier_module|Add0~19\);

-- Location: FF_X32_Y10_N19
\clockmodifier_module|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(9));

-- Location: LCCOMB_X32_Y10_N20
\clockmodifier_module|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~20_combout\ = (\clockmodifier_module|counter\(10) & (\clockmodifier_module|Add0~19\ $ (GND))) # (!\clockmodifier_module|counter\(10) & (!\clockmodifier_module|Add0~19\ & VCC))
-- \clockmodifier_module|Add0~21\ = CARRY((\clockmodifier_module|counter\(10) & !\clockmodifier_module|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(10),
	datad => VCC,
	cin => \clockmodifier_module|Add0~19\,
	combout => \clockmodifier_module|Add0~20_combout\,
	cout => \clockmodifier_module|Add0~21\);

-- Location: FF_X32_Y10_N21
\clockmodifier_module|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(10));

-- Location: LCCOMB_X32_Y10_N22
\clockmodifier_module|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~22_combout\ = (\clockmodifier_module|counter\(11) & (!\clockmodifier_module|Add0~21\)) # (!\clockmodifier_module|counter\(11) & ((\clockmodifier_module|Add0~21\) # (GND)))
-- \clockmodifier_module|Add0~23\ = CARRY((!\clockmodifier_module|Add0~21\) # (!\clockmodifier_module|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(11),
	datad => VCC,
	cin => \clockmodifier_module|Add0~21\,
	combout => \clockmodifier_module|Add0~22_combout\,
	cout => \clockmodifier_module|Add0~23\);

-- Location: FF_X32_Y10_N23
\clockmodifier_module|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(11));

-- Location: LCCOMB_X32_Y10_N24
\clockmodifier_module|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~24_combout\ = (\clockmodifier_module|counter\(12) & (\clockmodifier_module|Add0~23\ $ (GND))) # (!\clockmodifier_module|counter\(12) & (!\clockmodifier_module|Add0~23\ & VCC))
-- \clockmodifier_module|Add0~25\ = CARRY((\clockmodifier_module|counter\(12) & !\clockmodifier_module|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(12),
	datad => VCC,
	cin => \clockmodifier_module|Add0~23\,
	combout => \clockmodifier_module|Add0~24_combout\,
	cout => \clockmodifier_module|Add0~25\);

-- Location: LCCOMB_X33_Y10_N8
\clockmodifier_module|counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~1_combout\ = (\clockmodifier_module|Add0~24_combout\ & ((!\clockmodifier_module|Equal0~9_combout\) # (!\clockmodifier_module|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|Equal0~4_combout\,
	datac => \clockmodifier_module|Equal0~9_combout\,
	datad => \clockmodifier_module|Add0~24_combout\,
	combout => \clockmodifier_module|counter~1_combout\);

-- Location: FF_X33_Y10_N9
\clockmodifier_module|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(12));

-- Location: LCCOMB_X32_Y10_N26
\clockmodifier_module|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~26_combout\ = (\clockmodifier_module|counter\(13) & (!\clockmodifier_module|Add0~25\)) # (!\clockmodifier_module|counter\(13) & ((\clockmodifier_module|Add0~25\) # (GND)))
-- \clockmodifier_module|Add0~27\ = CARRY((!\clockmodifier_module|Add0~25\) # (!\clockmodifier_module|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(13),
	datad => VCC,
	cin => \clockmodifier_module|Add0~25\,
	combout => \clockmodifier_module|Add0~26_combout\,
	cout => \clockmodifier_module|Add0~27\);

-- Location: FF_X32_Y10_N27
\clockmodifier_module|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(13));

-- Location: LCCOMB_X32_Y10_N28
\clockmodifier_module|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~28_combout\ = (\clockmodifier_module|counter\(14) & (\clockmodifier_module|Add0~27\ $ (GND))) # (!\clockmodifier_module|counter\(14) & (!\clockmodifier_module|Add0~27\ & VCC))
-- \clockmodifier_module|Add0~29\ = CARRY((\clockmodifier_module|counter\(14) & !\clockmodifier_module|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(14),
	datad => VCC,
	cin => \clockmodifier_module|Add0~27\,
	combout => \clockmodifier_module|Add0~28_combout\,
	cout => \clockmodifier_module|Add0~29\);

-- Location: LCCOMB_X33_Y10_N2
\clockmodifier_module|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~0_combout\ = (\clockmodifier_module|Add0~28_combout\ & ((!\clockmodifier_module|Equal0~9_combout\) # (!\clockmodifier_module|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|Equal0~4_combout\,
	datac => \clockmodifier_module|Equal0~9_combout\,
	datad => \clockmodifier_module|Add0~28_combout\,
	combout => \clockmodifier_module|counter~0_combout\);

-- Location: FF_X33_Y10_N3
\clockmodifier_module|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(14));

-- Location: LCCOMB_X32_Y10_N30
\clockmodifier_module|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~30_combout\ = (\clockmodifier_module|counter\(15) & (!\clockmodifier_module|Add0~29\)) # (!\clockmodifier_module|counter\(15) & ((\clockmodifier_module|Add0~29\) # (GND)))
-- \clockmodifier_module|Add0~31\ = CARRY((!\clockmodifier_module|Add0~29\) # (!\clockmodifier_module|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(15),
	datad => VCC,
	cin => \clockmodifier_module|Add0~29\,
	combout => \clockmodifier_module|Add0~30_combout\,
	cout => \clockmodifier_module|Add0~31\);

-- Location: FF_X32_Y10_N31
\clockmodifier_module|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(15));

-- Location: LCCOMB_X32_Y9_N0
\clockmodifier_module|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~32_combout\ = (\clockmodifier_module|counter\(16) & (\clockmodifier_module|Add0~31\ $ (GND))) # (!\clockmodifier_module|counter\(16) & (!\clockmodifier_module|Add0~31\ & VCC))
-- \clockmodifier_module|Add0~33\ = CARRY((\clockmodifier_module|counter\(16) & !\clockmodifier_module|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(16),
	datad => VCC,
	cin => \clockmodifier_module|Add0~31\,
	combout => \clockmodifier_module|Add0~32_combout\,
	cout => \clockmodifier_module|Add0~33\);

-- Location: FF_X32_Y9_N1
\clockmodifier_module|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(16));

-- Location: LCCOMB_X32_Y9_N2
\clockmodifier_module|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~34_combout\ = (\clockmodifier_module|counter\(17) & (!\clockmodifier_module|Add0~33\)) # (!\clockmodifier_module|counter\(17) & ((\clockmodifier_module|Add0~33\) # (GND)))
-- \clockmodifier_module|Add0~35\ = CARRY((!\clockmodifier_module|Add0~33\) # (!\clockmodifier_module|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(17),
	datad => VCC,
	cin => \clockmodifier_module|Add0~33\,
	combout => \clockmodifier_module|Add0~34_combout\,
	cout => \clockmodifier_module|Add0~35\);

-- Location: FF_X32_Y9_N3
\clockmodifier_module|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(17));

-- Location: LCCOMB_X32_Y9_N4
\clockmodifier_module|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~36_combout\ = (\clockmodifier_module|counter\(18) & (\clockmodifier_module|Add0~35\ $ (GND))) # (!\clockmodifier_module|counter\(18) & (!\clockmodifier_module|Add0~35\ & VCC))
-- \clockmodifier_module|Add0~37\ = CARRY((\clockmodifier_module|counter\(18) & !\clockmodifier_module|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(18),
	datad => VCC,
	cin => \clockmodifier_module|Add0~35\,
	combout => \clockmodifier_module|Add0~36_combout\,
	cout => \clockmodifier_module|Add0~37\);

-- Location: FF_X32_Y9_N5
\clockmodifier_module|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(18));

-- Location: LCCOMB_X32_Y9_N6
\clockmodifier_module|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~38_combout\ = (\clockmodifier_module|counter\(19) & (!\clockmodifier_module|Add0~37\)) # (!\clockmodifier_module|counter\(19) & ((\clockmodifier_module|Add0~37\) # (GND)))
-- \clockmodifier_module|Add0~39\ = CARRY((!\clockmodifier_module|Add0~37\) # (!\clockmodifier_module|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(19),
	datad => VCC,
	cin => \clockmodifier_module|Add0~37\,
	combout => \clockmodifier_module|Add0~38_combout\,
	cout => \clockmodifier_module|Add0~39\);

-- Location: FF_X32_Y9_N7
\clockmodifier_module|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(19));

-- Location: LCCOMB_X32_Y9_N8
\clockmodifier_module|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~40_combout\ = (\clockmodifier_module|counter\(20) & (\clockmodifier_module|Add0~39\ $ (GND))) # (!\clockmodifier_module|counter\(20) & (!\clockmodifier_module|Add0~39\ & VCC))
-- \clockmodifier_module|Add0~41\ = CARRY((\clockmodifier_module|counter\(20) & !\clockmodifier_module|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(20),
	datad => VCC,
	cin => \clockmodifier_module|Add0~39\,
	combout => \clockmodifier_module|Add0~40_combout\,
	cout => \clockmodifier_module|Add0~41\);

-- Location: FF_X32_Y9_N9
\clockmodifier_module|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(20));

-- Location: LCCOMB_X32_Y9_N10
\clockmodifier_module|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~42_combout\ = (\clockmodifier_module|counter\(21) & (!\clockmodifier_module|Add0~41\)) # (!\clockmodifier_module|counter\(21) & ((\clockmodifier_module|Add0~41\) # (GND)))
-- \clockmodifier_module|Add0~43\ = CARRY((!\clockmodifier_module|Add0~41\) # (!\clockmodifier_module|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(21),
	datad => VCC,
	cin => \clockmodifier_module|Add0~41\,
	combout => \clockmodifier_module|Add0~42_combout\,
	cout => \clockmodifier_module|Add0~43\);

-- Location: FF_X32_Y9_N11
\clockmodifier_module|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(21));

-- Location: LCCOMB_X32_Y9_N12
\clockmodifier_module|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~44_combout\ = (\clockmodifier_module|counter\(22) & (\clockmodifier_module|Add0~43\ $ (GND))) # (!\clockmodifier_module|counter\(22) & (!\clockmodifier_module|Add0~43\ & VCC))
-- \clockmodifier_module|Add0~45\ = CARRY((\clockmodifier_module|counter\(22) & !\clockmodifier_module|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(22),
	datad => VCC,
	cin => \clockmodifier_module|Add0~43\,
	combout => \clockmodifier_module|Add0~44_combout\,
	cout => \clockmodifier_module|Add0~45\);

-- Location: FF_X32_Y9_N13
\clockmodifier_module|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(22));

-- Location: LCCOMB_X32_Y9_N14
\clockmodifier_module|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~46_combout\ = (\clockmodifier_module|counter\(23) & (!\clockmodifier_module|Add0~45\)) # (!\clockmodifier_module|counter\(23) & ((\clockmodifier_module|Add0~45\) # (GND)))
-- \clockmodifier_module|Add0~47\ = CARRY((!\clockmodifier_module|Add0~45\) # (!\clockmodifier_module|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(23),
	datad => VCC,
	cin => \clockmodifier_module|Add0~45\,
	combout => \clockmodifier_module|Add0~46_combout\,
	cout => \clockmodifier_module|Add0~47\);

-- Location: FF_X32_Y9_N15
\clockmodifier_module|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(23));

-- Location: LCCOMB_X33_Y9_N28
\clockmodifier_module|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~2_combout\ = (!\clockmodifier_module|counter\(22) & (!\clockmodifier_module|counter\(23) & (!\clockmodifier_module|counter\(20) & !\clockmodifier_module|counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(22),
	datab => \clockmodifier_module|counter\(23),
	datac => \clockmodifier_module|counter\(20),
	datad => \clockmodifier_module|counter\(21),
	combout => \clockmodifier_module|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y9_N16
\clockmodifier_module|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~48_combout\ = (\clockmodifier_module|counter\(24) & (\clockmodifier_module|Add0~47\ $ (GND))) # (!\clockmodifier_module|counter\(24) & (!\clockmodifier_module|Add0~47\ & VCC))
-- \clockmodifier_module|Add0~49\ = CARRY((\clockmodifier_module|counter\(24) & !\clockmodifier_module|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(24),
	datad => VCC,
	cin => \clockmodifier_module|Add0~47\,
	combout => \clockmodifier_module|Add0~48_combout\,
	cout => \clockmodifier_module|Add0~49\);

-- Location: FF_X32_Y9_N17
\clockmodifier_module|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(24));

-- Location: LCCOMB_X32_Y9_N18
\clockmodifier_module|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~50_combout\ = (\clockmodifier_module|counter\(25) & (!\clockmodifier_module|Add0~49\)) # (!\clockmodifier_module|counter\(25) & ((\clockmodifier_module|Add0~49\) # (GND)))
-- \clockmodifier_module|Add0~51\ = CARRY((!\clockmodifier_module|Add0~49\) # (!\clockmodifier_module|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(25),
	datad => VCC,
	cin => \clockmodifier_module|Add0~49\,
	combout => \clockmodifier_module|Add0~50_combout\,
	cout => \clockmodifier_module|Add0~51\);

-- Location: FF_X32_Y9_N19
\clockmodifier_module|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(25));

-- Location: LCCOMB_X32_Y9_N20
\clockmodifier_module|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~52_combout\ = (\clockmodifier_module|counter\(26) & (\clockmodifier_module|Add0~51\ $ (GND))) # (!\clockmodifier_module|counter\(26) & (!\clockmodifier_module|Add0~51\ & VCC))
-- \clockmodifier_module|Add0~53\ = CARRY((\clockmodifier_module|counter\(26) & !\clockmodifier_module|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(26),
	datad => VCC,
	cin => \clockmodifier_module|Add0~51\,
	combout => \clockmodifier_module|Add0~52_combout\,
	cout => \clockmodifier_module|Add0~53\);

-- Location: FF_X32_Y9_N21
\clockmodifier_module|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(26));

-- Location: LCCOMB_X32_Y9_N22
\clockmodifier_module|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~54_combout\ = (\clockmodifier_module|counter\(27) & (!\clockmodifier_module|Add0~53\)) # (!\clockmodifier_module|counter\(27) & ((\clockmodifier_module|Add0~53\) # (GND)))
-- \clockmodifier_module|Add0~55\ = CARRY((!\clockmodifier_module|Add0~53\) # (!\clockmodifier_module|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(27),
	datad => VCC,
	cin => \clockmodifier_module|Add0~53\,
	combout => \clockmodifier_module|Add0~54_combout\,
	cout => \clockmodifier_module|Add0~55\);

-- Location: FF_X32_Y9_N23
\clockmodifier_module|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(27));

-- Location: LCCOMB_X32_Y9_N24
\clockmodifier_module|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~56_combout\ = (\clockmodifier_module|counter\(28) & (\clockmodifier_module|Add0~55\ $ (GND))) # (!\clockmodifier_module|counter\(28) & (!\clockmodifier_module|Add0~55\ & VCC))
-- \clockmodifier_module|Add0~57\ = CARRY((\clockmodifier_module|counter\(28) & !\clockmodifier_module|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(28),
	datad => VCC,
	cin => \clockmodifier_module|Add0~55\,
	combout => \clockmodifier_module|Add0~56_combout\,
	cout => \clockmodifier_module|Add0~57\);

-- Location: FF_X32_Y9_N25
\clockmodifier_module|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(28));

-- Location: LCCOMB_X32_Y9_N26
\clockmodifier_module|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~58_combout\ = (\clockmodifier_module|counter\(29) & (!\clockmodifier_module|Add0~57\)) # (!\clockmodifier_module|counter\(29) & ((\clockmodifier_module|Add0~57\) # (GND)))
-- \clockmodifier_module|Add0~59\ = CARRY((!\clockmodifier_module|Add0~57\) # (!\clockmodifier_module|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(29),
	datad => VCC,
	cin => \clockmodifier_module|Add0~57\,
	combout => \clockmodifier_module|Add0~58_combout\,
	cout => \clockmodifier_module|Add0~59\);

-- Location: FF_X32_Y9_N27
\clockmodifier_module|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(29));

-- Location: LCCOMB_X32_Y9_N28
\clockmodifier_module|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~60_combout\ = (\clockmodifier_module|counter\(30) & (\clockmodifier_module|Add0~59\ $ (GND))) # (!\clockmodifier_module|counter\(30) & (!\clockmodifier_module|Add0~59\ & VCC))
-- \clockmodifier_module|Add0~61\ = CARRY((\clockmodifier_module|counter\(30) & !\clockmodifier_module|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(30),
	datad => VCC,
	cin => \clockmodifier_module|Add0~59\,
	combout => \clockmodifier_module|Add0~60_combout\,
	cout => \clockmodifier_module|Add0~61\);

-- Location: FF_X32_Y9_N29
\clockmodifier_module|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(30));

-- Location: LCCOMB_X32_Y9_N30
\clockmodifier_module|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~62_combout\ = \clockmodifier_module|counter\(31) $ (\clockmodifier_module|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(31),
	cin => \clockmodifier_module|Add0~61\,
	combout => \clockmodifier_module|Add0~62_combout\);

-- Location: FF_X32_Y9_N31
\clockmodifier_module|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(31));

-- Location: LCCOMB_X33_Y9_N0
\clockmodifier_module|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~0_combout\ = (!\clockmodifier_module|counter\(28) & (!\clockmodifier_module|counter\(30) & (!\clockmodifier_module|counter\(29) & !\clockmodifier_module|counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(28),
	datab => \clockmodifier_module|counter\(30),
	datac => \clockmodifier_module|counter\(29),
	datad => \clockmodifier_module|counter\(31),
	combout => \clockmodifier_module|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y9_N22
\clockmodifier_module|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~1_combout\ = (!\clockmodifier_module|counter\(24) & (!\clockmodifier_module|counter\(27) & (!\clockmodifier_module|counter\(26) & !\clockmodifier_module|counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(24),
	datab => \clockmodifier_module|counter\(27),
	datac => \clockmodifier_module|counter\(26),
	datad => \clockmodifier_module|counter\(25),
	combout => \clockmodifier_module|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y9_N2
\clockmodifier_module|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~3_combout\ = (!\clockmodifier_module|counter\(16) & (!\clockmodifier_module|counter\(19) & (!\clockmodifier_module|counter\(18) & !\clockmodifier_module|counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(16),
	datab => \clockmodifier_module|counter\(19),
	datac => \clockmodifier_module|counter\(18),
	datad => \clockmodifier_module|counter\(17),
	combout => \clockmodifier_module|Equal0~3_combout\);

-- Location: LCCOMB_X33_Y10_N24
\clockmodifier_module|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~4_combout\ = (\clockmodifier_module|Equal0~2_combout\ & (\clockmodifier_module|Equal0~0_combout\ & (\clockmodifier_module|Equal0~1_combout\ & \clockmodifier_module|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|Equal0~2_combout\,
	datab => \clockmodifier_module|Equal0~0_combout\,
	datac => \clockmodifier_module|Equal0~1_combout\,
	datad => \clockmodifier_module|Equal0~3_combout\,
	combout => \clockmodifier_module|Equal0~4_combout\);

-- Location: LCCOMB_X33_Y10_N10
\clockmodifier_module|counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~5_combout\ = (\clockmodifier_module|Add0~0_combout\ & ((!\clockmodifier_module|Equal0~4_combout\) # (!\clockmodifier_module|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|Add0~0_combout\,
	datac => \clockmodifier_module|Equal0~9_combout\,
	datad => \clockmodifier_module|Equal0~4_combout\,
	combout => \clockmodifier_module|counter~5_combout\);

-- Location: FF_X32_Y10_N17
\clockmodifier_module|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \clockmodifier_module|counter~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(0));

-- Location: LCCOMB_X32_Y10_N2
\clockmodifier_module|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~2_combout\ = (\clockmodifier_module|counter\(1) & (!\clockmodifier_module|Add0~1\)) # (!\clockmodifier_module|counter\(1) & ((\clockmodifier_module|Add0~1\) # (GND)))
-- \clockmodifier_module|Add0~3\ = CARRY((!\clockmodifier_module|Add0~1\) # (!\clockmodifier_module|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(1),
	datad => VCC,
	cin => \clockmodifier_module|Add0~1\,
	combout => \clockmodifier_module|Add0~2_combout\,
	cout => \clockmodifier_module|Add0~3\);

-- Location: FF_X32_Y10_N3
\clockmodifier_module|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(1));

-- Location: LCCOMB_X32_Y10_N4
\clockmodifier_module|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~4_combout\ = (\clockmodifier_module|counter\(2) & (\clockmodifier_module|Add0~3\ $ (GND))) # (!\clockmodifier_module|counter\(2) & (!\clockmodifier_module|Add0~3\ & VCC))
-- \clockmodifier_module|Add0~5\ = CARRY((\clockmodifier_module|counter\(2) & !\clockmodifier_module|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(2),
	datad => VCC,
	cin => \clockmodifier_module|Add0~3\,
	combout => \clockmodifier_module|Add0~4_combout\,
	cout => \clockmodifier_module|Add0~5\);

-- Location: FF_X32_Y10_N5
\clockmodifier_module|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(2));

-- Location: LCCOMB_X32_Y10_N6
\clockmodifier_module|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~6_combout\ = (\clockmodifier_module|counter\(3) & (!\clockmodifier_module|Add0~5\)) # (!\clockmodifier_module|counter\(3) & ((\clockmodifier_module|Add0~5\) # (GND)))
-- \clockmodifier_module|Add0~7\ = CARRY((!\clockmodifier_module|Add0~5\) # (!\clockmodifier_module|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(3),
	datad => VCC,
	cin => \clockmodifier_module|Add0~5\,
	combout => \clockmodifier_module|Add0~6_combout\,
	cout => \clockmodifier_module|Add0~7\);

-- Location: FF_X32_Y10_N7
\clockmodifier_module|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(3));

-- Location: FF_X32_Y10_N9
\clockmodifier_module|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(4));

-- Location: LCCOMB_X33_Y10_N12
\clockmodifier_module|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~7_combout\ = (!\clockmodifier_module|counter\(4) & (\clockmodifier_module|counter\(6) & (\clockmodifier_module|counter\(5) & !\clockmodifier_module|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(4),
	datab => \clockmodifier_module|counter\(6),
	datac => \clockmodifier_module|counter\(5),
	datad => \clockmodifier_module|counter\(7),
	combout => \clockmodifier_module|Equal0~7_combout\);

-- Location: LCCOMB_X33_Y10_N28
\clockmodifier_module|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~6_combout\ = (\clockmodifier_module|counter\(8) & (!\clockmodifier_module|counter\(10) & (!\clockmodifier_module|counter\(9) & !\clockmodifier_module|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(8),
	datab => \clockmodifier_module|counter\(10),
	datac => \clockmodifier_module|counter\(9),
	datad => \clockmodifier_module|counter\(11),
	combout => \clockmodifier_module|Equal0~6_combout\);

-- Location: LCCOMB_X33_Y10_N14
\clockmodifier_module|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~8_combout\ = (!\clockmodifier_module|counter\(0) & (!\clockmodifier_module|counter\(2) & (!\clockmodifier_module|counter\(3) & !\clockmodifier_module|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(0),
	datab => \clockmodifier_module|counter\(2),
	datac => \clockmodifier_module|counter\(3),
	datad => \clockmodifier_module|counter\(1),
	combout => \clockmodifier_module|Equal0~8_combout\);

-- Location: LCCOMB_X33_Y10_N18
\clockmodifier_module|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~5_combout\ = (!\clockmodifier_module|counter\(15) & (\clockmodifier_module|counter\(12) & (!\clockmodifier_module|counter\(13) & \clockmodifier_module|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(15),
	datab => \clockmodifier_module|counter\(12),
	datac => \clockmodifier_module|counter\(13),
	datad => \clockmodifier_module|counter\(14),
	combout => \clockmodifier_module|Equal0~5_combout\);

-- Location: LCCOMB_X33_Y10_N30
\clockmodifier_module|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~9_combout\ = (\clockmodifier_module|Equal0~7_combout\ & (\clockmodifier_module|Equal0~6_combout\ & (\clockmodifier_module|Equal0~8_combout\ & \clockmodifier_module|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|Equal0~7_combout\,
	datab => \clockmodifier_module|Equal0~6_combout\,
	datac => \clockmodifier_module|Equal0~8_combout\,
	datad => \clockmodifier_module|Equal0~5_combout\,
	combout => \clockmodifier_module|Equal0~9_combout\);

-- Location: LCCOMB_X33_Y10_N16
\clockmodifier_module|clk_out_intem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|clk_out_intem~0_combout\ = \clockmodifier_module|clk_out_intem~q\ $ (((\clockmodifier_module|Equal0~9_combout\ & \clockmodifier_module|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|Equal0~9_combout\,
	datac => \clockmodifier_module|clk_out_intem~q\,
	datad => \clockmodifier_module|Equal0~4_combout\,
	combout => \clockmodifier_module|clk_out_intem~0_combout\);

-- Location: LCCOMB_X33_Y10_N6
\clockmodifier_module|clk_out_intem~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|clk_out_intem~feeder_combout\ = \clockmodifier_module|clk_out_intem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|clk_out_intem~0_combout\,
	combout => \clockmodifier_module|clk_out_intem~feeder_combout\);

-- Location: FF_X33_Y10_N7
\clockmodifier_module|clk_out_intem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|clk_out_intem~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|clk_out_intem~q\);

-- Location: CLKCTRL_G5
\clockmodifier_module|clk_out_intem~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clockmodifier_module|clk_out_intem~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\);

-- Location: LCCOMB_X8_Y11_N0
\sevs_module|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~0_combout\ = \sevs_module|counter\(0) $ (GND)
-- \sevs_module|Add0~1\ = CARRY(!\sevs_module|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(0),
	datad => VCC,
	combout => \sevs_module|Add0~0_combout\,
	cout => \sevs_module|Add0~1\);

-- Location: LCCOMB_X7_Y11_N6
\sevs_module|counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter[0]~1_combout\ = !\sevs_module|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sevs_module|Add0~0_combout\,
	combout => \sevs_module|counter[0]~1_combout\);

-- Location: FF_X8_Y11_N1
\sevs_module|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	asdata => \sevs_module|counter[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(0));

-- Location: LCCOMB_X8_Y11_N2
\sevs_module|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~2_combout\ = (\sevs_module|counter\(1) & (!\sevs_module|Add0~1\)) # (!\sevs_module|counter\(1) & ((\sevs_module|Add0~1\) # (GND)))
-- \sevs_module|Add0~3\ = CARRY((!\sevs_module|Add0~1\) # (!\sevs_module|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(1),
	datad => VCC,
	cin => \sevs_module|Add0~1\,
	combout => \sevs_module|Add0~2_combout\,
	cout => \sevs_module|Add0~3\);

-- Location: FF_X8_Y11_N3
\sevs_module|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(1));

-- Location: LCCOMB_X7_Y11_N8
\sevs_module|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal3~0_combout\ = (\sevs_module|counter\(2) & (\sevs_module|counter\(0) & !\sevs_module|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(2),
	datac => \sevs_module|counter\(0),
	datad => \sevs_module|counter\(1),
	combout => \sevs_module|Equal3~0_combout\);

-- Location: LCCOMB_X8_Y11_N4
\sevs_module|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~4_combout\ = (\sevs_module|counter\(2) & (\sevs_module|Add0~3\ $ (GND))) # (!\sevs_module|counter\(2) & (!\sevs_module|Add0~3\ & VCC))
-- \sevs_module|Add0~5\ = CARRY((\sevs_module|counter\(2) & !\sevs_module|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(2),
	datad => VCC,
	cin => \sevs_module|Add0~3\,
	combout => \sevs_module|Add0~4_combout\,
	cout => \sevs_module|Add0~5\);

-- Location: LCCOMB_X8_Y11_N6
\sevs_module|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~6_combout\ = (\sevs_module|counter\(3) & (!\sevs_module|Add0~5\)) # (!\sevs_module|counter\(3) & ((\sevs_module|Add0~5\) # (GND)))
-- \sevs_module|Add0~7\ = CARRY((!\sevs_module|Add0~5\) # (!\sevs_module|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(3),
	datad => VCC,
	cin => \sevs_module|Add0~5\,
	combout => \sevs_module|Add0~6_combout\,
	cout => \sevs_module|Add0~7\);

-- Location: FF_X8_Y11_N7
\sevs_module|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(3));

-- Location: LCCOMB_X8_Y11_N8
\sevs_module|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~8_combout\ = (\sevs_module|counter\(4) & (\sevs_module|Add0~7\ $ (GND))) # (!\sevs_module|counter\(4) & (!\sevs_module|Add0~7\ & VCC))
-- \sevs_module|Add0~9\ = CARRY((\sevs_module|counter\(4) & !\sevs_module|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(4),
	datad => VCC,
	cin => \sevs_module|Add0~7\,
	combout => \sevs_module|Add0~8_combout\,
	cout => \sevs_module|Add0~9\);

-- Location: FF_X8_Y11_N9
\sevs_module|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(4));

-- Location: LCCOMB_X8_Y11_N10
\sevs_module|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~10_combout\ = (\sevs_module|counter\(5) & (!\sevs_module|Add0~9\)) # (!\sevs_module|counter\(5) & ((\sevs_module|Add0~9\) # (GND)))
-- \sevs_module|Add0~11\ = CARRY((!\sevs_module|Add0~9\) # (!\sevs_module|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(5),
	datad => VCC,
	cin => \sevs_module|Add0~9\,
	combout => \sevs_module|Add0~10_combout\,
	cout => \sevs_module|Add0~11\);

-- Location: FF_X8_Y11_N11
\sevs_module|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(5));

-- Location: LCCOMB_X8_Y11_N12
\sevs_module|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~12_combout\ = (\sevs_module|counter\(6) & (\sevs_module|Add0~11\ $ (GND))) # (!\sevs_module|counter\(6) & (!\sevs_module|Add0~11\ & VCC))
-- \sevs_module|Add0~13\ = CARRY((\sevs_module|counter\(6) & !\sevs_module|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(6),
	datad => VCC,
	cin => \sevs_module|Add0~11\,
	combout => \sevs_module|Add0~12_combout\,
	cout => \sevs_module|Add0~13\);

-- Location: FF_X8_Y11_N13
\sevs_module|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(6));

-- Location: LCCOMB_X8_Y11_N14
\sevs_module|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~14_combout\ = (\sevs_module|counter\(7) & (!\sevs_module|Add0~13\)) # (!\sevs_module|counter\(7) & ((\sevs_module|Add0~13\) # (GND)))
-- \sevs_module|Add0~15\ = CARRY((!\sevs_module|Add0~13\) # (!\sevs_module|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(7),
	datad => VCC,
	cin => \sevs_module|Add0~13\,
	combout => \sevs_module|Add0~14_combout\,
	cout => \sevs_module|Add0~15\);

-- Location: FF_X8_Y11_N15
\sevs_module|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(7));

-- Location: LCCOMB_X8_Y11_N16
\sevs_module|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~16_combout\ = (\sevs_module|counter\(8) & (\sevs_module|Add0~15\ $ (GND))) # (!\sevs_module|counter\(8) & (!\sevs_module|Add0~15\ & VCC))
-- \sevs_module|Add0~17\ = CARRY((\sevs_module|counter\(8) & !\sevs_module|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(8),
	datad => VCC,
	cin => \sevs_module|Add0~15\,
	combout => \sevs_module|Add0~16_combout\,
	cout => \sevs_module|Add0~17\);

-- Location: FF_X8_Y11_N17
\sevs_module|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(8));

-- Location: LCCOMB_X8_Y11_N18
\sevs_module|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~18_combout\ = (\sevs_module|counter\(9) & (!\sevs_module|Add0~17\)) # (!\sevs_module|counter\(9) & ((\sevs_module|Add0~17\) # (GND)))
-- \sevs_module|Add0~19\ = CARRY((!\sevs_module|Add0~17\) # (!\sevs_module|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(9),
	datad => VCC,
	cin => \sevs_module|Add0~17\,
	combout => \sevs_module|Add0~18_combout\,
	cout => \sevs_module|Add0~19\);

-- Location: FF_X8_Y11_N19
\sevs_module|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(9));

-- Location: LCCOMB_X8_Y11_N20
\sevs_module|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~20_combout\ = (\sevs_module|counter\(10) & (\sevs_module|Add0~19\ $ (GND))) # (!\sevs_module|counter\(10) & (!\sevs_module|Add0~19\ & VCC))
-- \sevs_module|Add0~21\ = CARRY((\sevs_module|counter\(10) & !\sevs_module|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(10),
	datad => VCC,
	cin => \sevs_module|Add0~19\,
	combout => \sevs_module|Add0~20_combout\,
	cout => \sevs_module|Add0~21\);

-- Location: FF_X8_Y11_N21
\sevs_module|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(10));

-- Location: LCCOMB_X8_Y11_N22
\sevs_module|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~22_combout\ = (\sevs_module|counter\(11) & (!\sevs_module|Add0~21\)) # (!\sevs_module|counter\(11) & ((\sevs_module|Add0~21\) # (GND)))
-- \sevs_module|Add0~23\ = CARRY((!\sevs_module|Add0~21\) # (!\sevs_module|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(11),
	datad => VCC,
	cin => \sevs_module|Add0~21\,
	combout => \sevs_module|Add0~22_combout\,
	cout => \sevs_module|Add0~23\);

-- Location: FF_X8_Y11_N23
\sevs_module|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(11));

-- Location: LCCOMB_X8_Y11_N24
\sevs_module|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~24_combout\ = (\sevs_module|counter\(12) & (\sevs_module|Add0~23\ $ (GND))) # (!\sevs_module|counter\(12) & (!\sevs_module|Add0~23\ & VCC))
-- \sevs_module|Add0~25\ = CARRY((\sevs_module|counter\(12) & !\sevs_module|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(12),
	datad => VCC,
	cin => \sevs_module|Add0~23\,
	combout => \sevs_module|Add0~24_combout\,
	cout => \sevs_module|Add0~25\);

-- Location: FF_X8_Y11_N25
\sevs_module|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(12));

-- Location: LCCOMB_X8_Y11_N26
\sevs_module|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~26_combout\ = (\sevs_module|counter\(13) & (!\sevs_module|Add0~25\)) # (!\sevs_module|counter\(13) & ((\sevs_module|Add0~25\) # (GND)))
-- \sevs_module|Add0~27\ = CARRY((!\sevs_module|Add0~25\) # (!\sevs_module|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(13),
	datad => VCC,
	cin => \sevs_module|Add0~25\,
	combout => \sevs_module|Add0~26_combout\,
	cout => \sevs_module|Add0~27\);

-- Location: FF_X8_Y11_N27
\sevs_module|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(13));

-- Location: LCCOMB_X8_Y11_N28
\sevs_module|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~28_combout\ = (\sevs_module|counter\(14) & (\sevs_module|Add0~27\ $ (GND))) # (!\sevs_module|counter\(14) & (!\sevs_module|Add0~27\ & VCC))
-- \sevs_module|Add0~29\ = CARRY((\sevs_module|counter\(14) & !\sevs_module|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(14),
	datad => VCC,
	cin => \sevs_module|Add0~27\,
	combout => \sevs_module|Add0~28_combout\,
	cout => \sevs_module|Add0~29\);

-- Location: FF_X8_Y11_N29
\sevs_module|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(14));

-- Location: LCCOMB_X8_Y11_N30
\sevs_module|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~30_combout\ = (\sevs_module|counter\(15) & (!\sevs_module|Add0~29\)) # (!\sevs_module|counter\(15) & ((\sevs_module|Add0~29\) # (GND)))
-- \sevs_module|Add0~31\ = CARRY((!\sevs_module|Add0~29\) # (!\sevs_module|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(15),
	datad => VCC,
	cin => \sevs_module|Add0~29\,
	combout => \sevs_module|Add0~30_combout\,
	cout => \sevs_module|Add0~31\);

-- Location: FF_X8_Y11_N31
\sevs_module|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(15));

-- Location: LCCOMB_X8_Y10_N0
\sevs_module|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~32_combout\ = (\sevs_module|counter\(16) & (\sevs_module|Add0~31\ $ (GND))) # (!\sevs_module|counter\(16) & (!\sevs_module|Add0~31\ & VCC))
-- \sevs_module|Add0~33\ = CARRY((\sevs_module|counter\(16) & !\sevs_module|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(16),
	datad => VCC,
	cin => \sevs_module|Add0~31\,
	combout => \sevs_module|Add0~32_combout\,
	cout => \sevs_module|Add0~33\);

-- Location: FF_X8_Y10_N1
\sevs_module|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(16));

-- Location: LCCOMB_X8_Y10_N2
\sevs_module|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~34_combout\ = (\sevs_module|counter\(17) & (!\sevs_module|Add0~33\)) # (!\sevs_module|counter\(17) & ((\sevs_module|Add0~33\) # (GND)))
-- \sevs_module|Add0~35\ = CARRY((!\sevs_module|Add0~33\) # (!\sevs_module|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(17),
	datad => VCC,
	cin => \sevs_module|Add0~33\,
	combout => \sevs_module|Add0~34_combout\,
	cout => \sevs_module|Add0~35\);

-- Location: FF_X8_Y10_N3
\sevs_module|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(17));

-- Location: LCCOMB_X8_Y10_N4
\sevs_module|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~36_combout\ = (\sevs_module|counter\(18) & (\sevs_module|Add0~35\ $ (GND))) # (!\sevs_module|counter\(18) & (!\sevs_module|Add0~35\ & VCC))
-- \sevs_module|Add0~37\ = CARRY((\sevs_module|counter\(18) & !\sevs_module|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(18),
	datad => VCC,
	cin => \sevs_module|Add0~35\,
	combout => \sevs_module|Add0~36_combout\,
	cout => \sevs_module|Add0~37\);

-- Location: FF_X8_Y10_N5
\sevs_module|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(18));

-- Location: LCCOMB_X8_Y10_N6
\sevs_module|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~38_combout\ = (\sevs_module|counter\(19) & (!\sevs_module|Add0~37\)) # (!\sevs_module|counter\(19) & ((\sevs_module|Add0~37\) # (GND)))
-- \sevs_module|Add0~39\ = CARRY((!\sevs_module|Add0~37\) # (!\sevs_module|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(19),
	datad => VCC,
	cin => \sevs_module|Add0~37\,
	combout => \sevs_module|Add0~38_combout\,
	cout => \sevs_module|Add0~39\);

-- Location: FF_X8_Y10_N7
\sevs_module|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(19));

-- Location: LCCOMB_X8_Y10_N8
\sevs_module|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~40_combout\ = (\sevs_module|counter\(20) & (\sevs_module|Add0~39\ $ (GND))) # (!\sevs_module|counter\(20) & (!\sevs_module|Add0~39\ & VCC))
-- \sevs_module|Add0~41\ = CARRY((\sevs_module|counter\(20) & !\sevs_module|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(20),
	datad => VCC,
	cin => \sevs_module|Add0~39\,
	combout => \sevs_module|Add0~40_combout\,
	cout => \sevs_module|Add0~41\);

-- Location: FF_X8_Y10_N9
\sevs_module|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(20));

-- Location: LCCOMB_X8_Y10_N10
\sevs_module|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~42_combout\ = (\sevs_module|counter\(21) & (!\sevs_module|Add0~41\)) # (!\sevs_module|counter\(21) & ((\sevs_module|Add0~41\) # (GND)))
-- \sevs_module|Add0~43\ = CARRY((!\sevs_module|Add0~41\) # (!\sevs_module|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(21),
	datad => VCC,
	cin => \sevs_module|Add0~41\,
	combout => \sevs_module|Add0~42_combout\,
	cout => \sevs_module|Add0~43\);

-- Location: FF_X8_Y10_N11
\sevs_module|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(21));

-- Location: LCCOMB_X8_Y10_N12
\sevs_module|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~44_combout\ = (\sevs_module|counter\(22) & (\sevs_module|Add0~43\ $ (GND))) # (!\sevs_module|counter\(22) & (!\sevs_module|Add0~43\ & VCC))
-- \sevs_module|Add0~45\ = CARRY((\sevs_module|counter\(22) & !\sevs_module|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(22),
	datad => VCC,
	cin => \sevs_module|Add0~43\,
	combout => \sevs_module|Add0~44_combout\,
	cout => \sevs_module|Add0~45\);

-- Location: FF_X8_Y10_N13
\sevs_module|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(22));

-- Location: LCCOMB_X8_Y10_N14
\sevs_module|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~46_combout\ = (\sevs_module|counter\(23) & (!\sevs_module|Add0~45\)) # (!\sevs_module|counter\(23) & ((\sevs_module|Add0~45\) # (GND)))
-- \sevs_module|Add0~47\ = CARRY((!\sevs_module|Add0~45\) # (!\sevs_module|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(23),
	datad => VCC,
	cin => \sevs_module|Add0~45\,
	combout => \sevs_module|Add0~46_combout\,
	cout => \sevs_module|Add0~47\);

-- Location: FF_X8_Y10_N15
\sevs_module|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(23));

-- Location: LCCOMB_X8_Y10_N16
\sevs_module|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~48_combout\ = (\sevs_module|counter\(24) & (\sevs_module|Add0~47\ $ (GND))) # (!\sevs_module|counter\(24) & (!\sevs_module|Add0~47\ & VCC))
-- \sevs_module|Add0~49\ = CARRY((\sevs_module|counter\(24) & !\sevs_module|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(24),
	datad => VCC,
	cin => \sevs_module|Add0~47\,
	combout => \sevs_module|Add0~48_combout\,
	cout => \sevs_module|Add0~49\);

-- Location: FF_X8_Y10_N17
\sevs_module|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(24));

-- Location: LCCOMB_X9_Y11_N30
\sevs_module|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~1_combout\ = (!\sevs_module|counter\(21) & (!\sevs_module|counter\(23) & (!\sevs_module|counter\(22) & !\sevs_module|counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(21),
	datab => \sevs_module|counter\(23),
	datac => \sevs_module|counter\(22),
	datad => \sevs_module|counter\(24),
	combout => \sevs_module|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y11_N18
\sevs_module|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~3_combout\ = (!\sevs_module|counter\(13) & (!\sevs_module|counter\(14) & (!\sevs_module|counter\(15) & !\sevs_module|counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(13),
	datab => \sevs_module|counter\(14),
	datac => \sevs_module|counter\(15),
	datad => \sevs_module|counter\(16),
	combout => \sevs_module|Equal0~3_combout\);

-- Location: LCCOMB_X8_Y10_N18
\sevs_module|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~50_combout\ = (\sevs_module|counter\(25) & (!\sevs_module|Add0~49\)) # (!\sevs_module|counter\(25) & ((\sevs_module|Add0~49\) # (GND)))
-- \sevs_module|Add0~51\ = CARRY((!\sevs_module|Add0~49\) # (!\sevs_module|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(25),
	datad => VCC,
	cin => \sevs_module|Add0~49\,
	combout => \sevs_module|Add0~50_combout\,
	cout => \sevs_module|Add0~51\);

-- Location: FF_X8_Y10_N19
\sevs_module|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(25));

-- Location: LCCOMB_X8_Y10_N20
\sevs_module|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~52_combout\ = (\sevs_module|counter\(26) & (\sevs_module|Add0~51\ $ (GND))) # (!\sevs_module|counter\(26) & (!\sevs_module|Add0~51\ & VCC))
-- \sevs_module|Add0~53\ = CARRY((\sevs_module|counter\(26) & !\sevs_module|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(26),
	datad => VCC,
	cin => \sevs_module|Add0~51\,
	combout => \sevs_module|Add0~52_combout\,
	cout => \sevs_module|Add0~53\);

-- Location: FF_X8_Y10_N21
\sevs_module|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(26));

-- Location: LCCOMB_X8_Y10_N22
\sevs_module|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~54_combout\ = (\sevs_module|counter\(27) & (!\sevs_module|Add0~53\)) # (!\sevs_module|counter\(27) & ((\sevs_module|Add0~53\) # (GND)))
-- \sevs_module|Add0~55\ = CARRY((!\sevs_module|Add0~53\) # (!\sevs_module|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(27),
	datad => VCC,
	cin => \sevs_module|Add0~53\,
	combout => \sevs_module|Add0~54_combout\,
	cout => \sevs_module|Add0~55\);

-- Location: FF_X8_Y10_N23
\sevs_module|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(27));

-- Location: LCCOMB_X8_Y10_N24
\sevs_module|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~56_combout\ = (\sevs_module|counter\(28) & (\sevs_module|Add0~55\ $ (GND))) # (!\sevs_module|counter\(28) & (!\sevs_module|Add0~55\ & VCC))
-- \sevs_module|Add0~57\ = CARRY((\sevs_module|counter\(28) & !\sevs_module|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(28),
	datad => VCC,
	cin => \sevs_module|Add0~55\,
	combout => \sevs_module|Add0~56_combout\,
	cout => \sevs_module|Add0~57\);

-- Location: FF_X8_Y10_N25
\sevs_module|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(28));

-- Location: LCCOMB_X9_Y11_N4
\sevs_module|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~0_combout\ = (!\sevs_module|counter\(26) & (!\sevs_module|counter\(27) & (!\sevs_module|counter\(28) & !\sevs_module|counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(26),
	datab => \sevs_module|counter\(27),
	datac => \sevs_module|counter\(28),
	datad => \sevs_module|counter\(25),
	combout => \sevs_module|Equal0~0_combout\);

-- Location: LCCOMB_X9_Y11_N28
\sevs_module|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~2_combout\ = (!\sevs_module|counter\(18) & (!\sevs_module|counter\(20) & (!\sevs_module|counter\(17) & !\sevs_module|counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(18),
	datab => \sevs_module|counter\(20),
	datac => \sevs_module|counter\(17),
	datad => \sevs_module|counter\(19),
	combout => \sevs_module|Equal0~2_combout\);

-- Location: LCCOMB_X9_Y11_N8
\sevs_module|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~4_combout\ = (\sevs_module|Equal0~1_combout\ & (\sevs_module|Equal0~3_combout\ & (\sevs_module|Equal0~0_combout\ & \sevs_module|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~1_combout\,
	datab => \sevs_module|Equal0~3_combout\,
	datac => \sevs_module|Equal0~0_combout\,
	datad => \sevs_module|Equal0~2_combout\,
	combout => \sevs_module|Equal0~4_combout\);

-- Location: LCCOMB_X9_Y11_N12
\sevs_module|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~6_combout\ = (!\sevs_module|counter\(8) & (!\sevs_module|counter\(7) & (!\sevs_module|counter\(5) & !\sevs_module|counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(8),
	datab => \sevs_module|counter\(7),
	datac => \sevs_module|counter\(5),
	datad => \sevs_module|counter\(6),
	combout => \sevs_module|Equal0~6_combout\);

-- Location: LCCOMB_X8_Y10_N26
\sevs_module|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~58_combout\ = (\sevs_module|counter\(29) & (!\sevs_module|Add0~57\)) # (!\sevs_module|counter\(29) & ((\sevs_module|Add0~57\) # (GND)))
-- \sevs_module|Add0~59\ = CARRY((!\sevs_module|Add0~57\) # (!\sevs_module|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(29),
	datad => VCC,
	cin => \sevs_module|Add0~57\,
	combout => \sevs_module|Add0~58_combout\,
	cout => \sevs_module|Add0~59\);

-- Location: FF_X8_Y10_N27
\sevs_module|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(29));

-- Location: LCCOMB_X8_Y10_N28
\sevs_module|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~60_combout\ = (\sevs_module|counter\(30) & (\sevs_module|Add0~59\ $ (GND))) # (!\sevs_module|counter\(30) & (!\sevs_module|Add0~59\ & VCC))
-- \sevs_module|Add0~61\ = CARRY((\sevs_module|counter\(30) & !\sevs_module|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(30),
	datad => VCC,
	cin => \sevs_module|Add0~59\,
	combout => \sevs_module|Add0~60_combout\,
	cout => \sevs_module|Add0~61\);

-- Location: FF_X8_Y10_N29
\sevs_module|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(30));

-- Location: LCCOMB_X8_Y10_N30
\sevs_module|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~62_combout\ = \sevs_module|counter\(31) $ (\sevs_module|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(31),
	cin => \sevs_module|Add0~61\,
	combout => \sevs_module|Add0~62_combout\);

-- Location: FF_X8_Y10_N31
\sevs_module|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(31));

-- Location: LCCOMB_X9_Y11_N14
\sevs_module|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~5_combout\ = (!\sevs_module|counter\(11) & (!\sevs_module|counter\(10) & (!\sevs_module|counter\(9) & !\sevs_module|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(11),
	datab => \sevs_module|counter\(10),
	datac => \sevs_module|counter\(9),
	datad => \sevs_module|counter\(12),
	combout => \sevs_module|Equal0~5_combout\);

-- Location: LCCOMB_X9_Y11_N10
\sevs_module|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~7_combout\ = (!\sevs_module|counter\(4) & (!\sevs_module|counter\(3) & (!\sevs_module|counter\(30) & !\sevs_module|counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(4),
	datab => \sevs_module|counter\(3),
	datac => \sevs_module|counter\(30),
	datad => \sevs_module|counter\(29),
	combout => \sevs_module|Equal0~7_combout\);

-- Location: LCCOMB_X9_Y11_N0
\sevs_module|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~8_combout\ = (\sevs_module|Equal0~6_combout\ & (!\sevs_module|counter\(31) & (\sevs_module|Equal0~5_combout\ & \sevs_module|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~6_combout\,
	datab => \sevs_module|counter\(31),
	datac => \sevs_module|Equal0~5_combout\,
	datad => \sevs_module|Equal0~7_combout\,
	combout => \sevs_module|Equal0~8_combout\);

-- Location: LCCOMB_X9_Y11_N20
\sevs_module|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter~0_combout\ = (\sevs_module|Add0~4_combout\ & (((!\sevs_module|Equal0~8_combout\) # (!\sevs_module|Equal0~4_combout\)) # (!\sevs_module|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal3~0_combout\,
	datab => \sevs_module|Add0~4_combout\,
	datac => \sevs_module|Equal0~4_combout\,
	datad => \sevs_module|Equal0~8_combout\,
	combout => \sevs_module|counter~0_combout\);

-- Location: FF_X9_Y11_N21
\sevs_module|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(2));

-- Location: LCCOMB_X9_Y11_N2
\sevs_module|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~9_combout\ = (\sevs_module|Equal0~4_combout\ & \sevs_module|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sevs_module|Equal0~4_combout\,
	datad => \sevs_module|Equal0~8_combout\,
	combout => \sevs_module|Equal0~9_combout\);

-- Location: LCCOMB_X9_Y11_N24
\sevs_module|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~10_combout\ = (!\sevs_module|counter\(1) & (!\sevs_module|counter\(2) & (!\sevs_module|counter\(0) & \sevs_module|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(2),
	datac => \sevs_module|counter\(0),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|Equal0~10_combout\);

-- Location: LCCOMB_X9_Y11_N22
\sevs_module|dig[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|dig[1]~0_combout\ = (\sevs_module|Equal0~9_combout\ & (\sevs_module|counter\(2) $ (((\sevs_module|counter\(1)) # (!\sevs_module|counter\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(2),
	datac => \sevs_module|counter\(0),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|dig[1]~0_combout\);

-- Location: FF_X9_Y11_N25
\sevs_module|dig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Equal0~10_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(0));

-- Location: LCCOMB_X9_Y11_N6
\sevs_module|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal1~0_combout\ = (\sevs_module|counter\(1) & (!\sevs_module|counter\(2) & (\sevs_module|counter\(0) & \sevs_module|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(2),
	datac => \sevs_module|counter\(0),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|Equal1~0_combout\);

-- Location: FF_X9_Y11_N7
\sevs_module|dig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Equal1~0_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(1));

-- Location: LCCOMB_X9_Y11_N16
\sevs_module|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal2~0_combout\ = (\sevs_module|counter\(1) & (!\sevs_module|counter\(2) & (!\sevs_module|counter\(0) & \sevs_module|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(2),
	datac => \sevs_module|counter\(0),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|Equal2~0_combout\);

-- Location: FF_X9_Y11_N17
\sevs_module|dig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Equal2~0_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(2));

-- Location: LCCOMB_X9_Y11_N26
\sevs_module|dig[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|dig[1]~1_combout\ = (\sevs_module|counter\(2)) # (((\sevs_module|counter\(0) & !\sevs_module|counter\(1))) # (!\sevs_module|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(0),
	datab => \sevs_module|counter\(2),
	datac => \sevs_module|counter\(1),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|dig[1]~1_combout\);

-- Location: FF_X9_Y11_N27
\sevs_module|dig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|dig[1]~1_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(3));

-- Location: LCCOMB_X18_Y13_N18
\controller_module|k[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[0]~6_combout\ = \controller_module|k\(0) $ (VCC)
-- \controller_module|k[0]~7\ = CARRY(\controller_module|k\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller_module|k\(0),
	datad => VCC,
	combout => \controller_module|k[0]~6_combout\,
	cout => \controller_module|k[0]~7\);

-- Location: LCCOMB_X18_Y13_N2
\controller_module|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Add1~0_combout\ = \controller_module|k\(0) $ (VCC)
-- \controller_module|Add1~1\ = CARRY(\controller_module|k\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller_module|k\(0),
	datad => VCC,
	combout => \controller_module|Add1~0_combout\,
	cout => \controller_module|Add1~1\);

-- Location: LCCOMB_X30_Y21_N14
\ir_decoder_module|cycleCounter[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[0]~18_combout\ = \ir_decoder_module|cycleCounter\(0) $ (VCC)
-- \ir_decoder_module|cycleCounter[0]~19\ = CARRY(\ir_decoder_module|cycleCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(0),
	datad => VCC,
	combout => \ir_decoder_module|cycleCounter[0]~18_combout\,
	cout => \ir_decoder_module|cycleCounter[0]~19\);

-- Location: IOIBUF_X34_Y17_N1
\i_IR~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_IR,
	o => \i_IR~input_o\);

-- Location: LCCOMB_X30_Y21_N8
\ir_decoder_module|failed~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|failed~1_combout\ = (!\ir_decoder_module|cycleCounter\(8) & (((!\ir_decoder_module|cycleCounter\(5) & !\ir_decoder_module|cycleCounter\(6))) # (!\ir_decoder_module|cycleCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(8),
	datab => \ir_decoder_module|cycleCounter\(5),
	datac => \ir_decoder_module|cycleCounter\(6),
	datad => \ir_decoder_module|cycleCounter\(7),
	combout => \ir_decoder_module|failed~1_combout\);

-- Location: LCCOMB_X30_Y20_N30
\ir_decoder_module|failed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|failed~0_combout\ = (!\ir_decoder_module|cycleCounter\(12) & (!\ir_decoder_module|cycleCounter\(13) & (!\ir_decoder_module|cycleCounter\(11) & !\ir_decoder_module|cycleCounter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(12),
	datab => \ir_decoder_module|cycleCounter\(13),
	datac => \ir_decoder_module|cycleCounter\(11),
	datad => \ir_decoder_module|cycleCounter\(14),
	combout => \ir_decoder_module|failed~0_combout\);

-- Location: LCCOMB_X30_Y20_N28
\ir_decoder_module|failed~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|failed~2_combout\ = (\ir_decoder_module|failed~0_combout\ & ((\ir_decoder_module|failed~1_combout\) # ((!\ir_decoder_module|cycleCounter\(9)) # (!\ir_decoder_module|cycleCounter\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|failed~1_combout\,
	datab => \ir_decoder_module|cycleCounter\(10),
	datac => \ir_decoder_module|failed~0_combout\,
	datad => \ir_decoder_module|cycleCounter\(9),
	combout => \ir_decoder_module|failed~2_combout\);

-- Location: LCCOMB_X30_Y20_N14
\ir_decoder_module|cycleCounter[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[16]~53_combout\ = (\ir_decoder_module|cycleCounter\(16) & (\ir_decoder_module|cycleCounter[15]~52\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(16) & (!\ir_decoder_module|cycleCounter[15]~52\ & VCC))
-- \ir_decoder_module|cycleCounter[16]~54\ = CARRY((\ir_decoder_module|cycleCounter\(16) & !\ir_decoder_module|cycleCounter[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(16),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[15]~52\,
	combout => \ir_decoder_module|cycleCounter[16]~53_combout\,
	cout => \ir_decoder_module|cycleCounter[16]~54\);

-- Location: LCCOMB_X30_Y20_N16
\ir_decoder_module|cycleCounter[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[17]~55_combout\ = \ir_decoder_module|cycleCounter[16]~54\ $ (\ir_decoder_module|cycleCounter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ir_decoder_module|cycleCounter\(17),
	cin => \ir_decoder_module|cycleCounter[16]~54\,
	combout => \ir_decoder_module|cycleCounter[17]~55_combout\);

-- Location: LCCOMB_X31_Y20_N6
\ir_decoder_module|cycleCounter[13]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[13]~49_combout\ = ((\i_IR~input_o\ & \ir_decoder_module|stored~q\)) # (!\ir_decoder_module|LessThan2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|LessThan2~0_combout\,
	datac => \i_IR~input_o\,
	datad => \ir_decoder_module|stored~q\,
	combout => \ir_decoder_module|cycleCounter[13]~49_combout\);

-- Location: LCCOMB_X31_Y20_N24
\ir_decoder_module|cycleCounter[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[13]~50_combout\ = (\ir_decoder_module|Selector0~7_combout\) # ((\ir_decoder_module|Selector1~1_combout\) # ((!\ir_decoder_module|cycleCounter[13]~49_combout\ & \ir_decoder_module|Selector2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter[13]~49_combout\,
	datab => \ir_decoder_module|Selector2~3_combout\,
	datac => \ir_decoder_module|Selector0~7_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|cycleCounter[13]~50_combout\);

-- Location: FF_X30_Y20_N17
\ir_decoder_module|cycleCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[17]~55_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(17));

-- Location: LCCOMB_X33_Y20_N10
\ir_decoder_module|failed~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|failed~3_combout\ = (!\ir_decoder_module|cycleCounter\(17) & ((\ir_decoder_module|failed~2_combout\) # ((!\ir_decoder_module|cycleCounter\(15)) # (!\ir_decoder_module|cycleCounter\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|failed~2_combout\,
	datab => \ir_decoder_module|cycleCounter\(16),
	datac => \ir_decoder_module|cycleCounter\(17),
	datad => \ir_decoder_module|cycleCounter\(15),
	combout => \ir_decoder_module|failed~3_combout\);

-- Location: LCCOMB_X33_Y20_N4
\ir_decoder_module|failed~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|failed~4_combout\ = (\ir_decoder_module|failed~q\) # ((\ir_decoder_module|failed~3_combout\ & (\i_IR~input_o\ & \ir_decoder_module|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|failed~3_combout\,
	datab => \i_IR~input_o\,
	datac => \ir_decoder_module|failed~q\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|failed~4_combout\);

-- Location: FF_X33_Y20_N5
\ir_decoder_module|failed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|failed~4_combout\,
	sclr => \ir_decoder_module|Selector0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|failed~q\);

-- Location: LCCOMB_X33_Y20_N8
\ir_decoder_module|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector2~2_combout\ = (\ir_decoder_module|Selector2~3_combout\ & (!\ir_decoder_module|failed~q\ & !\ir_decoder_module|decoded~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector2~3_combout\,
	datac => \ir_decoder_module|failed~q\,
	datad => \ir_decoder_module|decoded~q\,
	combout => \ir_decoder_module|Selector2~2_combout\);

-- Location: LCCOMB_X30_Y20_N22
\ir_decoder_module|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan4~2_combout\ = (\ir_decoder_module|cycleCounter\(14) & \ir_decoder_module|cycleCounter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_decoder_module|cycleCounter\(14),
	datad => \ir_decoder_module|cycleCounter\(15),
	combout => \ir_decoder_module|LessThan4~2_combout\);

-- Location: LCCOMB_X30_Y21_N6
\ir_decoder_module|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan0~0_combout\ = (!\ir_decoder_module|cycleCounter\(8) & (!\ir_decoder_module|cycleCounter\(9) & ((!\ir_decoder_module|cycleCounter\(7)) # (!\ir_decoder_module|cycleCounter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(8),
	datab => \ir_decoder_module|cycleCounter\(9),
	datac => \ir_decoder_module|cycleCounter\(6),
	datad => \ir_decoder_module|cycleCounter\(7),
	combout => \ir_decoder_module|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y20_N26
\ir_decoder_module|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan0~1_combout\ = ((!\ir_decoder_module|cycleCounter\(11) & ((\ir_decoder_module|LessThan0~0_combout\) # (!\ir_decoder_module|cycleCounter\(10))))) # (!\ir_decoder_module|cycleCounter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(12),
	datab => \ir_decoder_module|cycleCounter\(11),
	datac => \ir_decoder_module|LessThan0~0_combout\,
	datad => \ir_decoder_module|cycleCounter\(10),
	combout => \ir_decoder_module|LessThan0~1_combout\);

-- Location: LCCOMB_X30_Y20_N24
\ir_decoder_module|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan0~2_combout\ = (((!\ir_decoder_module|cycleCounter\(13) & \ir_decoder_module|LessThan0~1_combout\)) # (!\ir_decoder_module|cycleCounter\(16))) # (!\ir_decoder_module|LessThan4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~2_combout\,
	datab => \ir_decoder_module|cycleCounter\(13),
	datac => \ir_decoder_module|cycleCounter\(16),
	datad => \ir_decoder_module|LessThan0~1_combout\,
	combout => \ir_decoder_module|LessThan0~2_combout\);

-- Location: LCCOMB_X33_Y20_N18
\ir_decoder_module|started~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|started~0_combout\ = (\ir_decoder_module|started~q\) # ((\ir_decoder_module|Selector1~1_combout\ & ((\ir_decoder_module|cycleCounter\(17)) # (!\ir_decoder_module|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(17),
	datab => \ir_decoder_module|LessThan0~2_combout\,
	datac => \ir_decoder_module|started~q\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|started~0_combout\);

-- Location: FF_X33_Y20_N19
\ir_decoder_module|started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|started~0_combout\,
	sclr => \ir_decoder_module|Selector0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|started~q\);

-- Location: LCCOMB_X31_Y20_N22
\ir_decoder_module|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector2~3_combout\ = (\ir_decoder_module|Selector2~2_combout\) # ((\i_IR~input_o\ & (\ir_decoder_module|Selector1~1_combout\ & \ir_decoder_module|started~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_IR~input_o\,
	datab => \ir_decoder_module|Selector2~2_combout\,
	datac => \ir_decoder_module|Selector1~1_combout\,
	datad => \ir_decoder_module|started~q\,
	combout => \ir_decoder_module|Selector2~3_combout\);

-- Location: LCCOMB_X31_Y20_N28
\ir_decoder_module|decoded~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|decoded~2_combout\ = (\ir_decoder_module|Selector2~3_combout\ & !\ir_decoder_module|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_decoder_module|Selector2~3_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|decoded~2_combout\);

-- Location: LCCOMB_X31_Y20_N12
\ir_decoder_module|stored~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|stored~0_combout\ = (\ir_decoder_module|LessThan2~0_combout\ & ((\ir_decoder_module|decoded~2_combout\ & (\i_IR~input_o\)) # (!\ir_decoder_module|decoded~2_combout\ & ((\ir_decoder_module|stored~q\))))) # 
-- (!\ir_decoder_module|LessThan2~0_combout\ & (((\ir_decoder_module|stored~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_IR~input_o\,
	datab => \ir_decoder_module|LessThan2~0_combout\,
	datac => \ir_decoder_module|stored~q\,
	datad => \ir_decoder_module|decoded~2_combout\,
	combout => \ir_decoder_module|stored~0_combout\);

-- Location: FF_X31_Y20_N13
\ir_decoder_module|stored\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|stored~0_combout\,
	sclr => \ir_decoder_module|Selector0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|stored~q\);

-- Location: LCCOMB_X31_Y19_N12
\ir_decoder_module|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~0_combout\ = (\ir_decoder_module|NB\(0) & (!\ir_decoder_module|stored~q\ & VCC)) # (!\ir_decoder_module|NB\(0) & (\ir_decoder_module|stored~q\ $ (GND)))
-- \ir_decoder_module|Add1~1\ = CARRY((!\ir_decoder_module|NB\(0) & !\ir_decoder_module|stored~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|stored~q\,
	datad => VCC,
	combout => \ir_decoder_module|Add1~0_combout\,
	cout => \ir_decoder_module|Add1~1\);

-- Location: LCCOMB_X31_Y20_N30
\ir_decoder_module|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~14_combout\ = (!\ir_decoder_module|Selector0~7_combout\ & ((\ir_decoder_module|Selector1~1_combout\) # (!\ir_decoder_module|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Add1~0_combout\,
	datac => \ir_decoder_module|Selector0~7_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|Add1~14_combout\);

-- Location: LCCOMB_X31_Y19_N22
\ir_decoder_module|NB[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|NB[3]~4_combout\ = (\i_IR~input_o\ & ((\ir_decoder_module|NB\(2)) # ((\ir_decoder_module|NB\(3)) # (!\ir_decoder_module|NB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_IR~input_o\,
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(4),
	datad => \ir_decoder_module|NB\(3),
	combout => \ir_decoder_module|NB[3]~4_combout\);

-- Location: LCCOMB_X31_Y20_N20
\ir_decoder_module|NB[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|NB[3]~2_combout\ = (!\ir_decoder_module|Selector0~7_combout\ & (((!\ir_decoder_module|cycleCounter\(17) & \ir_decoder_module|LessThan0~2_combout\)) # (!\ir_decoder_module|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(17),
	datab => \ir_decoder_module|LessThan0~2_combout\,
	datac => \ir_decoder_module|Selector0~7_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|NB[3]~2_combout\);

-- Location: LCCOMB_X31_Y20_N14
\ir_decoder_module|NB[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|NB[3]~3_combout\ = ((\ir_decoder_module|Selector2~3_combout\ & (\ir_decoder_module|NB[3]~4_combout\ & !\ir_decoder_module|Selector1~1_combout\))) # (!\ir_decoder_module|NB[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector2~3_combout\,
	datab => \ir_decoder_module|NB[3]~4_combout\,
	datac => \ir_decoder_module|Selector1~1_combout\,
	datad => \ir_decoder_module|NB[3]~2_combout\,
	combout => \ir_decoder_module|NB[3]~3_combout\);

-- Location: FF_X31_Y20_N31
\ir_decoder_module|NB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|Add1~14_combout\,
	ena => \ir_decoder_module|NB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|NB\(0));

-- Location: LCCOMB_X31_Y19_N14
\ir_decoder_module|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~2_combout\ = (\ir_decoder_module|NB\(1) & ((\ir_decoder_module|Add1~1\) # (GND))) # (!\ir_decoder_module|NB\(1) & (!\ir_decoder_module|Add1~1\))
-- \ir_decoder_module|Add1~3\ = CARRY((\ir_decoder_module|NB\(1)) # (!\ir_decoder_module|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(1),
	datad => VCC,
	cin => \ir_decoder_module|Add1~1\,
	combout => \ir_decoder_module|Add1~2_combout\,
	cout => \ir_decoder_module|Add1~3\);

-- Location: LCCOMB_X31_Y20_N4
\ir_decoder_module|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~4_combout\ = (!\ir_decoder_module|Selector0~7_combout\ & ((\ir_decoder_module|Selector1~1_combout\) # (!\ir_decoder_module|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Add1~2_combout\,
	datac => \ir_decoder_module|Selector0~7_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|Add1~4_combout\);

-- Location: FF_X31_Y20_N5
\ir_decoder_module|NB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|Add1~4_combout\,
	ena => \ir_decoder_module|NB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|NB\(1));

-- Location: LCCOMB_X31_Y19_N16
\ir_decoder_module|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~5_combout\ = (\ir_decoder_module|NB\(2) & (!\ir_decoder_module|Add1~3\ & VCC)) # (!\ir_decoder_module|NB\(2) & (\ir_decoder_module|Add1~3\ $ (GND)))
-- \ir_decoder_module|Add1~6\ = CARRY((!\ir_decoder_module|NB\(2) & !\ir_decoder_module|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|NB\(2),
	datad => VCC,
	cin => \ir_decoder_module|Add1~3\,
	combout => \ir_decoder_module|Add1~5_combout\,
	cout => \ir_decoder_module|Add1~6\);

-- Location: LCCOMB_X31_Y20_N26
\ir_decoder_module|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~7_combout\ = (!\ir_decoder_module|Selector0~7_combout\ & ((\ir_decoder_module|Selector1~1_combout\) # (!\ir_decoder_module|Add1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector0~7_combout\,
	datac => \ir_decoder_module|Add1~5_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|Add1~7_combout\);

-- Location: FF_X31_Y20_N27
\ir_decoder_module|NB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|Add1~7_combout\,
	ena => \ir_decoder_module|NB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|NB\(2));

-- Location: LCCOMB_X31_Y19_N18
\ir_decoder_module|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~8_combout\ = (\ir_decoder_module|NB\(3) & ((\ir_decoder_module|Add1~6\) # (GND))) # (!\ir_decoder_module|NB\(3) & (!\ir_decoder_module|Add1~6\))
-- \ir_decoder_module|Add1~9\ = CARRY((\ir_decoder_module|NB\(3)) # (!\ir_decoder_module|Add1~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|NB\(3),
	datad => VCC,
	cin => \ir_decoder_module|Add1~6\,
	combout => \ir_decoder_module|Add1~8_combout\,
	cout => \ir_decoder_module|Add1~9\);

-- Location: LCCOMB_X31_Y20_N10
\ir_decoder_module|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~10_combout\ = (!\ir_decoder_module|Selector0~7_combout\ & ((\ir_decoder_module|Selector1~1_combout\) # (!\ir_decoder_module|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Add1~8_combout\,
	datac => \ir_decoder_module|Selector1~1_combout\,
	datad => \ir_decoder_module|Selector0~7_combout\,
	combout => \ir_decoder_module|Add1~10_combout\);

-- Location: FF_X31_Y20_N11
\ir_decoder_module|NB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|Add1~10_combout\,
	ena => \ir_decoder_module|NB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|NB\(3));

-- Location: LCCOMB_X31_Y19_N20
\ir_decoder_module|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~11_combout\ = \ir_decoder_module|NB\(4) $ (\ir_decoder_module|Add1~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(4),
	cin => \ir_decoder_module|Add1~9\,
	combout => \ir_decoder_module|Add1~11_combout\);

-- Location: LCCOMB_X31_Y20_N8
\ir_decoder_module|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Add1~13_combout\ = (!\ir_decoder_module|Selector0~7_combout\ & ((\ir_decoder_module|Selector1~1_combout\) # (!\ir_decoder_module|Add1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector0~7_combout\,
	datac => \ir_decoder_module|Add1~11_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|Add1~13_combout\);

-- Location: FF_X31_Y20_N9
\ir_decoder_module|NB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|Add1~13_combout\,
	ena => \ir_decoder_module|NB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|NB\(4));

-- Location: LCCOMB_X31_Y19_N0
\ir_decoder_module|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan2~0_combout\ = ((\ir_decoder_module|NB\(2)) # (\ir_decoder_module|NB\(3))) # (!\ir_decoder_module|NB\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(4),
	datac => \ir_decoder_module|NB\(2),
	datad => \ir_decoder_module|NB\(3),
	combout => \ir_decoder_module|LessThan2~0_combout\);

-- Location: LCCOMB_X33_Y20_N24
\ir_decoder_module|decoded~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|decoded~3_combout\ = (\ir_decoder_module|decoded~q\) # ((!\ir_decoder_module|LessThan2~0_combout\ & (\ir_decoder_module|Selector2~3_combout\ & !\ir_decoder_module|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan2~0_combout\,
	datab => \ir_decoder_module|Selector2~3_combout\,
	datac => \ir_decoder_module|decoded~q\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|decoded~3_combout\);

-- Location: FF_X33_Y20_N25
\ir_decoder_module|decoded\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|decoded~3_combout\,
	sclr => \ir_decoder_module|Selector0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|decoded~q\);

-- Location: LCCOMB_X33_Y20_N22
\ir_decoder_module|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector0~5_combout\ = (\ir_decoder_module|Selector1~1_combout\ & ((!\ir_decoder_module|started~q\) # (!\i_IR~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_IR~input_o\,
	datac => \ir_decoder_module|Selector1~1_combout\,
	datad => \ir_decoder_module|started~q\,
	combout => \ir_decoder_module|Selector0~5_combout\);

-- Location: LCCOMB_X33_Y20_N28
\ir_decoder_module|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector0~6_combout\ = (\ir_decoder_module|failed~q\ & ((\ir_decoder_module|Selector0~5_combout\) # ((!\ir_decoder_module|decoded~q\ & \ir_decoder_module|Selector2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|decoded~q\,
	datab => \ir_decoder_module|failed~q\,
	datac => \ir_decoder_module|Selector0~5_combout\,
	datad => \ir_decoder_module|Selector2~3_combout\,
	combout => \ir_decoder_module|Selector0~6_combout\);

-- Location: LCCOMB_X32_Y20_N18
\ir_decoder_module|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector3~0_combout\ = (\ir_decoder_module|success~q\ & (\ir_decoder_module|Selector2~3_combout\ & (\ir_decoder_module|decoded~q\))) # (!\ir_decoder_module|success~q\ & ((\ir_decoder_module|Selector3~0_combout\) # 
-- ((\ir_decoder_module|Selector2~3_combout\ & \ir_decoder_module|decoded~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|success~q\,
	datab => \ir_decoder_module|Selector2~3_combout\,
	datac => \ir_decoder_module|decoded~q\,
	datad => \ir_decoder_module|Selector3~0_combout\,
	combout => \ir_decoder_module|Selector3~0_combout\);

-- Location: LCCOMB_X31_Y20_N18
\ir_decoder_module|success~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|success~0_combout\ = (\ir_decoder_module|success~q\) # ((!\ir_decoder_module|Selector2~3_combout\ & (\ir_decoder_module|Selector3~0_combout\ & !\ir_decoder_module|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector2~3_combout\,
	datab => \ir_decoder_module|Selector3~0_combout\,
	datac => \ir_decoder_module|success~q\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|success~0_combout\);

-- Location: FF_X31_Y20_N19
\ir_decoder_module|success\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|success~0_combout\,
	sclr => \ir_decoder_module|Selector0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|success~q\);

-- Location: LCCOMB_X33_Y20_N16
\ir_decoder_module|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector0~4_combout\ = (\ir_decoder_module|Selector0~7_combout\ & ((\i_IR~input_o\) # (\ir_decoder_module|started~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_IR~input_o\,
	datac => \ir_decoder_module|Selector0~7_combout\,
	datad => \ir_decoder_module|started~q\,
	combout => \ir_decoder_module|Selector0~4_combout\);

-- Location: LCCOMB_X31_Y20_N16
\ir_decoder_module|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector0~7_combout\ = (\ir_decoder_module|Selector0~6_combout\) # ((\ir_decoder_module|Selector0~4_combout\) # ((\ir_decoder_module|success~q\ & \ir_decoder_module|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector0~6_combout\,
	datab => \ir_decoder_module|success~q\,
	datac => \ir_decoder_module|Selector0~4_combout\,
	datad => \ir_decoder_module|Selector3~0_combout\,
	combout => \ir_decoder_module|Selector0~7_combout\);

-- Location: LCCOMB_X33_Y20_N26
\ir_decoder_module|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector1~0_combout\ = (!\i_IR~input_o\ & (\ir_decoder_module|Selector0~7_combout\ & !\ir_decoder_module|started~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_IR~input_o\,
	datac => \ir_decoder_module|Selector0~7_combout\,
	datad => \ir_decoder_module|started~q\,
	combout => \ir_decoder_module|Selector1~0_combout\);

-- Location: LCCOMB_X31_Y20_N2
\ir_decoder_module|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Selector1~1_combout\ = (\ir_decoder_module|Selector1~0_combout\) # ((\ir_decoder_module|Selector0~5_combout\ & !\ir_decoder_module|failed~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector1~0_combout\,
	datac => \ir_decoder_module|Selector0~5_combout\,
	datad => \ir_decoder_module|failed~q\,
	combout => \ir_decoder_module|Selector1~1_combout\);

-- Location: LCCOMB_X31_Y20_N0
\ir_decoder_module|cycleCounter[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[13]~48_combout\ = ((\i_IR~input_o\ & !\ir_decoder_module|Selector1~1_combout\)) # (!\ir_decoder_module|NB[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_IR~input_o\,
	datac => \ir_decoder_module|Selector1~1_combout\,
	datad => \ir_decoder_module|NB[3]~2_combout\,
	combout => \ir_decoder_module|cycleCounter[13]~48_combout\);

-- Location: FF_X30_Y21_N15
\ir_decoder_module|cycleCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[0]~18_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(0));

-- Location: LCCOMB_X30_Y21_N16
\ir_decoder_module|cycleCounter[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[1]~20_combout\ = (\ir_decoder_module|cycleCounter\(1) & (!\ir_decoder_module|cycleCounter[0]~19\)) # (!\ir_decoder_module|cycleCounter\(1) & ((\ir_decoder_module|cycleCounter[0]~19\) # (GND)))
-- \ir_decoder_module|cycleCounter[1]~21\ = CARRY((!\ir_decoder_module|cycleCounter[0]~19\) # (!\ir_decoder_module|cycleCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(1),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[0]~19\,
	combout => \ir_decoder_module|cycleCounter[1]~20_combout\,
	cout => \ir_decoder_module|cycleCounter[1]~21\);

-- Location: FF_X30_Y21_N17
\ir_decoder_module|cycleCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[1]~20_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(1));

-- Location: LCCOMB_X30_Y21_N18
\ir_decoder_module|cycleCounter[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[2]~22_combout\ = (\ir_decoder_module|cycleCounter\(2) & (\ir_decoder_module|cycleCounter[1]~21\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(2) & (!\ir_decoder_module|cycleCounter[1]~21\ & VCC))
-- \ir_decoder_module|cycleCounter[2]~23\ = CARRY((\ir_decoder_module|cycleCounter\(2) & !\ir_decoder_module|cycleCounter[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(2),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[1]~21\,
	combout => \ir_decoder_module|cycleCounter[2]~22_combout\,
	cout => \ir_decoder_module|cycleCounter[2]~23\);

-- Location: FF_X30_Y21_N19
\ir_decoder_module|cycleCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[2]~22_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(2));

-- Location: LCCOMB_X30_Y21_N20
\ir_decoder_module|cycleCounter[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[3]~24_combout\ = (\ir_decoder_module|cycleCounter\(3) & (!\ir_decoder_module|cycleCounter[2]~23\)) # (!\ir_decoder_module|cycleCounter\(3) & ((\ir_decoder_module|cycleCounter[2]~23\) # (GND)))
-- \ir_decoder_module|cycleCounter[3]~25\ = CARRY((!\ir_decoder_module|cycleCounter[2]~23\) # (!\ir_decoder_module|cycleCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(3),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[2]~23\,
	combout => \ir_decoder_module|cycleCounter[3]~24_combout\,
	cout => \ir_decoder_module|cycleCounter[3]~25\);

-- Location: FF_X30_Y21_N21
\ir_decoder_module|cycleCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[3]~24_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(3));

-- Location: LCCOMB_X30_Y21_N22
\ir_decoder_module|cycleCounter[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[4]~26_combout\ = (\ir_decoder_module|cycleCounter\(4) & (\ir_decoder_module|cycleCounter[3]~25\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(4) & (!\ir_decoder_module|cycleCounter[3]~25\ & VCC))
-- \ir_decoder_module|cycleCounter[4]~27\ = CARRY((\ir_decoder_module|cycleCounter\(4) & !\ir_decoder_module|cycleCounter[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(4),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[3]~25\,
	combout => \ir_decoder_module|cycleCounter[4]~26_combout\,
	cout => \ir_decoder_module|cycleCounter[4]~27\);

-- Location: FF_X30_Y21_N23
\ir_decoder_module|cycleCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[4]~26_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(4));

-- Location: LCCOMB_X30_Y21_N24
\ir_decoder_module|cycleCounter[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[5]~28_combout\ = (\ir_decoder_module|cycleCounter\(5) & (!\ir_decoder_module|cycleCounter[4]~27\)) # (!\ir_decoder_module|cycleCounter\(5) & ((\ir_decoder_module|cycleCounter[4]~27\) # (GND)))
-- \ir_decoder_module|cycleCounter[5]~29\ = CARRY((!\ir_decoder_module|cycleCounter[4]~27\) # (!\ir_decoder_module|cycleCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(5),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[4]~27\,
	combout => \ir_decoder_module|cycleCounter[5]~28_combout\,
	cout => \ir_decoder_module|cycleCounter[5]~29\);

-- Location: FF_X30_Y21_N25
\ir_decoder_module|cycleCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[5]~28_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(5));

-- Location: LCCOMB_X30_Y21_N26
\ir_decoder_module|cycleCounter[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[6]~30_combout\ = (\ir_decoder_module|cycleCounter\(6) & (\ir_decoder_module|cycleCounter[5]~29\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(6) & (!\ir_decoder_module|cycleCounter[5]~29\ & VCC))
-- \ir_decoder_module|cycleCounter[6]~31\ = CARRY((\ir_decoder_module|cycleCounter\(6) & !\ir_decoder_module|cycleCounter[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(6),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[5]~29\,
	combout => \ir_decoder_module|cycleCounter[6]~30_combout\,
	cout => \ir_decoder_module|cycleCounter[6]~31\);

-- Location: FF_X30_Y21_N27
\ir_decoder_module|cycleCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[6]~30_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(6));

-- Location: LCCOMB_X30_Y21_N28
\ir_decoder_module|cycleCounter[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[7]~32_combout\ = (\ir_decoder_module|cycleCounter\(7) & (!\ir_decoder_module|cycleCounter[6]~31\)) # (!\ir_decoder_module|cycleCounter\(7) & ((\ir_decoder_module|cycleCounter[6]~31\) # (GND)))
-- \ir_decoder_module|cycleCounter[7]~33\ = CARRY((!\ir_decoder_module|cycleCounter[6]~31\) # (!\ir_decoder_module|cycleCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(7),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[6]~31\,
	combout => \ir_decoder_module|cycleCounter[7]~32_combout\,
	cout => \ir_decoder_module|cycleCounter[7]~33\);

-- Location: FF_X30_Y21_N29
\ir_decoder_module|cycleCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[7]~32_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(7));

-- Location: LCCOMB_X30_Y21_N30
\ir_decoder_module|cycleCounter[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[8]~34_combout\ = (\ir_decoder_module|cycleCounter\(8) & (\ir_decoder_module|cycleCounter[7]~33\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(8) & (!\ir_decoder_module|cycleCounter[7]~33\ & VCC))
-- \ir_decoder_module|cycleCounter[8]~35\ = CARRY((\ir_decoder_module|cycleCounter\(8) & !\ir_decoder_module|cycleCounter[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(8),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[7]~33\,
	combout => \ir_decoder_module|cycleCounter[8]~34_combout\,
	cout => \ir_decoder_module|cycleCounter[8]~35\);

-- Location: FF_X30_Y21_N31
\ir_decoder_module|cycleCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[8]~34_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(8));

-- Location: LCCOMB_X30_Y20_N0
\ir_decoder_module|cycleCounter[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[9]~36_combout\ = (\ir_decoder_module|cycleCounter\(9) & (!\ir_decoder_module|cycleCounter[8]~35\)) # (!\ir_decoder_module|cycleCounter\(9) & ((\ir_decoder_module|cycleCounter[8]~35\) # (GND)))
-- \ir_decoder_module|cycleCounter[9]~37\ = CARRY((!\ir_decoder_module|cycleCounter[8]~35\) # (!\ir_decoder_module|cycleCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(9),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[8]~35\,
	combout => \ir_decoder_module|cycleCounter[9]~36_combout\,
	cout => \ir_decoder_module|cycleCounter[9]~37\);

-- Location: FF_X30_Y20_N1
\ir_decoder_module|cycleCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[9]~36_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(9));

-- Location: LCCOMB_X30_Y20_N2
\ir_decoder_module|cycleCounter[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[10]~38_combout\ = (\ir_decoder_module|cycleCounter\(10) & (\ir_decoder_module|cycleCounter[9]~37\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(10) & (!\ir_decoder_module|cycleCounter[9]~37\ & VCC))
-- \ir_decoder_module|cycleCounter[10]~39\ = CARRY((\ir_decoder_module|cycleCounter\(10) & !\ir_decoder_module|cycleCounter[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(10),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[9]~37\,
	combout => \ir_decoder_module|cycleCounter[10]~38_combout\,
	cout => \ir_decoder_module|cycleCounter[10]~39\);

-- Location: FF_X30_Y20_N3
\ir_decoder_module|cycleCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[10]~38_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(10));

-- Location: LCCOMB_X30_Y20_N4
\ir_decoder_module|cycleCounter[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[11]~40_combout\ = (\ir_decoder_module|cycleCounter\(11) & (!\ir_decoder_module|cycleCounter[10]~39\)) # (!\ir_decoder_module|cycleCounter\(11) & ((\ir_decoder_module|cycleCounter[10]~39\) # (GND)))
-- \ir_decoder_module|cycleCounter[11]~41\ = CARRY((!\ir_decoder_module|cycleCounter[10]~39\) # (!\ir_decoder_module|cycleCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(11),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[10]~39\,
	combout => \ir_decoder_module|cycleCounter[11]~40_combout\,
	cout => \ir_decoder_module|cycleCounter[11]~41\);

-- Location: FF_X30_Y20_N5
\ir_decoder_module|cycleCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[11]~40_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(11));

-- Location: LCCOMB_X30_Y20_N6
\ir_decoder_module|cycleCounter[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[12]~42_combout\ = (\ir_decoder_module|cycleCounter\(12) & (\ir_decoder_module|cycleCounter[11]~41\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(12) & (!\ir_decoder_module|cycleCounter[11]~41\ & VCC))
-- \ir_decoder_module|cycleCounter[12]~43\ = CARRY((\ir_decoder_module|cycleCounter\(12) & !\ir_decoder_module|cycleCounter[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(12),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[11]~41\,
	combout => \ir_decoder_module|cycleCounter[12]~42_combout\,
	cout => \ir_decoder_module|cycleCounter[12]~43\);

-- Location: FF_X30_Y20_N7
\ir_decoder_module|cycleCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[12]~42_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(12));

-- Location: LCCOMB_X30_Y20_N8
\ir_decoder_module|cycleCounter[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[13]~44_combout\ = (\ir_decoder_module|cycleCounter\(13) & (!\ir_decoder_module|cycleCounter[12]~43\)) # (!\ir_decoder_module|cycleCounter\(13) & ((\ir_decoder_module|cycleCounter[12]~43\) # (GND)))
-- \ir_decoder_module|cycleCounter[13]~45\ = CARRY((!\ir_decoder_module|cycleCounter[12]~43\) # (!\ir_decoder_module|cycleCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(13),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[12]~43\,
	combout => \ir_decoder_module|cycleCounter[13]~44_combout\,
	cout => \ir_decoder_module|cycleCounter[13]~45\);

-- Location: FF_X30_Y20_N9
\ir_decoder_module|cycleCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[13]~44_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(13));

-- Location: LCCOMB_X30_Y20_N10
\ir_decoder_module|cycleCounter[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[14]~46_combout\ = (\ir_decoder_module|cycleCounter\(14) & (\ir_decoder_module|cycleCounter[13]~45\ $ (GND))) # (!\ir_decoder_module|cycleCounter\(14) & (!\ir_decoder_module|cycleCounter[13]~45\ & VCC))
-- \ir_decoder_module|cycleCounter[14]~47\ = CARRY((\ir_decoder_module|cycleCounter\(14) & !\ir_decoder_module|cycleCounter[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(14),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[13]~45\,
	combout => \ir_decoder_module|cycleCounter[14]~46_combout\,
	cout => \ir_decoder_module|cycleCounter[14]~47\);

-- Location: FF_X30_Y20_N11
\ir_decoder_module|cycleCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[14]~46_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(14));

-- Location: LCCOMB_X30_Y20_N12
\ir_decoder_module|cycleCounter[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|cycleCounter[15]~51_combout\ = (\ir_decoder_module|cycleCounter\(15) & (!\ir_decoder_module|cycleCounter[14]~47\)) # (!\ir_decoder_module|cycleCounter\(15) & ((\ir_decoder_module|cycleCounter[14]~47\) # (GND)))
-- \ir_decoder_module|cycleCounter[15]~52\ = CARRY((!\ir_decoder_module|cycleCounter[14]~47\) # (!\ir_decoder_module|cycleCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(15),
	datad => VCC,
	cin => \ir_decoder_module|cycleCounter[14]~47\,
	combout => \ir_decoder_module|cycleCounter[15]~51_combout\,
	cout => \ir_decoder_module|cycleCounter[15]~52\);

-- Location: FF_X30_Y20_N13
\ir_decoder_module|cycleCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[15]~51_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(15));

-- Location: FF_X30_Y20_N15
\ir_decoder_module|cycleCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|cycleCounter[16]~53_combout\,
	sclr => \ir_decoder_module|cycleCounter[13]~48_combout\,
	ena => \ir_decoder_module|cycleCounter[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|cycleCounter\(16));

-- Location: LCCOMB_X33_Y20_N30
\ir_decoder_module|LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan4~7_combout\ = (\ir_decoder_module|cycleCounter\(16)) # (\ir_decoder_module|cycleCounter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir_decoder_module|cycleCounter\(16),
	datac => \ir_decoder_module|cycleCounter\(17),
	combout => \ir_decoder_module|LessThan4~7_combout\);

-- Location: LCCOMB_X30_Y21_N12
\ir_decoder_module|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan4~3_combout\ = (\ir_decoder_module|cycleCounter\(3)) # ((\ir_decoder_module|cycleCounter\(2)) # ((\ir_decoder_module|cycleCounter\(0)) # (\ir_decoder_module|cycleCounter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(3),
	datab => \ir_decoder_module|cycleCounter\(2),
	datac => \ir_decoder_module|cycleCounter\(0),
	datad => \ir_decoder_module|cycleCounter\(1),
	combout => \ir_decoder_module|LessThan4~3_combout\);

-- Location: LCCOMB_X30_Y21_N10
\ir_decoder_module|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan4~4_combout\ = (\ir_decoder_module|cycleCounter\(6) & ((\ir_decoder_module|cycleCounter\(5)) # ((\ir_decoder_module|cycleCounter\(4) & \ir_decoder_module|LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(6),
	datab => \ir_decoder_module|cycleCounter\(5),
	datac => \ir_decoder_module|cycleCounter\(4),
	datad => \ir_decoder_module|LessThan4~3_combout\,
	combout => \ir_decoder_module|LessThan4~4_combout\);

-- Location: LCCOMB_X30_Y21_N4
\ir_decoder_module|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan4~5_combout\ = (\ir_decoder_module|cycleCounter\(9) & (\ir_decoder_module|cycleCounter\(8) & ((\ir_decoder_module|LessThan4~4_combout\) # (\ir_decoder_module|cycleCounter\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~4_combout\,
	datab => \ir_decoder_module|cycleCounter\(9),
	datac => \ir_decoder_module|cycleCounter\(8),
	datad => \ir_decoder_module|cycleCounter\(7),
	combout => \ir_decoder_module|LessThan4~5_combout\);

-- Location: LCCOMB_X30_Y20_N20
\ir_decoder_module|LessThan4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan4~6_combout\ = (\ir_decoder_module|cycleCounter\(12)) # ((\ir_decoder_module|cycleCounter\(13)) # ((\ir_decoder_module|cycleCounter\(11)) # (\ir_decoder_module|cycleCounter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|cycleCounter\(12),
	datab => \ir_decoder_module|cycleCounter\(13),
	datac => \ir_decoder_module|cycleCounter\(11),
	datad => \ir_decoder_module|cycleCounter\(10),
	combout => \ir_decoder_module|LessThan4~6_combout\);

-- Location: LCCOMB_X30_Y20_N18
\ir_decoder_module|LessThan4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|LessThan4~8_combout\ = (\ir_decoder_module|cycleCounter\(14) & (\ir_decoder_module|cycleCounter\(15) & ((\ir_decoder_module|LessThan4~5_combout\) # (\ir_decoder_module|LessThan4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~5_combout\,
	datab => \ir_decoder_module|LessThan4~6_combout\,
	datac => \ir_decoder_module|cycleCounter\(14),
	datad => \ir_decoder_module|cycleCounter\(15),
	combout => \ir_decoder_module|LessThan4~8_combout\);

-- Location: LCCOMB_X29_Y20_N22
\ir_decoder_module|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~0_combout\ = (\ir_decoder_module|NB\(3) & (\ir_decoder_module|NB\(4) & (!\ir_decoder_module|Selector0~7_combout\ & !\ir_decoder_module|stored~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(3),
	datab => \ir_decoder_module|NB\(4),
	datac => \ir_decoder_module|Selector0~7_combout\,
	datad => \ir_decoder_module|stored~q\,
	combout => \ir_decoder_module|Decoder0~0_combout\);

-- Location: LCCOMB_X29_Y20_N28
\ir_decoder_module|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~1_combout\ = (\ir_decoder_module|LessThan2~0_combout\ & (\i_IR~input_o\ & (\ir_decoder_module|Decoder0~0_combout\ & \ir_decoder_module|decoded~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan2~0_combout\,
	datab => \i_IR~input_o\,
	datac => \ir_decoder_module|Decoder0~0_combout\,
	datad => \ir_decoder_module|decoded~2_combout\,
	combout => \ir_decoder_module|Decoder0~1_combout\);

-- Location: LCCOMB_X29_Y20_N2
\ir_decoder_module|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~2_combout\ = (!\ir_decoder_module|NB\(0) & (\ir_decoder_module|NB\(2) & (\ir_decoder_module|NB\(1) & \ir_decoder_module|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(1),
	datad => \ir_decoder_module|Decoder0~1_combout\,
	combout => \ir_decoder_module|Decoder0~2_combout\);

-- Location: LCCOMB_X29_Y20_N24
\ir_decoder_module|data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|data[1]~0_combout\ = (\ir_decoder_module|Decoder0~2_combout\ & ((\ir_decoder_module|LessThan4~7_combout\) # ((\ir_decoder_module|LessThan4~8_combout\)))) # (!\ir_decoder_module|Decoder0~2_combout\ & (((\ir_decoder_module|data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~7_combout\,
	datab => \ir_decoder_module|LessThan4~8_combout\,
	datac => \ir_decoder_module|data\(1),
	datad => \ir_decoder_module|Decoder0~2_combout\,
	combout => \ir_decoder_module|data[1]~0_combout\);

-- Location: FF_X29_Y20_N25
\ir_decoder_module|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|data\(1));

-- Location: LCCOMB_X32_Y20_N8
\ir_decoder_module|o_irFrame[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|o_irFrame[1]~0_combout\ = (!\ir_decoder_module|Selector0~7_combout\ & (!\ir_decoder_module|Selector2~3_combout\ & (\ir_decoder_module|Selector3~0_combout\ & !\ir_decoder_module|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|Selector0~7_combout\,
	datab => \ir_decoder_module|Selector2~3_combout\,
	datac => \ir_decoder_module|Selector3~0_combout\,
	datad => \ir_decoder_module|Selector1~1_combout\,
	combout => \ir_decoder_module|o_irFrame[1]~0_combout\);

-- Location: FF_X32_Y20_N17
\ir_decoder_module|o_irFrame[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \ir_decoder_module|data\(1),
	sload => VCC,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|o_irFrame\(1));

-- Location: LCCOMB_X29_Y20_N10
\ir_decoder_module|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~8_combout\ = (!\ir_decoder_module|NB\(0) & (\ir_decoder_module|NB\(2) & (!\ir_decoder_module|NB\(1) & \ir_decoder_module|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(1),
	datad => \ir_decoder_module|Decoder0~1_combout\,
	combout => \ir_decoder_module|Decoder0~8_combout\);

-- Location: LCCOMB_X29_Y20_N4
\ir_decoder_module|data[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|data[3]~6_combout\ = (\ir_decoder_module|Decoder0~8_combout\ & ((\ir_decoder_module|LessThan4~7_combout\) # ((\ir_decoder_module|LessThan4~8_combout\)))) # (!\ir_decoder_module|Decoder0~8_combout\ & (((\ir_decoder_module|data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~7_combout\,
	datab => \ir_decoder_module|LessThan4~8_combout\,
	datac => \ir_decoder_module|data\(3),
	datad => \ir_decoder_module|Decoder0~8_combout\,
	combout => \ir_decoder_module|data[3]~6_combout\);

-- Location: FF_X29_Y20_N5
\ir_decoder_module|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|data[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|data\(3));

-- Location: FF_X32_Y20_N21
\ir_decoder_module|o_irFrame[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \ir_decoder_module|data\(3),
	sload => VCC,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|o_irFrame\(3));

-- Location: LCCOMB_X29_Y20_N16
\ir_decoder_module|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~7_combout\ = (\ir_decoder_module|NB\(0) & (\ir_decoder_module|NB\(2) & (!\ir_decoder_module|NB\(1) & \ir_decoder_module|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(1),
	datad => \ir_decoder_module|Decoder0~1_combout\,
	combout => \ir_decoder_module|Decoder0~7_combout\);

-- Location: LCCOMB_X29_Y20_N14
\ir_decoder_module|data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|data[2]~5_combout\ = (\ir_decoder_module|Decoder0~7_combout\ & ((\ir_decoder_module|LessThan4~7_combout\) # ((\ir_decoder_module|LessThan4~8_combout\)))) # (!\ir_decoder_module|Decoder0~7_combout\ & (((\ir_decoder_module|data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~7_combout\,
	datab => \ir_decoder_module|LessThan4~8_combout\,
	datac => \ir_decoder_module|data\(2),
	datad => \ir_decoder_module|Decoder0~7_combout\,
	combout => \ir_decoder_module|data[2]~5_combout\);

-- Location: FF_X29_Y20_N15
\ir_decoder_module|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|data[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|data\(2));

-- Location: FF_X32_Y20_N11
\ir_decoder_module|o_irFrame[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \ir_decoder_module|data\(2),
	sload => VCC,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|o_irFrame\(2));

-- Location: LCCOMB_X32_Y20_N20
\controller_module|k[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[0]~18_combout\ = (!\ir_decoder_module|o_irFrame\(3) & \ir_decoder_module|o_irFrame\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_decoder_module|o_irFrame\(3),
	datad => \ir_decoder_module|o_irFrame\(2),
	combout => \controller_module|k[0]~18_combout\);

-- Location: LCCOMB_X29_Y20_N20
\ir_decoder_module|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~5_combout\ = (\ir_decoder_module|NB\(0) & (!\ir_decoder_module|NB\(2) & (!\ir_decoder_module|NB\(1) & \ir_decoder_module|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(1),
	datad => \ir_decoder_module|Decoder0~1_combout\,
	combout => \ir_decoder_module|Decoder0~5_combout\);

-- Location: LCCOMB_X29_Y20_N26
\ir_decoder_module|data[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|data[6]~3_combout\ = (\ir_decoder_module|Decoder0~5_combout\ & ((\ir_decoder_module|LessThan4~7_combout\) # ((\ir_decoder_module|LessThan4~8_combout\)))) # (!\ir_decoder_module|Decoder0~5_combout\ & (((\ir_decoder_module|data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~7_combout\,
	datab => \ir_decoder_module|LessThan4~8_combout\,
	datac => \ir_decoder_module|data\(6),
	datad => \ir_decoder_module|Decoder0~5_combout\,
	combout => \ir_decoder_module|data[6]~3_combout\);

-- Location: FF_X29_Y20_N27
\ir_decoder_module|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|data[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|data\(6));

-- Location: LCCOMB_X32_Y20_N22
\ir_decoder_module|o_irFrame[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|o_irFrame[6]~feeder_combout\ = \ir_decoder_module|data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_decoder_module|data\(6),
	combout => \ir_decoder_module|o_irFrame[6]~feeder_combout\);

-- Location: FF_X32_Y20_N23
\ir_decoder_module|o_irFrame[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|o_irFrame[6]~feeder_combout\,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|o_irFrame\(6));

-- Location: LCCOMB_X29_Y20_N18
\ir_decoder_module|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~6_combout\ = (!\ir_decoder_module|NB\(0) & (!\ir_decoder_module|NB\(2) & (!\ir_decoder_module|NB\(1) & \ir_decoder_module|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(1),
	datad => \ir_decoder_module|Decoder0~1_combout\,
	combout => \ir_decoder_module|Decoder0~6_combout\);

-- Location: LCCOMB_X29_Y20_N8
\ir_decoder_module|data[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|data[7]~4_combout\ = (\ir_decoder_module|Decoder0~6_combout\ & ((\ir_decoder_module|LessThan4~7_combout\) # ((\ir_decoder_module|LessThan4~8_combout\)))) # (!\ir_decoder_module|Decoder0~6_combout\ & (((\ir_decoder_module|data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~7_combout\,
	datab => \ir_decoder_module|LessThan4~8_combout\,
	datac => \ir_decoder_module|data\(7),
	datad => \ir_decoder_module|Decoder0~6_combout\,
	combout => \ir_decoder_module|data[7]~4_combout\);

-- Location: FF_X29_Y20_N9
\ir_decoder_module|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|data[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|data\(7));

-- Location: FF_X32_Y20_N25
\ir_decoder_module|o_irFrame[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \ir_decoder_module|data\(7),
	sload => VCC,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|o_irFrame\(7));

-- Location: LCCOMB_X32_Y20_N26
\ir_decoder_module|changestate~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|changestate~0_combout\ = !\ir_decoder_module|changestate~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_decoder_module|changestate~q\,
	combout => \ir_decoder_module|changestate~0_combout\);

-- Location: FF_X32_Y20_N27
\ir_decoder_module|changestate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|changestate~0_combout\,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|changestate~q\);

-- Location: FF_X32_Y20_N13
\controller_module|ir_prevstate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \ir_decoder_module|changestate~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|ir_prevstate~q\);

-- Location: LCCOMB_X29_Y20_N6
\ir_decoder_module|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~4_combout\ = (\ir_decoder_module|NB\(0) & (!\ir_decoder_module|NB\(2) & (\ir_decoder_module|NB\(1) & \ir_decoder_module|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(1),
	datad => \ir_decoder_module|Decoder0~1_combout\,
	combout => \ir_decoder_module|Decoder0~4_combout\);

-- Location: LCCOMB_X29_Y20_N0
\ir_decoder_module|data[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|data[4]~2_combout\ = (\ir_decoder_module|Decoder0~4_combout\ & ((\ir_decoder_module|LessThan4~7_combout\) # ((\ir_decoder_module|LessThan4~8_combout\)))) # (!\ir_decoder_module|Decoder0~4_combout\ & (((\ir_decoder_module|data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~7_combout\,
	datab => \ir_decoder_module|LessThan4~8_combout\,
	datac => \ir_decoder_module|data\(4),
	datad => \ir_decoder_module|Decoder0~4_combout\,
	combout => \ir_decoder_module|data[4]~2_combout\);

-- Location: FF_X29_Y20_N1
\ir_decoder_module|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|data[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|data\(4));

-- Location: FF_X32_Y20_N29
\ir_decoder_module|o_irFrame[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \ir_decoder_module|data\(4),
	sload => VCC,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|o_irFrame\(4));

-- Location: LCCOMB_X29_Y20_N12
\ir_decoder_module|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|Decoder0~3_combout\ = (!\ir_decoder_module|NB\(0) & (!\ir_decoder_module|NB\(2) & (\ir_decoder_module|NB\(1) & \ir_decoder_module|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|NB\(0),
	datab => \ir_decoder_module|NB\(2),
	datac => \ir_decoder_module|NB\(1),
	datad => \ir_decoder_module|Decoder0~1_combout\,
	combout => \ir_decoder_module|Decoder0~3_combout\);

-- Location: LCCOMB_X29_Y20_N30
\ir_decoder_module|data[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|data[5]~1_combout\ = (\ir_decoder_module|Decoder0~3_combout\ & ((\ir_decoder_module|LessThan4~7_combout\) # ((\ir_decoder_module|LessThan4~8_combout\)))) # (!\ir_decoder_module|Decoder0~3_combout\ & (((\ir_decoder_module|data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|LessThan4~7_combout\,
	datab => \ir_decoder_module|LessThan4~8_combout\,
	datac => \ir_decoder_module|data\(5),
	datad => \ir_decoder_module|Decoder0~3_combout\,
	combout => \ir_decoder_module|data[5]~1_combout\);

-- Location: FF_X29_Y20_N31
\ir_decoder_module|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|data\(5));

-- Location: LCCOMB_X32_Y20_N30
\ir_decoder_module|o_irFrame[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_decoder_module|o_irFrame[5]~feeder_combout\ = \ir_decoder_module|data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_decoder_module|data\(5),
	combout => \ir_decoder_module|o_irFrame[5]~feeder_combout\);

-- Location: FF_X32_Y20_N31
\ir_decoder_module|o_irFrame[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \ir_decoder_module|o_irFrame[5]~feeder_combout\,
	ena => \ir_decoder_module|o_irFrame[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_decoder_module|o_irFrame\(5));

-- Location: LCCOMB_X32_Y20_N28
\controller_module|k[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[0]~16_combout\ = (!\ir_decoder_module|o_irFrame\(4) & (\ir_decoder_module|o_irFrame\(5) & (\ir_decoder_module|changestate~q\ $ (\controller_module|ir_prevstate~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|changestate~q\,
	datab => \controller_module|ir_prevstate~q\,
	datac => \ir_decoder_module|o_irFrame\(4),
	datad => \ir_decoder_module|o_irFrame\(5),
	combout => \controller_module|k[0]~16_combout\);

-- Location: LCCOMB_X32_Y20_N24
\controller_module|k[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[0]~17_combout\ = (!\ir_decoder_module|o_irFrame\(6) & (!\ir_decoder_module|o_irFrame\(7) & \controller_module|k[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_decoder_module|o_irFrame\(6),
	datac => \ir_decoder_module|o_irFrame\(7),
	datad => \controller_module|k[0]~16_combout\,
	combout => \controller_module|k[0]~17_combout\);

-- Location: LCCOMB_X18_Y13_N24
\controller_module|k[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[3]~12_combout\ = (\controller_module|k\(3) & (!\controller_module|k[2]~11\)) # (!\controller_module|k\(3) & ((\controller_module|k[2]~11\) # (GND)))
-- \controller_module|k[3]~13\ = CARRY((!\controller_module|k[2]~11\) # (!\controller_module|k\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \controller_module|k\(3),
	datad => VCC,
	cin => \controller_module|k[2]~11\,
	combout => \controller_module|k[3]~12_combout\,
	cout => \controller_module|k[3]~13\);

-- Location: LCCOMB_X18_Y13_N26
\controller_module|k[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[4]~14_combout\ = (\controller_module|k\(4) & (\controller_module|k[3]~13\ $ (GND))) # (!\controller_module|k\(4) & (!\controller_module|k[3]~13\ & VCC))
-- \controller_module|k[4]~15\ = CARRY((\controller_module|k\(4) & !\controller_module|k[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datad => VCC,
	cin => \controller_module|k[3]~13\,
	combout => \controller_module|k[4]~14_combout\,
	cout => \controller_module|k[4]~15\);

-- Location: LCCOMB_X18_Y13_N4
\controller_module|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Add1~2_combout\ = (\controller_module|k\(1) & (\controller_module|Add1~1\ & VCC)) # (!\controller_module|k\(1) & (!\controller_module|Add1~1\))
-- \controller_module|Add1~3\ = CARRY((!\controller_module|k\(1) & !\controller_module|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \controller_module|k\(1),
	datad => VCC,
	cin => \controller_module|Add1~1\,
	combout => \controller_module|Add1~2_combout\,
	cout => \controller_module|Add1~3\);

-- Location: LCCOMB_X18_Y13_N6
\controller_module|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Add1~4_combout\ = (\controller_module|k\(2) & ((GND) # (!\controller_module|Add1~3\))) # (!\controller_module|k\(2) & (\controller_module|Add1~3\ $ (GND)))
-- \controller_module|Add1~5\ = CARRY((\controller_module|k\(2)) # (!\controller_module|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datad => VCC,
	cin => \controller_module|Add1~3\,
	combout => \controller_module|Add1~4_combout\,
	cout => \controller_module|Add1~5\);

-- Location: LCCOMB_X18_Y13_N8
\controller_module|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Add1~6_combout\ = (\controller_module|k\(3) & (\controller_module|Add1~5\ & VCC)) # (!\controller_module|k\(3) & (!\controller_module|Add1~5\))
-- \controller_module|Add1~7\ = CARRY((!\controller_module|k\(3) & !\controller_module|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \controller_module|k\(3),
	datad => VCC,
	cin => \controller_module|Add1~5\,
	combout => \controller_module|Add1~6_combout\,
	cout => \controller_module|Add1~7\);

-- Location: LCCOMB_X18_Y13_N10
\controller_module|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Add1~8_combout\ = (\controller_module|k\(4) & ((GND) # (!\controller_module|Add1~7\))) # (!\controller_module|k\(4) & (\controller_module|Add1~7\ $ (GND)))
-- \controller_module|Add1~9\ = CARRY((\controller_module|k\(4)) # (!\controller_module|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datad => VCC,
	cin => \controller_module|Add1~7\,
	combout => \controller_module|Add1~8_combout\,
	cout => \controller_module|Add1~9\);

-- Location: FF_X18_Y13_N27
\controller_module|k[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \controller_module|k[4]~14_combout\,
	asdata => \controller_module|Add1~8_combout\,
	sload => \ir_decoder_module|o_irFrame\(1),
	ena => \controller_module|k[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|k\(4));

-- Location: LCCOMB_X18_Y13_N28
\controller_module|k[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[5]~20_combout\ = \controller_module|k[4]~15\ $ (\controller_module|k\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \controller_module|k\(5),
	cin => \controller_module|k[4]~15\,
	combout => \controller_module|k[5]~20_combout\);

-- Location: LCCOMB_X18_Y13_N12
\controller_module|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Add1~10_combout\ = (\controller_module|k\(5) & (\controller_module|Add1~9\ & VCC)) # (!\controller_module|k\(5) & (!\controller_module|Add1~9\))
-- \controller_module|Add1~11\ = CARRY((!\controller_module|k\(5) & !\controller_module|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \controller_module|k\(5),
	datad => VCC,
	cin => \controller_module|Add1~9\,
	combout => \controller_module|Add1~10_combout\,
	cout => \controller_module|Add1~11\);

-- Location: FF_X18_Y13_N29
\controller_module|k[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \controller_module|k[5]~20_combout\,
	asdata => \controller_module|Add1~10_combout\,
	sload => \ir_decoder_module|o_irFrame\(1),
	ena => \controller_module|k[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|k\(5));

-- Location: LCCOMB_X18_Y13_N14
\controller_module|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Add1~12_combout\ = \controller_module|Add1~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \controller_module|Add1~11\,
	combout => \controller_module|Add1~12_combout\);

-- Location: LCCOMB_X18_Y13_N30
\controller_module|k[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[0]~19_combout\ = (\controller_module|k[0]~18_combout\ & (\controller_module|k[0]~17_combout\ & ((!\ir_decoder_module|o_irFrame\(1)) # (!\controller_module|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k[0]~18_combout\,
	datab => \controller_module|k[0]~17_combout\,
	datac => \controller_module|Add1~12_combout\,
	datad => \ir_decoder_module|o_irFrame\(1),
	combout => \controller_module|k[0]~19_combout\);

-- Location: FF_X18_Y13_N19
\controller_module|k[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \controller_module|k[0]~6_combout\,
	asdata => \controller_module|Add1~0_combout\,
	sload => \ir_decoder_module|o_irFrame\(1),
	ena => \controller_module|k[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|k\(0));

-- Location: LCCOMB_X18_Y13_N20
\controller_module|k[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[1]~8_combout\ = (\controller_module|k\(1) & (!\controller_module|k[0]~7\)) # (!\controller_module|k\(1) & ((\controller_module|k[0]~7\) # (GND)))
-- \controller_module|k[1]~9\ = CARRY((!\controller_module|k[0]~7\) # (!\controller_module|k\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \controller_module|k\(1),
	datad => VCC,
	cin => \controller_module|k[0]~7\,
	combout => \controller_module|k[1]~8_combout\,
	cout => \controller_module|k[1]~9\);

-- Location: FF_X18_Y13_N21
\controller_module|k[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \controller_module|k[1]~8_combout\,
	asdata => \controller_module|Add1~2_combout\,
	sload => \ir_decoder_module|o_irFrame\(1),
	ena => \controller_module|k[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|k\(1));

-- Location: LCCOMB_X18_Y13_N22
\controller_module|k[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|k[2]~10_combout\ = (\controller_module|k\(2) & (\controller_module|k[1]~9\ $ (GND))) # (!\controller_module|k\(2) & (!\controller_module|k[1]~9\ & VCC))
-- \controller_module|k[2]~11\ = CARRY((\controller_module|k\(2) & !\controller_module|k[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datad => VCC,
	cin => \controller_module|k[1]~9\,
	combout => \controller_module|k[2]~10_combout\,
	cout => \controller_module|k[2]~11\);

-- Location: FF_X18_Y13_N23
\controller_module|k[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \controller_module|k[2]~10_combout\,
	asdata => \controller_module|Add1~4_combout\,
	sload => \ir_decoder_module|o_irFrame\(1),
	ena => \controller_module|k[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|k\(2));

-- Location: FF_X18_Y13_N25
\controller_module|k[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \controller_module|k[3]~12_combout\,
	asdata => \controller_module|Add1~6_combout\,
	sload => \ir_decoder_module|o_irFrame\(1),
	ena => \controller_module|k[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|k\(3));

-- Location: LCCOMB_X22_Y17_N0
\uart_module|u_RX|r_PRESCALER[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[0]~9_combout\ = \uart_module|u_RX|r_PRESCALER\(0) $ (VCC)
-- \uart_module|u_RX|r_PRESCALER[0]~10\ = CARRY(\uart_module|u_RX|r_PRESCALER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(0),
	datad => VCC,
	combout => \uart_module|u_RX|r_PRESCALER[0]~9_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[0]~10\);

-- Location: LCCOMB_X22_Y17_N20
\uart_module|u_RX|r_PRESCALER[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~15_combout\ = (!\uart_module|u_RX|r_PRESCALER\(0) & (!\uart_module|u_RX|r_PRESCALER\(1) & (!\uart_module|u_RX|r_PRESCALER\(3) & !\uart_module|u_RX|r_PRESCALER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(0),
	datab => \uart_module|u_RX|r_PRESCALER\(1),
	datac => \uart_module|u_RX|r_PRESCALER\(3),
	datad => \uart_module|u_RX|r_PRESCALER\(2),
	combout => \uart_module|u_RX|r_PRESCALER[7]~15_combout\);

-- Location: LCCOMB_X22_Y17_N26
\uart_module|u_RX|r_PRESCALER[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~16_combout\ = (!\uart_module|u_RX|r_PRESCALER\(6) & (((\uart_module|u_RX|r_PRESCALER[7]~15_combout\) # (!\uart_module|u_RX|r_PRESCALER\(5))) # (!\uart_module|u_RX|r_PRESCALER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(4),
	datab => \uart_module|u_RX|r_PRESCALER\(6),
	datac => \uart_module|u_RX|r_PRESCALER\(5),
	datad => \uart_module|u_RX|r_PRESCALER[7]~15_combout\,
	combout => \uart_module|u_RX|r_PRESCALER[7]~16_combout\);

-- Location: LCCOMB_X22_Y17_N24
\uart_module|u_RX|r_PRESCALER[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~17_combout\ = ((\uart_module|u_RX|r_PRESCALER\(7) & (\uart_module|u_RX|r_PRESCALER\(8) & !\uart_module|u_RX|r_PRESCALER[7]~16_combout\))) # (!\uart_module|u_RX|s_RECIEVING_FLAG~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(7),
	datab => \uart_module|u_RX|r_PRESCALER\(8),
	datac => \uart_module|u_RX|r_PRESCALER[7]~16_combout\,
	datad => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	combout => \uart_module|u_RX|r_PRESCALER[7]~17_combout\);

-- Location: IOIBUF_X28_Y24_N22
\i_Rx~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_Rx,
	o => \i_Rx~input_o\);

-- Location: LCCOMB_X22_Y17_N30
\uart_module|u_RX|r_PRESCALER~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER~18_combout\ = (\uart_module|u_RX|s_RECIEVING_FLAG~q\) # (!\i_Rx~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_Rx~input_o\,
	datad => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	combout => \uart_module|u_RX|r_PRESCALER~18_combout\);

-- Location: FF_X22_Y17_N1
\uart_module|u_RX|r_PRESCALER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[0]~9_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(0));

-- Location: LCCOMB_X22_Y17_N2
\uart_module|u_RX|r_PRESCALER[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[1]~11_combout\ = (\uart_module|u_RX|r_PRESCALER\(1) & (!\uart_module|u_RX|r_PRESCALER[0]~10\)) # (!\uart_module|u_RX|r_PRESCALER\(1) & ((\uart_module|u_RX|r_PRESCALER[0]~10\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[1]~12\ = CARRY((!\uart_module|u_RX|r_PRESCALER[0]~10\) # (!\uart_module|u_RX|r_PRESCALER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(1),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[0]~10\,
	combout => \uart_module|u_RX|r_PRESCALER[1]~11_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[1]~12\);

-- Location: FF_X22_Y17_N3
\uart_module|u_RX|r_PRESCALER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[1]~11_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(1));

-- Location: LCCOMB_X22_Y17_N4
\uart_module|u_RX|r_PRESCALER[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[2]~13_combout\ = (\uart_module|u_RX|r_PRESCALER\(2) & (\uart_module|u_RX|r_PRESCALER[1]~12\ $ (GND))) # (!\uart_module|u_RX|r_PRESCALER\(2) & (!\uart_module|u_RX|r_PRESCALER[1]~12\ & VCC))
-- \uart_module|u_RX|r_PRESCALER[2]~14\ = CARRY((\uart_module|u_RX|r_PRESCALER\(2) & !\uart_module|u_RX|r_PRESCALER[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(2),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[1]~12\,
	combout => \uart_module|u_RX|r_PRESCALER[2]~13_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[2]~14\);

-- Location: FF_X22_Y17_N5
\uart_module|u_RX|r_PRESCALER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[2]~13_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(2));

-- Location: LCCOMB_X22_Y17_N6
\uart_module|u_RX|r_PRESCALER[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[3]~19_combout\ = (\uart_module|u_RX|r_PRESCALER\(3) & (!\uart_module|u_RX|r_PRESCALER[2]~14\)) # (!\uart_module|u_RX|r_PRESCALER\(3) & ((\uart_module|u_RX|r_PRESCALER[2]~14\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[3]~20\ = CARRY((!\uart_module|u_RX|r_PRESCALER[2]~14\) # (!\uart_module|u_RX|r_PRESCALER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(3),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[2]~14\,
	combout => \uart_module|u_RX|r_PRESCALER[3]~19_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[3]~20\);

-- Location: FF_X22_Y17_N7
\uart_module|u_RX|r_PRESCALER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[3]~19_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(3));

-- Location: LCCOMB_X22_Y17_N8
\uart_module|u_RX|r_PRESCALER[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[4]~21_combout\ = (\uart_module|u_RX|r_PRESCALER\(4) & (\uart_module|u_RX|r_PRESCALER[3]~20\ $ (GND))) # (!\uart_module|u_RX|r_PRESCALER\(4) & (!\uart_module|u_RX|r_PRESCALER[3]~20\ & VCC))
-- \uart_module|u_RX|r_PRESCALER[4]~22\ = CARRY((\uart_module|u_RX|r_PRESCALER\(4) & !\uart_module|u_RX|r_PRESCALER[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(4),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[3]~20\,
	combout => \uart_module|u_RX|r_PRESCALER[4]~21_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[4]~22\);

-- Location: FF_X22_Y17_N9
\uart_module|u_RX|r_PRESCALER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[4]~21_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(4));

-- Location: LCCOMB_X22_Y17_N10
\uart_module|u_RX|r_PRESCALER[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[5]~23_combout\ = (\uart_module|u_RX|r_PRESCALER\(5) & (!\uart_module|u_RX|r_PRESCALER[4]~22\)) # (!\uart_module|u_RX|r_PRESCALER\(5) & ((\uart_module|u_RX|r_PRESCALER[4]~22\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[5]~24\ = CARRY((!\uart_module|u_RX|r_PRESCALER[4]~22\) # (!\uart_module|u_RX|r_PRESCALER\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(5),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[4]~22\,
	combout => \uart_module|u_RX|r_PRESCALER[5]~23_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[5]~24\);

-- Location: FF_X22_Y17_N11
\uart_module|u_RX|r_PRESCALER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[5]~23_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(5));

-- Location: LCCOMB_X22_Y17_N12
\uart_module|u_RX|r_PRESCALER[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[6]~25_combout\ = (\uart_module|u_RX|r_PRESCALER\(6) & (\uart_module|u_RX|r_PRESCALER[5]~24\ $ (GND))) # (!\uart_module|u_RX|r_PRESCALER\(6) & (!\uart_module|u_RX|r_PRESCALER[5]~24\ & VCC))
-- \uart_module|u_RX|r_PRESCALER[6]~26\ = CARRY((\uart_module|u_RX|r_PRESCALER\(6) & !\uart_module|u_RX|r_PRESCALER[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(6),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[5]~24\,
	combout => \uart_module|u_RX|r_PRESCALER[6]~25_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[6]~26\);

-- Location: FF_X22_Y17_N13
\uart_module|u_RX|r_PRESCALER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[6]~25_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(6));

-- Location: LCCOMB_X22_Y17_N14
\uart_module|u_RX|r_PRESCALER[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~27_combout\ = (\uart_module|u_RX|r_PRESCALER\(7) & (!\uart_module|u_RX|r_PRESCALER[6]~26\)) # (!\uart_module|u_RX|r_PRESCALER\(7) & ((\uart_module|u_RX|r_PRESCALER[6]~26\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[7]~28\ = CARRY((!\uart_module|u_RX|r_PRESCALER[6]~26\) # (!\uart_module|u_RX|r_PRESCALER\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(7),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[6]~26\,
	combout => \uart_module|u_RX|r_PRESCALER[7]~27_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[7]~28\);

-- Location: FF_X22_Y17_N15
\uart_module|u_RX|r_PRESCALER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[7]~27_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(7));

-- Location: LCCOMB_X22_Y17_N16
\uart_module|u_RX|r_PRESCALER[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[8]~29_combout\ = \uart_module|u_RX|r_PRESCALER[7]~28\ $ (!\uart_module|u_RX|r_PRESCALER\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_PRESCALER\(8),
	cin => \uart_module|u_RX|r_PRESCALER[7]~28\,
	combout => \uart_module|u_RX|r_PRESCALER[8]~29_combout\);

-- Location: FF_X22_Y17_N17
\uart_module|u_RX|r_PRESCALER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[8]~29_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~17_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(8));

-- Location: LCCOMB_X22_Y17_N28
\uart_module|u_RX|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal0~0_combout\ = (\uart_module|u_RX|r_PRESCALER\(3) & (!\uart_module|u_RX|r_PRESCALER\(1) & (\uart_module|u_RX|r_PRESCALER\(2) & !\uart_module|u_RX|r_PRESCALER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(3),
	datab => \uart_module|u_RX|r_PRESCALER\(1),
	datac => \uart_module|u_RX|r_PRESCALER\(2),
	datad => \uart_module|u_RX|r_PRESCALER\(0),
	combout => \uart_module|u_RX|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y17_N22
\uart_module|u_RX|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal0~1_combout\ = (\uart_module|u_RX|r_PRESCALER\(6) & (\uart_module|u_RX|r_PRESCALER\(4) & (\uart_module|u_RX|r_PRESCALER\(7) & !\uart_module|u_RX|r_PRESCALER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(6),
	datab => \uart_module|u_RX|r_PRESCALER\(4),
	datac => \uart_module|u_RX|r_PRESCALER\(7),
	datad => \uart_module|u_RX|r_PRESCALER\(5),
	combout => \uart_module|u_RX|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y19_N28
\uart_module|u_RX|r_INDEX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX~0_combout\ = (!\uart_module|u_RX|r_PRESCALER\(8) & (\uart_module|u_RX|s_RECIEVING_FLAG~q\ & (\uart_module|u_RX|Equal0~0_combout\ & \uart_module|u_RX|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(8),
	datab => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	datac => \uart_module|u_RX|Equal0~0_combout\,
	datad => \uart_module|u_RX|Equal0~1_combout\,
	combout => \uart_module|u_RX|r_INDEX~0_combout\);

-- Location: LCCOMB_X23_Y19_N26
\uart_module|u_RX|r_INDEX~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX~1_combout\ = (\uart_module|u_RX|LessThan1~0_combout\ & \uart_module|u_RX|r_INDEX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|LessThan1~0_combout\,
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|r_INDEX~1_combout\);

-- Location: LCCOMB_X22_Y19_N16
\uart_module|u_RX|r_INDEX[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[0]~2_combout\ = (\uart_module|u_RX|r_INDEX\(0) & (!\uart_module|u_RX|r_INDEX~1_combout\ & ((\i_Rx~input_o\) # (\uart_module|u_RX|s_RECIEVING_FLAG~q\)))) # (!\uart_module|u_RX|r_INDEX\(0) & 
-- (((\uart_module|u_RX|r_INDEX~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_Rx~input_o\,
	datab => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	datac => \uart_module|u_RX|r_INDEX\(0),
	datad => \uart_module|u_RX|r_INDEX~1_combout\,
	combout => \uart_module|u_RX|r_INDEX[0]~2_combout\);

-- Location: FF_X22_Y19_N17
\uart_module|u_RX|r_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(0));

-- Location: LCCOMB_X22_Y19_N18
\uart_module|u_RX|r_INDEX[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[1]~4_combout\ = (\uart_module|u_RX|r_INDEX\(1) & ((\uart_module|u_RX|r_INDEX[1]~3_combout\) # ((!\uart_module|u_RX|r_INDEX\(0) & \uart_module|u_RX|r_INDEX~1_combout\)))) # (!\uart_module|u_RX|r_INDEX\(1) & 
-- (((\uart_module|u_RX|r_INDEX\(0) & \uart_module|u_RX|r_INDEX~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX[1]~3_combout\,
	datab => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|r_INDEX\(1),
	datad => \uart_module|u_RX|r_INDEX~1_combout\,
	combout => \uart_module|u_RX|r_INDEX[1]~4_combout\);

-- Location: FF_X22_Y19_N19
\uart_module|u_RX|r_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(1));

-- Location: LCCOMB_X22_Y19_N0
\uart_module|u_RX|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add1~0_combout\ = \uart_module|u_RX|r_INDEX\(2) $ (((\uart_module|u_RX|r_INDEX\(1) & \uart_module|u_RX|r_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(1),
	datad => \uart_module|u_RX|r_INDEX\(0),
	combout => \uart_module|u_RX|Add1~0_combout\);

-- Location: LCCOMB_X22_Y19_N20
\uart_module|u_RX|r_INDEX[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[2]~5_combout\ = (\uart_module|u_RX|r_INDEX[1]~3_combout\ & ((\uart_module|u_RX|r_INDEX\(2)) # ((\uart_module|u_RX|Add1~0_combout\ & \uart_module|u_RX|r_INDEX~1_combout\)))) # (!\uart_module|u_RX|r_INDEX[1]~3_combout\ & 
-- (\uart_module|u_RX|Add1~0_combout\ & ((\uart_module|u_RX|r_INDEX~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX[1]~3_combout\,
	datab => \uart_module|u_RX|Add1~0_combout\,
	datac => \uart_module|u_RX|r_INDEX\(2),
	datad => \uart_module|u_RX|r_INDEX~1_combout\,
	combout => \uart_module|u_RX|r_INDEX[2]~5_combout\);

-- Location: FF_X22_Y19_N21
\uart_module|u_RX|r_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(2));

-- Location: LCCOMB_X22_Y19_N24
\uart_module|u_RX|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan1~0_combout\ = ((!\uart_module|u_RX|r_INDEX\(1) & (!\uart_module|u_RX|r_INDEX\(2) & !\uart_module|u_RX|r_INDEX\(0)))) # (!\uart_module|u_RX|r_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|r_INDEX\(0),
	combout => \uart_module|u_RX|LessThan1~0_combout\);

-- Location: LCCOMB_X22_Y19_N4
\uart_module|u_RX|s_RECIEVING_FLAG~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|s_RECIEVING_FLAG~0_combout\ = (\uart_module|u_RX|r_PRESCALER\(8)) # ((\uart_module|u_RX|LessThan1~0_combout\) # ((!\uart_module|u_RX|Equal0~1_combout\) # (!\uart_module|u_RX|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(8),
	datab => \uart_module|u_RX|LessThan1~0_combout\,
	datac => \uart_module|u_RX|Equal0~0_combout\,
	datad => \uart_module|u_RX|Equal0~1_combout\,
	combout => \uart_module|u_RX|s_RECIEVING_FLAG~0_combout\);

-- Location: LCCOMB_X22_Y19_N8
\uart_module|u_RX|s_RECIEVING_FLAG~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|s_RECIEVING_FLAG~feeder_combout\ = \uart_module|u_RX|s_RECIEVING_FLAG~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|s_RECIEVING_FLAG~0_combout\,
	combout => \uart_module|u_RX|s_RECIEVING_FLAG~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N0
\i_Rx~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_Rx~_wirecell_combout\ = !\i_Rx~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_Rx~input_o\,
	combout => \i_Rx~_wirecell_combout\);

-- Location: FF_X22_Y19_N9
\uart_module|u_RX|s_RECIEVING_FLAG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|s_RECIEVING_FLAG~feeder_combout\,
	asdata => \i_Rx~_wirecell_combout\,
	sload => \uart_module|u_RX|ALT_INV_s_RECIEVING_FLAG~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|s_RECIEVING_FLAG~q\);

-- Location: LCCOMB_X22_Y19_N22
\uart_module|u_RX|r_INDEX[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[1]~3_combout\ = (\uart_module|u_RX|s_RECIEVING_FLAG~q\ & (((!\uart_module|u_RX|r_INDEX~0_combout\)) # (!\uart_module|u_RX|LessThan1~0_combout\))) # (!\uart_module|u_RX|s_RECIEVING_FLAG~q\ & (\i_Rx~input_o\ & 
-- ((!\uart_module|u_RX|r_INDEX~0_combout\) # (!\uart_module|u_RX|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	datab => \uart_module|u_RX|LessThan1~0_combout\,
	datac => \i_Rx~input_o\,
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|r_INDEX[1]~3_combout\);

-- Location: LCCOMB_X22_Y19_N14
\uart_module|u_RX|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add1~1_combout\ = \uart_module|u_RX|r_INDEX\(3) $ (((\uart_module|u_RX|r_INDEX\(1) & (\uart_module|u_RX|r_INDEX\(2) & \uart_module|u_RX|r_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|r_INDEX\(0),
	combout => \uart_module|u_RX|Add1~1_combout\);

-- Location: LCCOMB_X22_Y19_N30
\uart_module|u_RX|r_INDEX[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[3]~6_combout\ = (\uart_module|u_RX|r_INDEX[1]~3_combout\ & ((\uart_module|u_RX|r_INDEX\(3)) # ((\uart_module|u_RX|Add1~1_combout\ & \uart_module|u_RX|r_INDEX~1_combout\)))) # (!\uart_module|u_RX|r_INDEX[1]~3_combout\ & 
-- (\uart_module|u_RX|Add1~1_combout\ & ((\uart_module|u_RX|r_INDEX~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX[1]~3_combout\,
	datab => \uart_module|u_RX|Add1~1_combout\,
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|r_INDEX~1_combout\,
	combout => \uart_module|u_RX|r_INDEX[3]~6_combout\);

-- Location: FF_X22_Y19_N31
\uart_module|u_RX|r_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(3));

-- Location: LCCOMB_X22_Y20_N18
\uart_module|u_RX|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~0_combout\ = (\uart_module|u_RX|r_INDEX\(3) & (!\uart_module|u_RX|r_INDEX\(1) & (!\uart_module|u_RX|r_INDEX\(2) & \uart_module|u_RX|s_RECIEVING_FLAG~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(3),
	datab => \uart_module|u_RX|r_INDEX\(1),
	datac => \uart_module|u_RX|r_INDEX\(2),
	datad => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	combout => \uart_module|u_RX|Decoder0~0_combout\);

-- Location: LCCOMB_X22_Y19_N6
\uart_module|u_RX|r_DATA_BUFFER[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[8]~0_combout\ = (\uart_module|u_RX|Decoder0~0_combout\ & ((\uart_module|u_RX|r_INDEX\(0) & ((\uart_module|u_RX|r_DATA_BUFFER\(8)))) # (!\uart_module|u_RX|r_INDEX\(0) & (\i_Rx~input_o\)))) # 
-- (!\uart_module|u_RX|Decoder0~0_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~0_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(8),
	datad => \uart_module|u_RX|r_INDEX\(0),
	combout => \uart_module|u_RX|r_DATA_BUFFER[8]~0_combout\);

-- Location: FF_X22_Y19_N7
\uart_module|u_RX|r_DATA_BUFFER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(8));

-- Location: LCCOMB_X23_Y19_N24
\uart_module|u_RX|rgb[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][7]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(8),
	combout => \uart_module|u_RX|rgb[1][7]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N6
\uart_module|u_RX|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder1~2_combout\ = (!\uart_module|u_RX|rgb_elcount\(0) & !\uart_module|u_RX|rgb_elcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb_elcount\(0),
	datad => \uart_module|u_RX|rgb_elcount\(1),
	combout => \uart_module|u_RX|Decoder1~2_combout\);

-- Location: LCCOMB_X22_Y20_N26
\uart_module|u_RX|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~2_combout\ = (!\uart_module|u_RX|r_INDEX\(0) & (!\uart_module|u_RX|r_INDEX\(3) & \uart_module|u_RX|s_RECIEVING_FLAG~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	combout => \uart_module|u_RX|Decoder0~2_combout\);

-- Location: LCCOMB_X22_Y20_N8
\uart_module|u_RX|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~1_combout\ = (!\uart_module|u_RX|r_INDEX\(2) & !\uart_module|u_RX|r_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_INDEX\(2),
	datad => \uart_module|u_RX|r_INDEX\(1),
	combout => \uart_module|u_RX|Decoder0~1_combout\);

-- Location: LCCOMB_X22_Y19_N10
\uart_module|u_RX|r_DATA_BUFFER[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[0]~2_combout\ = (\uart_module|u_RX|Decoder0~2_combout\ & ((\uart_module|u_RX|Decoder0~1_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~1_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(0)))))) # 
-- (!\uart_module|u_RX|Decoder0~2_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~2_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(0),
	datad => \uart_module|u_RX|Decoder0~1_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[0]~2_combout\);

-- Location: FF_X22_Y19_N11
\uart_module|u_RX|r_DATA_BUFFER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(0));

-- Location: LCCOMB_X22_Y19_N26
\uart_module|u_RX|r_DATA_BUFFER[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[9]~1_combout\ = (\uart_module|u_RX|Decoder0~0_combout\ & ((\uart_module|u_RX|r_INDEX\(0) & (\i_Rx~input_o\)) # (!\uart_module|u_RX|r_INDEX\(0) & ((\uart_module|u_RX|r_DATA_BUFFER\(9)))))) # 
-- (!\uart_module|u_RX|Decoder0~0_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~0_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(9),
	datad => \uart_module|u_RX|r_INDEX\(0),
	combout => \uart_module|u_RX|r_DATA_BUFFER[9]~1_combout\);

-- Location: FF_X22_Y19_N27
\uart_module|u_RX|r_DATA_BUFFER[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(9));

-- Location: LCCOMB_X18_Y11_N2
\uart_module|u_RX|isFirstRun~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|isFirstRun~1_combout\ = (!\uart_module|u_RX|r_DATA_BUFFER\(0) & (\uart_module|u_RX|r_DATA_BUFFER\(9) & (!\uart_module|u_RX|LessThan1~0_combout\ & \uart_module|u_RX|r_INDEX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(0),
	datab => \uart_module|u_RX|r_DATA_BUFFER\(9),
	datac => \uart_module|u_RX|LessThan1~0_combout\,
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|isFirstRun~1_combout\);

-- Location: FF_X18_Y11_N7
\uart_module|u_RX|rgb_elcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Decoder1~2_combout\,
	ena => \uart_module|u_RX|isFirstRun~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(0));

-- Location: LCCOMB_X18_Y11_N12
\uart_module|u_RX|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder1~3_combout\ = (!\uart_module|u_RX|rgb_elcount\(1) & \uart_module|u_RX|rgb_elcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb_elcount\(1),
	datad => \uart_module|u_RX|rgb_elcount\(0),
	combout => \uart_module|u_RX|Decoder1~3_combout\);

-- Location: FF_X18_Y11_N13
\uart_module|u_RX|rgb_elcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Decoder1~3_combout\,
	ena => \uart_module|u_RX|isFirstRun~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(1));

-- Location: LCCOMB_X22_Y19_N12
\uart_module|u_RX|isFirstRun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|isFirstRun~0_combout\ = (!\uart_module|u_RX|r_DATA_BUFFER\(0) & (\uart_module|u_RX|r_DATA_BUFFER\(9) & !\uart_module|u_RX|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(0),
	datac => \uart_module|u_RX|r_DATA_BUFFER\(9),
	datad => \uart_module|u_RX|LessThan1~0_combout\,
	combout => \uart_module|u_RX|isFirstRun~0_combout\);

-- Location: LCCOMB_X23_Y19_N2
\uart_module|u_RX|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder1~0_combout\ = (!\uart_module|u_RX|rgb_elcount\(1) & (\uart_module|u_RX|rgb_elcount\(0) & (\uart_module|u_RX|isFirstRun~0_combout\ & \uart_module|u_RX|r_INDEX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(1),
	datab => \uart_module|u_RX|rgb_elcount\(0),
	datac => \uart_module|u_RX|isFirstRun~0_combout\,
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|Decoder1~0_combout\);

-- Location: FF_X23_Y19_N25
\uart_module|u_RX|rgb[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][7]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][7]~q\);

-- Location: LCCOMB_X16_Y14_N0
\uart_module|u_RX|r_MEM~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~454feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~454feeder_combout\);

-- Location: LCCOMB_X16_Y11_N6
\uart_module|u_RX|isFirstRun~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|isFirstRun~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \uart_module|u_RX|isFirstRun~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N2
\uart_module|u_RX|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder1~1_combout\ = (\uart_module|u_RX|isFirstRun~0_combout\ & (\uart_module|u_RX|rgb_elcount\(1) & \uart_module|u_RX|r_INDEX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|isFirstRun~0_combout\,
	datac => \uart_module|u_RX|rgb_elcount\(1),
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|Decoder1~1_combout\);

-- Location: FF_X16_Y11_N7
\uart_module|u_RX|isFirstRun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|isFirstRun~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|isFirstRun~q\);

-- Location: LCCOMB_X17_Y11_N8
\uart_module|u_RX|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|process_0~0_combout\ = (\uart_module|u_RX|rgb_elcount\(1)) # ((\uart_module|u_RX|rgb_elcount\(0)) # (!\uart_module|u_RX|isFirstRun~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(1),
	datac => \uart_module|u_RX|isFirstRun~q\,
	datad => \uart_module|u_RX|rgb_elcount\(0),
	combout => \uart_module|u_RX|process_0~0_combout\);

-- Location: LCCOMB_X16_Y11_N0
\uart_module|u_RX|mem_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|mem_addr[0]~0_combout\ = !\uart_module|u_RX|mem_addr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|mem_addr\(0),
	combout => \uart_module|u_RX|mem_addr[0]~0_combout\);

-- Location: FF_X16_Y11_N1
\uart_module|u_RX|mem_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|mem_addr[0]~0_combout\,
	ena => \uart_module|u_RX|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|mem_addr\(0));

-- Location: LCCOMB_X19_Y11_N2
\uart_module|u_RX|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add3~0_combout\ = (\uart_module|u_RX|mem_addr\(0) & (!\uart_module|u_RX|mem_addr\(1) & VCC)) # (!\uart_module|u_RX|mem_addr\(0) & (\uart_module|u_RX|mem_addr\(1) $ (GND)))
-- \uart_module|u_RX|Add3~1\ = CARRY((!\uart_module|u_RX|mem_addr\(0) & !\uart_module|u_RX|mem_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(0),
	datab => \uart_module|u_RX|mem_addr\(1),
	datad => VCC,
	combout => \uart_module|u_RX|Add3~0_combout\,
	cout => \uart_module|u_RX|Add3~1\);

-- Location: LCCOMB_X16_Y11_N18
\uart_module|u_RX|mem_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|mem_addr[1]~1_combout\ = !\uart_module|u_RX|Add3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Add3~0_combout\,
	combout => \uart_module|u_RX|mem_addr[1]~1_combout\);

-- Location: FF_X16_Y11_N19
\uart_module|u_RX|mem_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|mem_addr[1]~1_combout\,
	ena => \uart_module|u_RX|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|mem_addr\(1));

-- Location: LCCOMB_X19_Y11_N4
\uart_module|u_RX|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add3~2_combout\ = (\uart_module|u_RX|mem_addr\(2) & ((\uart_module|u_RX|Add3~1\) # (GND))) # (!\uart_module|u_RX|mem_addr\(2) & (!\uart_module|u_RX|Add3~1\))
-- \uart_module|u_RX|Add3~3\ = CARRY((\uart_module|u_RX|mem_addr\(2)) # (!\uart_module|u_RX|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|mem_addr\(2),
	datad => VCC,
	cin => \uart_module|u_RX|Add3~1\,
	combout => \uart_module|u_RX|Add3~2_combout\,
	cout => \uart_module|u_RX|Add3~3\);

-- Location: LCCOMB_X16_Y11_N16
\uart_module|u_RX|mem_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|mem_addr[2]~2_combout\ = !\uart_module|u_RX|Add3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add3~2_combout\,
	combout => \uart_module|u_RX|mem_addr[2]~2_combout\);

-- Location: FF_X16_Y11_N17
\uart_module|u_RX|mem_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|mem_addr[2]~2_combout\,
	ena => \uart_module|u_RX|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|mem_addr\(2));

-- Location: LCCOMB_X19_Y11_N6
\uart_module|u_RX|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add3~4_combout\ = (\uart_module|u_RX|mem_addr\(3) & (!\uart_module|u_RX|Add3~3\ & VCC)) # (!\uart_module|u_RX|mem_addr\(3) & (\uart_module|u_RX|Add3~3\ $ (GND)))
-- \uart_module|u_RX|Add3~5\ = CARRY((!\uart_module|u_RX|mem_addr\(3) & !\uart_module|u_RX|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|mem_addr\(3),
	datad => VCC,
	cin => \uart_module|u_RX|Add3~3\,
	combout => \uart_module|u_RX|Add3~4_combout\,
	cout => \uart_module|u_RX|Add3~5\);

-- Location: LCCOMB_X16_Y11_N14
\uart_module|u_RX|mem_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|mem_addr[3]~3_combout\ = !\uart_module|u_RX|Add3~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add3~4_combout\,
	combout => \uart_module|u_RX|mem_addr[3]~3_combout\);

-- Location: FF_X16_Y11_N15
\uart_module|u_RX|mem_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|mem_addr[3]~3_combout\,
	ena => \uart_module|u_RX|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|mem_addr\(3));

-- Location: LCCOMB_X19_Y11_N8
\uart_module|u_RX|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add3~6_combout\ = (\uart_module|u_RX|mem_addr\(4) & ((\uart_module|u_RX|Add3~5\) # (GND))) # (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|Add3~5\))
-- \uart_module|u_RX|Add3~7\ = CARRY((\uart_module|u_RX|mem_addr\(4)) # (!\uart_module|u_RX|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|mem_addr\(4),
	datad => VCC,
	cin => \uart_module|u_RX|Add3~5\,
	combout => \uart_module|u_RX|Add3~6_combout\,
	cout => \uart_module|u_RX|Add3~7\);

-- Location: LCCOMB_X16_Y11_N24
\uart_module|u_RX|mem_addr[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|mem_addr[4]~5_combout\ = !\uart_module|u_RX|Add3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Add3~6_combout\,
	combout => \uart_module|u_RX|mem_addr[4]~5_combout\);

-- Location: FF_X16_Y11_N25
\uart_module|u_RX|mem_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|mem_addr[4]~5_combout\,
	ena => \uart_module|u_RX|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|mem_addr\(4));

-- Location: LCCOMB_X19_Y11_N10
\uart_module|u_RX|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add3~8_combout\ = \uart_module|u_RX|Add3~7\ $ (\uart_module|u_RX|mem_addr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|mem_addr\(5),
	cin => \uart_module|u_RX|Add3~7\,
	combout => \uart_module|u_RX|Add3~8_combout\);

-- Location: LCCOMB_X18_Y11_N28
\uart_module|u_RX|mem_addr[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|mem_addr[5]~4_combout\ = !\uart_module|u_RX|Add3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add3~8_combout\,
	combout => \uart_module|u_RX|mem_addr[5]~4_combout\);

-- Location: FF_X18_Y11_N29
\uart_module|u_RX|mem_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|mem_addr[5]~4_combout\,
	ena => \uart_module|u_RX|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|mem_addr\(5));

-- Location: LCCOMB_X17_Y10_N18
\uart_module|u_RX|r_MEM~2459\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2459_combout\ = (\uart_module|u_RX|mem_addr\(3) & (\uart_module|u_RX|mem_addr\(2) & (!\uart_module|u_RX|mem_addr\(0) & \uart_module|u_RX|mem_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(3),
	datab => \uart_module|u_RX|mem_addr\(2),
	datac => \uart_module|u_RX|mem_addr\(0),
	datad => \uart_module|u_RX|mem_addr\(1),
	combout => \uart_module|u_RX|r_MEM~2459_combout\);

-- Location: LCCOMB_X16_Y14_N6
\uart_module|u_RX|r_MEM~2460\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2460_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & \uart_module|u_RX|r_MEM~2459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|r_MEM~2459_combout\,
	combout => \uart_module|u_RX|r_MEM~2460_combout\);

-- Location: FF_X16_Y14_N1
\uart_module|u_RX|r_MEM~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~454feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~454_q\);

-- Location: LCCOMB_X16_Y8_N16
\uart_module|u_RX|r_MEM~838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~838feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~838feeder_combout\);

-- Location: LCCOMB_X17_Y10_N20
\uart_module|u_RX|r_MEM~2461\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2461_combout\ = (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2459_combout\,
	combout => \uart_module|u_RX|r_MEM~2461_combout\);

-- Location: FF_X16_Y8_N17
\uart_module|u_RX|r_MEM~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~838feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~838_q\);

-- Location: LCCOMB_X17_Y10_N26
\uart_module|u_RX|r_MEM~2462\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2462_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2459_combout\,
	combout => \uart_module|u_RX|r_MEM~2462_combout\);

-- Location: FF_X17_Y15_N29
\uart_module|u_RX|r_MEM~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~70_q\);

-- Location: LCCOMB_X17_Y15_N28
\uart_module|u_RX|r_MEM~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1571_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~838_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~70_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~838_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~70_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1571_combout\);

-- Location: LCCOMB_X17_Y10_N24
\uart_module|u_RX|r_MEM~2463\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2463_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2459_combout\,
	combout => \uart_module|u_RX|r_MEM~2463_combout\);

-- Location: FF_X17_Y15_N27
\uart_module|u_RX|r_MEM~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1222_q\);

-- Location: LCCOMB_X17_Y15_N26
\uart_module|u_RX|r_MEM~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1572_combout\ = (\uart_module|u_RX|r_MEM~1571_combout\ & (((\uart_module|u_RX|r_MEM~1222_q\) # (!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~1571_combout\ & (\uart_module|u_RX|r_MEM~454_q\ & 
-- ((\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~454_q\,
	datab => \uart_module|u_RX|r_MEM~1571_combout\,
	datac => \uart_module|u_RX|r_MEM~1222_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1572_combout\);

-- Location: LCCOMB_X14_Y17_N20
\uart_module|u_RX|r_MEM~934feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~934feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~934feeder_combout\);

-- Location: LCCOMB_X16_Y11_N22
\uart_module|u_RX|r_MEM~2454\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2454_combout\ = (\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(0) & (\uart_module|u_RX|mem_addr\(3) & !\uart_module|u_RX|mem_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(0),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(2),
	combout => \uart_module|u_RX|r_MEM~2454_combout\);

-- Location: LCCOMB_X18_Y11_N16
\uart_module|u_RX|r_MEM~2455\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2455_combout\ = (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2454_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2454_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2455_combout\);

-- Location: FF_X14_Y17_N21
\uart_module|u_RX|r_MEM~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~934feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~934_q\);

-- Location: LCCOMB_X17_Y11_N16
\uart_module|u_RX|r_MEM~2458\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2458_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2454_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2454_combout\,
	combout => \uart_module|u_RX|r_MEM~2458_combout\);

-- Location: FF_X16_Y17_N27
\uart_module|u_RX|r_MEM~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1318_q\);

-- Location: LCCOMB_X12_Y17_N16
\uart_module|u_RX|r_MEM~550feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~550feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~550feeder_combout\);

-- Location: LCCOMB_X16_Y11_N20
\uart_module|u_RX|r_MEM~2456\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2456_combout\ = (\uart_module|u_RX|r_MEM~2454_combout\ & (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2454_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2456_combout\);

-- Location: FF_X12_Y17_N17
\uart_module|u_RX|r_MEM~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~550feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~550_q\);

-- Location: LCCOMB_X16_Y11_N10
\uart_module|u_RX|r_MEM~2457\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2457_combout\ = (\uart_module|u_RX|r_MEM~2454_combout\ & (!\uart_module|u_RX|process_0~0_combout\ & (\uart_module|u_RX|mem_addr\(5) & \uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2454_combout\,
	datab => \uart_module|u_RX|process_0~0_combout\,
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2457_combout\);

-- Location: FF_X16_Y17_N21
\uart_module|u_RX|r_MEM~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~166_q\);

-- Location: LCCOMB_X16_Y17_N20
\uart_module|u_RX|r_MEM~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1569_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~550_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~166_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~550_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~166_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1569_combout\);

-- Location: LCCOMB_X16_Y17_N26
\uart_module|u_RX|r_MEM~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1570_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1569_combout\ & ((\uart_module|u_RX|r_MEM~1318_q\))) # (!\uart_module|u_RX|r_MEM~1569_combout\ & (\uart_module|u_RX|r_MEM~934_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~934_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1318_q\,
	datad => \uart_module|u_RX|r_MEM~1569_combout\,
	combout => \uart_module|u_RX|r_MEM~1570_combout\);

-- Location: LCCOMB_X17_Y15_N24
\uart_module|u_RX|r_MEM~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1573_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3)) # (\uart_module|u_RX|r_MEM~1570_combout\)))) # (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~1572_combout\ & (!\controller_module|k\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1572_combout\,
	datab => \controller_module|k\(2),
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~1570_combout\,
	combout => \uart_module|u_RX|r_MEM~1573_combout\);

-- Location: LCCOMB_X14_Y8_N4
\uart_module|u_RX|r_MEM~742feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~742feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~742feeder_combout\);

-- Location: LCCOMB_X16_Y11_N28
\uart_module|u_RX|r_MEM~2464\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2464_combout\ = (\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(0) & (!\uart_module|u_RX|mem_addr\(3) & !\uart_module|u_RX|mem_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(0),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(2),
	combout => \uart_module|u_RX|r_MEM~2464_combout\);

-- Location: LCCOMB_X18_Y11_N30
\uart_module|u_RX|r_MEM~2466\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2466_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2464_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2464_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2466_combout\);

-- Location: FF_X14_Y8_N5
\uart_module|u_RX|r_MEM~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~742feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~742_q\);

-- Location: LCCOMB_X18_Y11_N8
\uart_module|u_RX|r_MEM~2467\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2467_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2464_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2464_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2467_combout\);

-- Location: FF_X17_Y8_N13
\uart_module|u_RX|r_MEM~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~358_q\);

-- Location: LCCOMB_X17_Y8_N12
\uart_module|u_RX|r_MEM~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1574_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~742_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~358_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~742_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~358_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1574_combout\);

-- Location: LCCOMB_X16_Y8_N30
\uart_module|u_RX|r_MEM~1126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1126feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1126feeder_combout\);

-- Location: LCCOMB_X17_Y11_N26
\uart_module|u_RX|r_MEM~2465\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2465_combout\ = (\uart_module|u_RX|r_MEM~2464_combout\ & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2464_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2465_combout\);

-- Location: FF_X16_Y8_N31
\uart_module|u_RX|r_MEM~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1126feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1126_q\);

-- Location: LCCOMB_X16_Y10_N20
\uart_module|u_RX|r_MEM~2468\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2468_combout\ = (\uart_module|u_RX|r_MEM~2464_combout\ & (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & !\uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2464_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2468_combout\);

-- Location: FF_X17_Y8_N7
\uart_module|u_RX|r_MEM~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1510_q\);

-- Location: LCCOMB_X17_Y8_N6
\uart_module|u_RX|r_MEM~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1575_combout\ = (\uart_module|u_RX|r_MEM~1574_combout\ & (((\uart_module|u_RX|r_MEM~1510_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~1574_combout\ & (\uart_module|u_RX|r_MEM~1126_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1574_combout\,
	datab => \uart_module|u_RX|r_MEM~1126_q\,
	datac => \uart_module|u_RX|r_MEM~1510_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1575_combout\);

-- Location: LCCOMB_X10_Y12_N12
\uart_module|u_RX|r_MEM~646feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~646feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~646feeder_combout\);

-- Location: LCCOMB_X16_Y11_N4
\uart_module|u_RX|r_MEM~2449\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2449_combout\ = (\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(0) & (!\uart_module|u_RX|mem_addr\(3) & \uart_module|u_RX|mem_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(0),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(2),
	combout => \uart_module|u_RX|r_MEM~2449_combout\);

-- Location: LCCOMB_X18_Y11_N22
\uart_module|u_RX|r_MEM~2450\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2450_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2449_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2449_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2450_combout\);

-- Location: FF_X10_Y12_N13
\uart_module|u_RX|r_MEM~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~646feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~646_q\);

-- Location: LCCOMB_X18_Y11_N10
\uart_module|u_RX|r_MEM~2453\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2453_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2449_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2449_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2453_combout\);

-- Location: FF_X11_Y12_N19
\uart_module|u_RX|r_MEM~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1414_q\);

-- Location: LCCOMB_X10_Y12_N10
\uart_module|u_RX|r_MEM~1030feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1030feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1030feeder_combout\);

-- Location: LCCOMB_X18_Y11_N24
\uart_module|u_RX|r_MEM~2451\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2451_combout\ = (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2449_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2449_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2451_combout\);

-- Location: FF_X10_Y12_N11
\uart_module|u_RX|r_MEM~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1030feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1030_q\);

-- Location: LCCOMB_X17_Y11_N6
\uart_module|u_RX|r_MEM~2452\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2452_combout\ = (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & (\uart_module|u_RX|r_MEM~2449_combout\ & \uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(5),
	datab => \uart_module|u_RX|process_0~0_combout\,
	datac => \uart_module|u_RX|r_MEM~2449_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2452_combout\);

-- Location: FF_X11_Y12_N21
\uart_module|u_RX|r_MEM~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~262_q\);

-- Location: LCCOMB_X11_Y12_N20
\uart_module|u_RX|r_MEM~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1567_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1030_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~262_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1030_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~262_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1567_combout\);

-- Location: LCCOMB_X11_Y12_N18
\uart_module|u_RX|r_MEM~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1568_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1567_combout\ & ((\uart_module|u_RX|r_MEM~1414_q\))) # (!\uart_module|u_RX|r_MEM~1567_combout\ & (\uart_module|u_RX|r_MEM~646_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~646_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1414_q\,
	datad => \uart_module|u_RX|r_MEM~1567_combout\,
	combout => \uart_module|u_RX|r_MEM~1568_combout\);

-- Location: LCCOMB_X17_Y15_N14
\uart_module|u_RX|r_MEM~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1576_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1573_combout\ & (\uart_module|u_RX|r_MEM~1575_combout\)) # (!\uart_module|u_RX|r_MEM~1573_combout\ & ((\uart_module|u_RX|r_MEM~1568_combout\))))) # 
-- (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1573_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1573_combout\,
	datac => \uart_module|u_RX|r_MEM~1575_combout\,
	datad => \uart_module|u_RX|r_MEM~1568_combout\,
	combout => \uart_module|u_RX|r_MEM~1576_combout\);

-- Location: LCCOMB_X23_Y10_N12
\uart_module|u_RX|r_MEM~790feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~790feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~790feeder_combout\);

-- Location: LCCOMB_X16_Y11_N2
\uart_module|u_RX|r_MEM~2524\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2524_combout\ = (!\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(0) & (!\uart_module|u_RX|mem_addr\(3) & !\uart_module|u_RX|mem_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(0),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(2),
	combout => \uart_module|u_RX|r_MEM~2524_combout\);

-- Location: LCCOMB_X17_Y11_N10
\uart_module|u_RX|r_MEM~2525\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2525_combout\ = (\uart_module|u_RX|r_MEM~2524_combout\ & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & !\uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2524_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2525_combout\);

-- Location: FF_X23_Y10_N13
\uart_module|u_RX|r_MEM~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~790feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~790_q\);

-- Location: LCCOMB_X17_Y11_N14
\uart_module|u_RX|r_MEM~2528\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2528_combout\ = (\uart_module|u_RX|r_MEM~2524_combout\ & (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & !\uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2524_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2528_combout\);

-- Location: FF_X19_Y10_N7
\uart_module|u_RX|r_MEM~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1558_q\);

-- Location: LCCOMB_X24_Y10_N12
\uart_module|u_RX|r_MEM~1174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1174feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1174feeder_combout\);

-- Location: LCCOMB_X21_Y11_N18
\uart_module|u_RX|r_MEM~2526\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2526_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|r_MEM~2524_combout\ & (!\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|r_MEM~2524_combout\,
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2526_combout\);

-- Location: FF_X24_Y10_N13
\uart_module|u_RX|r_MEM~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1174feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1174_q\);

-- Location: LCCOMB_X17_Y11_N24
\uart_module|u_RX|r_MEM~2527\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2527_combout\ = (\uart_module|u_RX|r_MEM~2524_combout\ & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2524_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2527_combout\);

-- Location: FF_X19_Y10_N25
\uart_module|u_RX|r_MEM~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~406_q\);

-- Location: LCCOMB_X19_Y10_N24
\uart_module|u_RX|r_MEM~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1605_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1174_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~406_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1174_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~406_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1605_combout\);

-- Location: LCCOMB_X19_Y10_N6
\uart_module|u_RX|r_MEM~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1606_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1605_combout\ & ((\uart_module|u_RX|r_MEM~1558_q\))) # (!\uart_module|u_RX|r_MEM~1605_combout\ & (\uart_module|u_RX|r_MEM~790_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~790_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1558_q\,
	datad => \uart_module|u_RX|r_MEM~1605_combout\,
	combout => \uart_module|u_RX|r_MEM~1606_combout\);

-- Location: LCCOMB_X23_Y15_N20
\uart_module|u_RX|r_MEM~598feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~598feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~598feeder_combout\);

-- Location: LCCOMB_X21_Y11_N24
\uart_module|u_RX|r_MEM~2509\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2509_combout\ = (!\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(2) & (!\uart_module|u_RX|mem_addr\(0) & \uart_module|u_RX|mem_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(2),
	datac => \uart_module|u_RX|mem_addr\(0),
	datad => \uart_module|u_RX|mem_addr\(3),
	combout => \uart_module|u_RX|r_MEM~2509_combout\);

-- Location: LCCOMB_X21_Y11_N26
\uart_module|u_RX|r_MEM~2510\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2510_combout\ = (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2509_combout\ & (!\uart_module|u_RX|mem_addr\(4) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(5),
	datab => \uart_module|u_RX|r_MEM~2509_combout\,
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2510_combout\);

-- Location: FF_X23_Y15_N21
\uart_module|u_RX|r_MEM~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~598feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~598_q\);

-- Location: LCCOMB_X17_Y11_N12
\uart_module|u_RX|r_MEM~2513\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2513_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2509_combout\,
	combout => \uart_module|u_RX|r_MEM~2513_combout\);

-- Location: FF_X16_Y15_N27
\uart_module|u_RX|r_MEM~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1366_q\);

-- Location: LCCOMB_X17_Y11_N18
\uart_module|u_RX|r_MEM~2512\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2512_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2509_combout\,
	combout => \uart_module|u_RX|r_MEM~2512_combout\);

-- Location: FF_X16_Y15_N21
\uart_module|u_RX|r_MEM~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~214_q\);

-- Location: LCCOMB_X16_Y18_N12
\uart_module|u_RX|r_MEM~982feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~982feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~982feeder_combout\);

-- Location: LCCOMB_X21_Y11_N16
\uart_module|u_RX|r_MEM~2511\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2511_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|r_MEM~2509_combout\ & (!\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|r_MEM~2509_combout\,
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2511_combout\);

-- Location: FF_X16_Y18_N13
\uart_module|u_RX|r_MEM~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~982feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~982_q\);

-- Location: LCCOMB_X16_Y15_N20
\uart_module|u_RX|r_MEM~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1598_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~982_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~214_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~214_q\,
	datad => \uart_module|u_RX|r_MEM~982_q\,
	combout => \uart_module|u_RX|r_MEM~1598_combout\);

-- Location: LCCOMB_X16_Y15_N26
\uart_module|u_RX|r_MEM~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1599_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1598_combout\ & ((\uart_module|u_RX|r_MEM~1366_q\))) # (!\uart_module|u_RX|r_MEM~1598_combout\ & (\uart_module|u_RX|r_MEM~598_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~598_q\,
	datac => \uart_module|u_RX|r_MEM~1366_q\,
	datad => \uart_module|u_RX|r_MEM~1598_combout\,
	combout => \uart_module|u_RX|r_MEM~1599_combout\);

-- Location: LCCOMB_X17_Y17_N20
\uart_module|u_RX|r_MEM~694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~694feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~694feeder_combout\);

-- Location: LCCOMB_X17_Y11_N22
\uart_module|u_RX|r_MEM~2514\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2514_combout\ = (\uart_module|u_RX|mem_addr\(2) & (!\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(0) & !\uart_module|u_RX|mem_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(2),
	datab => \uart_module|u_RX|mem_addr\(1),
	datac => \uart_module|u_RX|mem_addr\(0),
	datad => \uart_module|u_RX|mem_addr\(3),
	combout => \uart_module|u_RX|r_MEM~2514_combout\);

-- Location: LCCOMB_X18_Y11_N0
\uart_module|u_RX|r_MEM~2516\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2516_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|mem_addr\(4) & \uart_module|u_RX|r_MEM~2514_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|r_MEM~2514_combout\,
	combout => \uart_module|u_RX|r_MEM~2516_combout\);

-- Location: FF_X17_Y17_N21
\uart_module|u_RX|r_MEM~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~694feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~694_q\);

-- Location: LCCOMB_X18_Y11_N18
\uart_module|u_RX|r_MEM~2517\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2517_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|mem_addr\(4) & \uart_module|u_RX|r_MEM~2514_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|r_MEM~2514_combout\,
	combout => \uart_module|u_RX|r_MEM~2517_combout\);

-- Location: FF_X17_Y16_N13
\uart_module|u_RX|r_MEM~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~310_q\);

-- Location: LCCOMB_X17_Y16_N12
\uart_module|u_RX|r_MEM~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1600_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~694_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~310_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~694_q\,
	datac => \uart_module|u_RX|r_MEM~310_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1600_combout\);

-- Location: LCCOMB_X18_Y18_N8
\uart_module|u_RX|r_MEM~1078feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1078feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1078feeder_combout\);

-- Location: LCCOMB_X18_Y11_N26
\uart_module|u_RX|r_MEM~2515\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2515_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|mem_addr\(4) & \uart_module|u_RX|r_MEM~2514_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|r_MEM~2514_combout\,
	combout => \uart_module|u_RX|r_MEM~2515_combout\);

-- Location: FF_X18_Y18_N9
\uart_module|u_RX|r_MEM~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1078feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1078_q\);

-- Location: LCCOMB_X17_Y11_N0
\uart_module|u_RX|r_MEM~2518\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2518_combout\ = (\uart_module|u_RX|r_MEM~2514_combout\ & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & !\uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2514_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2518_combout\);

-- Location: FF_X17_Y16_N31
\uart_module|u_RX|r_MEM~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1462_q\);

-- Location: LCCOMB_X17_Y16_N30
\uart_module|u_RX|r_MEM~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1601_combout\ = (\uart_module|u_RX|r_MEM~1600_combout\ & (((\uart_module|u_RX|r_MEM~1462_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~1600_combout\ & (\uart_module|u_RX|r_MEM~1078_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1600_combout\,
	datab => \uart_module|u_RX|r_MEM~1078_q\,
	datac => \uart_module|u_RX|r_MEM~1462_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1601_combout\);

-- Location: LCCOMB_X12_Y9_N4
\uart_module|u_RX|r_MEM~886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~886feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~886feeder_combout\);

-- Location: LCCOMB_X17_Y10_N6
\uart_module|u_RX|r_MEM~2519\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2519_combout\ = (!\uart_module|u_RX|mem_addr\(0) & (\uart_module|u_RX|mem_addr\(2) & (\uart_module|u_RX|mem_addr\(3) & !\uart_module|u_RX|mem_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(0),
	datab => \uart_module|u_RX|mem_addr\(2),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(1),
	combout => \uart_module|u_RX|r_MEM~2519_combout\);

-- Location: LCCOMB_X17_Y10_N4
\uart_module|u_RX|r_MEM~2520\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2520_combout\ = (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2519_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2519_combout\,
	combout => \uart_module|u_RX|r_MEM~2520_combout\);

-- Location: FF_X12_Y9_N5
\uart_module|u_RX|r_MEM~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~886feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~886_q\);

-- Location: LCCOMB_X17_Y10_N30
\uart_module|u_RX|r_MEM~2523\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2523_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2519_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2519_combout\,
	combout => \uart_module|u_RX|r_MEM~2523_combout\);

-- Location: FF_X16_Y9_N11
\uart_module|u_RX|r_MEM~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1270_q\);

-- Location: LCCOMB_X17_Y7_N0
\uart_module|u_RX|r_MEM~502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~502feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~502feeder_combout\);

-- Location: LCCOMB_X18_Y11_N20
\uart_module|u_RX|r_MEM~2521\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2521_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|mem_addr\(4) & \uart_module|u_RX|r_MEM~2519_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|r_MEM~2519_combout\,
	combout => \uart_module|u_RX|r_MEM~2521_combout\);

-- Location: FF_X17_Y7_N1
\uart_module|u_RX|r_MEM~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~502feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~502_q\);

-- Location: LCCOMB_X16_Y9_N14
\uart_module|u_RX|r_MEM~2522\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2522_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2519_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2519_combout\,
	combout => \uart_module|u_RX|r_MEM~2522_combout\);

-- Location: FF_X16_Y9_N13
\uart_module|u_RX|r_MEM~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~118_q\);

-- Location: LCCOMB_X16_Y9_N12
\uart_module|u_RX|r_MEM~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1602_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~502_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~118_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~502_q\,
	datac => \uart_module|u_RX|r_MEM~118_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1602_combout\);

-- Location: LCCOMB_X16_Y9_N10
\uart_module|u_RX|r_MEM~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1603_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1602_combout\ & ((\uart_module|u_RX|r_MEM~1270_q\))) # (!\uart_module|u_RX|r_MEM~1602_combout\ & (\uart_module|u_RX|r_MEM~886_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~886_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1270_q\,
	datad => \uart_module|u_RX|r_MEM~1602_combout\,
	combout => \uart_module|u_RX|r_MEM~1603_combout\);

-- Location: LCCOMB_X17_Y15_N20
\uart_module|u_RX|r_MEM~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1604_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~1601_combout\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1601_combout\,
	datad => \uart_module|u_RX|r_MEM~1603_combout\,
	combout => \uart_module|u_RX|r_MEM~1604_combout\);

-- Location: LCCOMB_X17_Y15_N10
\uart_module|u_RX|r_MEM~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1607_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1604_combout\ & (\uart_module|u_RX|r_MEM~1606_combout\)) # (!\uart_module|u_RX|r_MEM~1604_combout\ & ((\uart_module|u_RX|r_MEM~1599_combout\))))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1606_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1599_combout\,
	datad => \uart_module|u_RX|r_MEM~1604_combout\,
	combout => \uart_module|u_RX|r_MEM~1607_combout\);

-- Location: LCCOMB_X13_Y14_N4
\uart_module|u_RX|r_MEM~670feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~670feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~670feeder_combout\);

-- Location: LCCOMB_X21_Y11_N12
\uart_module|u_RX|r_MEM~2469\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2469_combout\ = (!\uart_module|u_RX|mem_addr\(1) & (\uart_module|u_RX|mem_addr\(2) & (\uart_module|u_RX|mem_addr\(0) & !\uart_module|u_RX|mem_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(2),
	datac => \uart_module|u_RX|mem_addr\(0),
	datad => \uart_module|u_RX|mem_addr\(3),
	combout => \uart_module|u_RX|r_MEM~2469_combout\);

-- Location: LCCOMB_X21_Y11_N30
\uart_module|u_RX|r_MEM~2470\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2470_combout\ = (\uart_module|u_RX|r_MEM~2469_combout\ & (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2469_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2470_combout\);

-- Location: FF_X13_Y14_N5
\uart_module|u_RX|r_MEM~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~670feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~670_q\);

-- Location: LCCOMB_X16_Y11_N12
\uart_module|u_RX|r_MEM~2475\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2475_combout\ = (!\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(2) & (!\uart_module|u_RX|mem_addr\(3) & \uart_module|u_RX|mem_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(2),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(0),
	combout => \uart_module|u_RX|r_MEM~2475_combout\);

-- Location: LCCOMB_X18_Y11_N14
\uart_module|u_RX|r_MEM~2476\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2476_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2475_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2475_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2476_combout\);

-- Location: FF_X18_Y16_N15
\uart_module|u_RX|r_MEM~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~766_q\);

-- Location: LCCOMB_X23_Y16_N28
\uart_module|u_RX|r_MEM~574feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~574feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~574feeder_combout\);

-- Location: LCCOMB_X16_Y11_N30
\uart_module|u_RX|r_MEM~2471\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2471_combout\ = (!\uart_module|u_RX|mem_addr\(1) & (\uart_module|u_RX|mem_addr\(0) & (\uart_module|u_RX|mem_addr\(3) & !\uart_module|u_RX|mem_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(0),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(2),
	combout => \uart_module|u_RX|r_MEM~2471_combout\);

-- Location: LCCOMB_X17_Y11_N20
\uart_module|u_RX|r_MEM~2472\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2472_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2471_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2471_combout\,
	combout => \uart_module|u_RX|r_MEM~2472_combout\);

-- Location: FF_X23_Y16_N29
\uart_module|u_RX|r_MEM~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~574feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~574_q\);

-- Location: LCCOMB_X17_Y10_N14
\uart_module|u_RX|r_MEM~2473\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2473_combout\ = (\uart_module|u_RX|mem_addr\(3) & (\uart_module|u_RX|mem_addr\(2) & (\uart_module|u_RX|mem_addr\(0) & !\uart_module|u_RX|mem_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(3),
	datab => \uart_module|u_RX|mem_addr\(2),
	datac => \uart_module|u_RX|mem_addr\(0),
	datad => \uart_module|u_RX|mem_addr\(1),
	combout => \uart_module|u_RX|r_MEM~2473_combout\);

-- Location: LCCOMB_X17_Y10_N12
\uart_module|u_RX|r_MEM~2474\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2474_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|r_MEM~2473_combout\ & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|r_MEM~2473_combout\,
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2474_combout\);

-- Location: FF_X18_Y16_N17
\uart_module|u_RX|r_MEM~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~478_q\);

-- Location: LCCOMB_X18_Y16_N16
\uart_module|u_RX|r_MEM~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1577_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~574_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~478_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~574_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~478_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1577_combout\);

-- Location: LCCOMB_X18_Y16_N14
\uart_module|u_RX|r_MEM~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1578_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1577_combout\ & ((\uart_module|u_RX|r_MEM~766_q\))) # (!\uart_module|u_RX|r_MEM~1577_combout\ & (\uart_module|u_RX|r_MEM~670_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~670_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~766_q\,
	datad => \uart_module|u_RX|r_MEM~1577_combout\,
	combout => \uart_module|u_RX|r_MEM~1578_combout\);

-- Location: LCCOMB_X23_Y14_N4
\uart_module|u_RX|r_MEM~1438feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1438feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1438feeder_combout\);

-- Location: LCCOMB_X21_Y11_N2
\uart_module|u_RX|r_MEM~2485\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2485_combout\ = (\uart_module|u_RX|r_MEM~2469_combout\ & (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2469_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2485_combout\);

-- Location: FF_X23_Y14_N5
\uart_module|u_RX|r_MEM~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1438feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1438_q\);

-- Location: LCCOMB_X18_Y11_N4
\uart_module|u_RX|r_MEM~2488\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2488_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2475_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2475_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2488_combout\);

-- Location: FF_X18_Y15_N7
\uart_module|u_RX|r_MEM~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1534_q\);

-- Location: LCCOMB_X17_Y10_N16
\uart_module|u_RX|r_MEM~2487\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2487_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|r_MEM~2473_combout\ & (!\uart_module|u_RX|process_0~0_combout\ & !\uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|r_MEM~2473_combout\,
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2487_combout\);

-- Location: FF_X18_Y15_N21
\uart_module|u_RX|r_MEM~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1246_q\);

-- Location: LCCOMB_X22_Y15_N30
\uart_module|u_RX|r_MEM~1342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1342feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1342feeder_combout\);

-- Location: LCCOMB_X17_Y11_N4
\uart_module|u_RX|r_MEM~2486\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2486_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2471_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2471_combout\,
	combout => \uart_module|u_RX|r_MEM~2486_combout\);

-- Location: FF_X22_Y15_N31
\uart_module|u_RX|r_MEM~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1342feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1342_q\);

-- Location: LCCOMB_X18_Y15_N20
\uart_module|u_RX|r_MEM~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1584_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1342_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1246_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1246_q\,
	datad => \uart_module|u_RX|r_MEM~1342_q\,
	combout => \uart_module|u_RX|r_MEM~1584_combout\);

-- Location: LCCOMB_X18_Y15_N6
\uart_module|u_RX|r_MEM~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1585_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1584_combout\ & ((\uart_module|u_RX|r_MEM~1534_q\))) # (!\uart_module|u_RX|r_MEM~1584_combout\ & (\uart_module|u_RX|r_MEM~1438_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1438_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1534_q\,
	datad => \uart_module|u_RX|r_MEM~1584_combout\,
	combout => \uart_module|u_RX|r_MEM~1585_combout\);

-- Location: LCCOMB_X22_Y15_N0
\uart_module|u_RX|r_MEM~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~190feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~190feeder_combout\);

-- Location: LCCOMB_X17_Y11_N30
\uart_module|u_RX|r_MEM~2481\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2481_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2471_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2471_combout\,
	combout => \uart_module|u_RX|r_MEM~2481_combout\);

-- Location: FF_X22_Y15_N1
\uart_module|u_RX|r_MEM~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~190feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~190_q\);

-- Location: LCCOMB_X16_Y11_N26
\uart_module|u_RX|r_MEM~2484\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2484_combout\ = (\uart_module|u_RX|r_MEM~2475_combout\ & (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2475_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2484_combout\);

-- Location: FF_X21_Y12_N27
\uart_module|u_RX|r_MEM~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~382_q\);

-- Location: LCCOMB_X21_Y10_N22
\uart_module|u_RX|r_MEM~2483\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2483_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2473_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2473_combout\,
	combout => \uart_module|u_RX|r_MEM~2483_combout\);

-- Location: FF_X21_Y12_N1
\uart_module|u_RX|r_MEM~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~94_q\);

-- Location: LCCOMB_X22_Y9_N22
\uart_module|u_RX|r_MEM~286feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~286feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~286feeder_combout\);

-- Location: LCCOMB_X21_Y11_N28
\uart_module|u_RX|r_MEM~2482\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2482_combout\ = (\uart_module|u_RX|r_MEM~2469_combout\ & (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2469_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2482_combout\);

-- Location: FF_X22_Y9_N23
\uart_module|u_RX|r_MEM~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~286feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~286_q\);

-- Location: LCCOMB_X21_Y12_N0
\uart_module|u_RX|r_MEM~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1581_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~286_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~94_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~94_q\,
	datad => \uart_module|u_RX|r_MEM~286_q\,
	combout => \uart_module|u_RX|r_MEM~1581_combout\);

-- Location: LCCOMB_X21_Y12_N26
\uart_module|u_RX|r_MEM~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1582_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1581_combout\ & ((\uart_module|u_RX|r_MEM~382_q\))) # (!\uart_module|u_RX|r_MEM~1581_combout\ & (\uart_module|u_RX|r_MEM~190_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~190_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~382_q\,
	datad => \uart_module|u_RX|r_MEM~1581_combout\,
	combout => \uart_module|u_RX|r_MEM~1582_combout\);

-- Location: LCCOMB_X24_Y11_N28
\uart_module|u_RX|r_MEM~958feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~958feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~958feeder_combout\);

-- Location: LCCOMB_X24_Y11_N22
\uart_module|u_RX|r_MEM~2477\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2477_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2471_combout\ & \uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2471_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2477_combout\);

-- Location: FF_X24_Y11_N29
\uart_module|u_RX|r_MEM~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~958feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~958_q\);

-- Location: LCCOMB_X21_Y11_N14
\uart_module|u_RX|r_MEM~2480\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2480_combout\ = (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2475_combout\ & (\uart_module|u_RX|mem_addr\(4) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(5),
	datab => \uart_module|u_RX|r_MEM~2475_combout\,
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2480_combout\);

-- Location: FF_X22_Y11_N7
\uart_module|u_RX|r_MEM~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1150_q\);

-- Location: LCCOMB_X22_Y9_N8
\uart_module|u_RX|r_MEM~1054feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1054feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1054feeder_combout\);

-- Location: LCCOMB_X21_Y11_N4
\uart_module|u_RX|r_MEM~2478\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2478_combout\ = (\uart_module|u_RX|r_MEM~2469_combout\ & (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2469_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2478_combout\);

-- Location: FF_X22_Y9_N9
\uart_module|u_RX|r_MEM~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1054feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1054_q\);

-- Location: LCCOMB_X17_Y10_N10
\uart_module|u_RX|r_MEM~2479\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2479_combout\ = (\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|r_MEM~2473_combout\ & (!\uart_module|u_RX|process_0~0_combout\ & !\uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|r_MEM~2473_combout\,
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2479_combout\);

-- Location: FF_X22_Y11_N25
\uart_module|u_RX|r_MEM~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~862_q\);

-- Location: LCCOMB_X22_Y11_N24
\uart_module|u_RX|r_MEM~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1579_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1054_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~862_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1054_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~862_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1579_combout\);

-- Location: LCCOMB_X22_Y11_N6
\uart_module|u_RX|r_MEM~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1580_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1579_combout\ & ((\uart_module|u_RX|r_MEM~1150_q\))) # (!\uart_module|u_RX|r_MEM~1579_combout\ & (\uart_module|u_RX|r_MEM~958_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~958_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1150_q\,
	datad => \uart_module|u_RX|r_MEM~1579_combout\,
	combout => \uart_module|u_RX|r_MEM~1580_combout\);

-- Location: LCCOMB_X19_Y12_N24
\uart_module|u_RX|r_MEM~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1583_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1580_combout\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~1582_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1582_combout\,
	datad => \uart_module|u_RX|r_MEM~1580_combout\,
	combout => \uart_module|u_RX|r_MEM~1583_combout\);

-- Location: LCCOMB_X19_Y12_N2
\uart_module|u_RX|r_MEM~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1586_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1583_combout\ & ((\uart_module|u_RX|r_MEM~1585_combout\))) # (!\uart_module|u_RX|r_MEM~1583_combout\ & (\uart_module|u_RX|r_MEM~1578_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~1583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1578_combout\,
	datab => \uart_module|u_RX|r_MEM~1585_combout\,
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~1583_combout\,
	combout => \uart_module|u_RX|r_MEM~1586_combout\);

-- Location: LCCOMB_X24_Y16_N20
\uart_module|u_RX|r_MEM~526feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~526feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~526feeder_combout\);

-- Location: LCCOMB_X17_Y14_N22
\uart_module|u_RX|r_MEM~2489\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2489_combout\ = (\uart_module|u_RX|mem_addr\(0) & (\uart_module|u_RX|mem_addr\(1) & (!\uart_module|u_RX|mem_addr\(2) & \uart_module|u_RX|mem_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(0),
	datab => \uart_module|u_RX|mem_addr\(1),
	datac => \uart_module|u_RX|mem_addr\(2),
	datad => \uart_module|u_RX|mem_addr\(3),
	combout => \uart_module|u_RX|r_MEM~2489_combout\);

-- Location: LCCOMB_X17_Y14_N26
\uart_module|u_RX|r_MEM~2491\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2491_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2489_combout\ & !\uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2489_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2491_combout\);

-- Location: FF_X24_Y16_N21
\uart_module|u_RX|r_MEM~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~526feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~526_q\);

-- Location: LCCOMB_X17_Y14_N0
\uart_module|u_RX|r_MEM~2492\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2492_combout\ = (\uart_module|u_RX|r_MEM~2489_combout\ & (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|mem_addr\(4) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2489_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2492_combout\);

-- Location: FF_X16_Y16_N13
\uart_module|u_RX|r_MEM~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~142_q\);

-- Location: LCCOMB_X16_Y16_N12
\uart_module|u_RX|r_MEM~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1587_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~526_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~142_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~526_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~142_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1587_combout\);

-- Location: LCCOMB_X21_Y16_N12
\uart_module|u_RX|r_MEM~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~910feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~910feeder_combout\);

-- Location: LCCOMB_X17_Y14_N12
\uart_module|u_RX|r_MEM~2490\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2490_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2489_combout\ & \uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2489_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2490_combout\);

-- Location: FF_X21_Y16_N13
\uart_module|u_RX|r_MEM~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~910feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~910_q\);

-- Location: LCCOMB_X17_Y14_N30
\uart_module|u_RX|r_MEM~2493\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2493_combout\ = (!\uart_module|u_RX|process_0~0_combout\ & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2489_combout\ & !\uart_module|u_RX|mem_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|process_0~0_combout\,
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2489_combout\,
	datad => \uart_module|u_RX|mem_addr\(4),
	combout => \uart_module|u_RX|r_MEM~2493_combout\);

-- Location: FF_X16_Y16_N15
\uart_module|u_RX|r_MEM~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1294_q\);

-- Location: LCCOMB_X16_Y16_N14
\uart_module|u_RX|r_MEM~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1588_combout\ = (\uart_module|u_RX|r_MEM~1587_combout\ & (((\uart_module|u_RX|r_MEM~1294_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~1587_combout\ & (\uart_module|u_RX|r_MEM~910_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1587_combout\,
	datab => \uart_module|u_RX|r_MEM~910_q\,
	datac => \uart_module|u_RX|r_MEM~1294_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1588_combout\);

-- Location: LCCOMB_X23_Y12_N0
\uart_module|u_RX|r_MEM~718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~718feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~718feeder_combout\);

-- Location: LCCOMB_X23_Y11_N2
\uart_module|u_RX|r_MEM~2504\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2504_combout\ = (!\uart_module|u_RX|mem_addr\(2) & (\uart_module|u_RX|mem_addr\(0) & (!\uart_module|u_RX|mem_addr\(3) & \uart_module|u_RX|mem_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(2),
	datab => \uart_module|u_RX|mem_addr\(0),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(1),
	combout => \uart_module|u_RX|r_MEM~2504_combout\);

-- Location: LCCOMB_X23_Y12_N2
\uart_module|u_RX|r_MEM~2506\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2506_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|mem_addr\(5) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2504_combout\,
	combout => \uart_module|u_RX|r_MEM~2506_combout\);

-- Location: FF_X23_Y12_N1
\uart_module|u_RX|r_MEM~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~718feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~718_q\);

-- Location: LCCOMB_X23_Y11_N6
\uart_module|u_RX|r_MEM~2507\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2507_combout\ = (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(5),
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2504_combout\,
	combout => \uart_module|u_RX|r_MEM~2507_combout\);

-- Location: FF_X19_Y12_N17
\uart_module|u_RX|r_MEM~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~334_q\);

-- Location: LCCOMB_X19_Y12_N16
\uart_module|u_RX|r_MEM~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1594_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~718_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~334_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~718_q\,
	datac => \uart_module|u_RX|r_MEM~334_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1594_combout\);

-- Location: LCCOMB_X24_Y12_N20
\uart_module|u_RX|r_MEM~2508\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2508_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2504_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2504_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2508_combout\);

-- Location: FF_X19_Y12_N19
\uart_module|u_RX|r_MEM~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1486_q\);

-- Location: LCCOMB_X19_Y8_N4
\uart_module|u_RX|r_MEM~1102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1102feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1102feeder_combout\);

-- Location: LCCOMB_X23_Y11_N8
\uart_module|u_RX|r_MEM~2505\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2505_combout\ = (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(5),
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2504_combout\,
	combout => \uart_module|u_RX|r_MEM~2505_combout\);

-- Location: FF_X19_Y8_N5
\uart_module|u_RX|r_MEM~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1102feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1102_q\);

-- Location: LCCOMB_X19_Y12_N18
\uart_module|u_RX|r_MEM~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1595_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1594_combout\ & (\uart_module|u_RX|r_MEM~1486_q\)) # (!\uart_module|u_RX|r_MEM~1594_combout\ & ((\uart_module|u_RX|r_MEM~1102_q\))))) # 
-- (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1594_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1594_combout\,
	datac => \uart_module|u_RX|r_MEM~1486_q\,
	datad => \uart_module|u_RX|r_MEM~1102_q\,
	combout => \uart_module|u_RX|r_MEM~1595_combout\);

-- Location: LCCOMB_X16_Y11_N8
\uart_module|u_RX|r_MEM~2499\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2499_combout\ = (\uart_module|u_RX|mem_addr\(1) & (\uart_module|u_RX|mem_addr\(0) & (\uart_module|u_RX|mem_addr\(3) & \uart_module|u_RX|mem_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(1),
	datab => \uart_module|u_RX|mem_addr\(0),
	datac => \uart_module|u_RX|mem_addr\(3),
	datad => \uart_module|u_RX|mem_addr\(2),
	combout => \uart_module|u_RX|r_MEM~2499_combout\);

-- Location: LCCOMB_X16_Y13_N4
\uart_module|u_RX|r_MEM~2500\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2500_combout\ = (\uart_module|u_RX|r_MEM~2499_combout\ & (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2499_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2500_combout\);

-- Location: FF_X13_Y12_N25
\uart_module|u_RX|r_MEM~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~430_q\);

-- Location: LCCOMB_X17_Y14_N20
\uart_module|u_RX|r_MEM~2503\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2503_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2499_combout\ & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|mem_addr\(5),
	datac => \uart_module|u_RX|r_MEM~2499_combout\,
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2503_combout\);

-- Location: FF_X14_Y12_N15
\uart_module|u_RX|r_MEM~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1198_q\);

-- Location: LCCOMB_X16_Y13_N8
\uart_module|u_RX|r_MEM~2502\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2502_combout\ = (\uart_module|u_RX|r_MEM~2499_combout\ & (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2499_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2502_combout\);

-- Location: FF_X14_Y12_N29
\uart_module|u_RX|r_MEM~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~46_q\);

-- Location: LCCOMB_X16_Y13_N26
\uart_module|u_RX|r_MEM~2501\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2501_combout\ = (\uart_module|u_RX|r_MEM~2499_combout\ & (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & !\uart_module|u_RX|mem_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2499_combout\,
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|mem_addr\(5),
	combout => \uart_module|u_RX|r_MEM~2501_combout\);

-- Location: FF_X13_Y12_N31
\uart_module|u_RX|r_MEM~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~814_q\);

-- Location: LCCOMB_X14_Y12_N28
\uart_module|u_RX|r_MEM~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1591_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~814_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~46_q\,
	datad => \uart_module|u_RX|r_MEM~814_q\,
	combout => \uart_module|u_RX|r_MEM~1591_combout\);

-- Location: LCCOMB_X14_Y12_N14
\uart_module|u_RX|r_MEM~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1592_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1591_combout\ & ((\uart_module|u_RX|r_MEM~1198_q\))) # (!\uart_module|u_RX|r_MEM~1591_combout\ & (\uart_module|u_RX|r_MEM~430_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~430_q\,
	datac => \uart_module|u_RX|r_MEM~1198_q\,
	datad => \uart_module|u_RX|r_MEM~1591_combout\,
	combout => \uart_module|u_RX|r_MEM~1592_combout\);

-- Location: LCCOMB_X25_Y12_N16
\uart_module|u_RX|r_MEM~622feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~622feeder_combout\ = \uart_module|u_RX|rgb[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][7]~q\,
	combout => \uart_module|u_RX|r_MEM~622feeder_combout\);

-- Location: LCCOMB_X21_Y11_N8
\uart_module|u_RX|r_MEM~2494\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2494_combout\ = (!\uart_module|u_RX|mem_addr\(3) & (\uart_module|u_RX|mem_addr\(2) & (\uart_module|u_RX|mem_addr\(0) & \uart_module|u_RX|mem_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(3),
	datab => \uart_module|u_RX|mem_addr\(2),
	datac => \uart_module|u_RX|mem_addr\(0),
	datad => \uart_module|u_RX|mem_addr\(1),
	combout => \uart_module|u_RX|r_MEM~2494_combout\);

-- Location: LCCOMB_X21_Y11_N6
\uart_module|u_RX|r_MEM~2495\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2495_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|r_MEM~2494_combout\ & (\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|r_MEM~2494_combout\,
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2495_combout\);

-- Location: FF_X25_Y12_N17
\uart_module|u_RX|r_MEM~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~622feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~622_q\);

-- Location: LCCOMB_X21_Y11_N10
\uart_module|u_RX|r_MEM~2498\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2498_combout\ = (!\uart_module|u_RX|mem_addr\(4) & (\uart_module|u_RX|r_MEM~2494_combout\ & (!\uart_module|u_RX|mem_addr\(5) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(4),
	datab => \uart_module|u_RX|r_MEM~2494_combout\,
	datac => \uart_module|u_RX|mem_addr\(5),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2498_combout\);

-- Location: FF_X21_Y11_N23
\uart_module|u_RX|r_MEM~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1390_q\);

-- Location: LCCOMB_X19_Y14_N30
\uart_module|u_RX|r_MEM~2497\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2497_combout\ = (\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|mem_addr\(4) & (!\uart_module|u_RX|process_0~0_combout\ & \uart_module|u_RX|r_MEM~2494_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(5),
	datab => \uart_module|u_RX|mem_addr\(4),
	datac => \uart_module|u_RX|process_0~0_combout\,
	datad => \uart_module|u_RX|r_MEM~2494_combout\,
	combout => \uart_module|u_RX|r_MEM~2497_combout\);

-- Location: FF_X21_Y11_N21
\uart_module|u_RX|r_MEM~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~238_q\);

-- Location: LCCOMB_X21_Y11_N0
\uart_module|u_RX|r_MEM~2496\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2496_combout\ = (!\uart_module|u_RX|mem_addr\(5) & (\uart_module|u_RX|r_MEM~2494_combout\ & (\uart_module|u_RX|mem_addr\(4) & !\uart_module|u_RX|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|mem_addr\(5),
	datab => \uart_module|u_RX|r_MEM~2494_combout\,
	datac => \uart_module|u_RX|mem_addr\(4),
	datad => \uart_module|u_RX|process_0~0_combout\,
	combout => \uart_module|u_RX|r_MEM~2496_combout\);

-- Location: FF_X13_Y15_N17
\uart_module|u_RX|r_MEM~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1006_q\);

-- Location: LCCOMB_X21_Y11_N20
\uart_module|u_RX|r_MEM~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1589_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1006_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~238_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~238_q\,
	datad => \uart_module|u_RX|r_MEM~1006_q\,
	combout => \uart_module|u_RX|r_MEM~1589_combout\);

-- Location: LCCOMB_X21_Y11_N22
\uart_module|u_RX|r_MEM~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1590_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1589_combout\ & ((\uart_module|u_RX|r_MEM~1390_q\))) # (!\uart_module|u_RX|r_MEM~1589_combout\ & (\uart_module|u_RX|r_MEM~622_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~622_q\,
	datac => \uart_module|u_RX|r_MEM~1390_q\,
	datad => \uart_module|u_RX|r_MEM~1589_combout\,
	combout => \uart_module|u_RX|r_MEM~1590_combout\);

-- Location: LCCOMB_X14_Y12_N16
\uart_module|u_RX|r_MEM~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1593_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1590_combout\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1592_combout\,
	datad => \uart_module|u_RX|r_MEM~1590_combout\,
	combout => \uart_module|u_RX|r_MEM~1593_combout\);

-- Location: LCCOMB_X14_Y12_N18
\uart_module|u_RX|r_MEM~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1596_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1593_combout\ & ((\uart_module|u_RX|r_MEM~1595_combout\))) # (!\uart_module|u_RX|r_MEM~1593_combout\ & (\uart_module|u_RX|r_MEM~1588_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1588_combout\,
	datac => \uart_module|u_RX|r_MEM~1595_combout\,
	datad => \uart_module|u_RX|r_MEM~1593_combout\,
	combout => \uart_module|u_RX|r_MEM~1596_combout\);

-- Location: LCCOMB_X14_Y12_N4
\uart_module|u_RX|r_MEM~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1597_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~1586_combout\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1586_combout\,
	datad => \uart_module|u_RX|r_MEM~1596_combout\,
	combout => \uart_module|u_RX|r_MEM~1597_combout\);

-- Location: LCCOMB_X13_Y15_N18
\uart_module|u_RX|r_MEM~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1608_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1597_combout\ & ((\uart_module|u_RX|r_MEM~1607_combout\))) # (!\uart_module|u_RX|r_MEM~1597_combout\ & (\uart_module|u_RX|r_MEM~1576_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1576_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1607_combout\,
	datad => \uart_module|u_RX|r_MEM~1597_combout\,
	combout => \uart_module|u_RX|r_MEM~1608_combout\);

-- Location: LCCOMB_X22_Y20_N16
\uart_module|u_RX|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~3_combout\ = (\uart_module|u_RX|r_INDEX\(0) & (\uart_module|u_RX|r_INDEX\(1) & (!\uart_module|u_RX|r_INDEX\(3) & \uart_module|u_RX|s_RECIEVING_FLAG~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(0),
	datab => \uart_module|u_RX|r_INDEX\(1),
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	combout => \uart_module|u_RX|Decoder0~3_combout\);

-- Location: LCCOMB_X22_Y20_N4
\uart_module|u_RX|r_DATA_BUFFER[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[7]~3_combout\ = (\uart_module|u_RX|r_INDEX\(2) & ((\uart_module|u_RX|Decoder0~3_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~3_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(7)))))) # 
-- (!\uart_module|u_RX|r_INDEX\(2) & (((\uart_module|u_RX|r_DATA_BUFFER\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(2),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(7),
	datad => \uart_module|u_RX|Decoder0~3_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[7]~3_combout\);

-- Location: FF_X22_Y20_N5
\uart_module|u_RX|r_DATA_BUFFER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(7));

-- Location: LCCOMB_X23_Y19_N30
\uart_module|u_RX|rgb[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][6]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(7),
	combout => \uart_module|u_RX|rgb[1][6]~feeder_combout\);

-- Location: FF_X23_Y19_N31
\uart_module|u_RX|rgb[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][6]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][6]~q\);

-- Location: LCCOMB_X25_Y13_N2
\uart_module|u_RX|r_MEM~597feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~597feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~597feeder_combout\);

-- Location: FF_X25_Y13_N3
\uart_module|u_RX|r_MEM~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~597feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~597_q\);

-- Location: FF_X22_Y13_N17
\uart_module|u_RX|r_MEM~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~549_q\);

-- Location: LCCOMB_X25_Y15_N4
\uart_module|u_RX|r_MEM~573feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~573feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~573feeder_combout\);

-- Location: FF_X25_Y15_N5
\uart_module|u_RX|r_MEM~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~573feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~573_q\);

-- Location: FF_X25_Y13_N25
\uart_module|u_RX|r_MEM~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~525_q\);

-- Location: LCCOMB_X25_Y13_N24
\uart_module|u_RX|r_MEM~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1609_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~573_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~525_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~573_q\,
	datac => \uart_module|u_RX|r_MEM~525_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1609_combout\);

-- Location: LCCOMB_X22_Y13_N16
\uart_module|u_RX|r_MEM~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1610_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1609_combout\ & (\uart_module|u_RX|r_MEM~597_q\)) # (!\uart_module|u_RX|r_MEM~1609_combout\ & ((\uart_module|u_RX|r_MEM~549_q\))))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~597_q\,
	datac => \uart_module|u_RX|r_MEM~549_q\,
	datad => \uart_module|u_RX|r_MEM~1609_combout\,
	combout => \uart_module|u_RX|r_MEM~1610_combout\);

-- Location: LCCOMB_X21_Y17_N10
\uart_module|u_RX|r_MEM~1317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1317feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1317feeder_combout\);

-- Location: FF_X21_Y17_N11
\uart_module|u_RX|r_MEM~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1317feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1317_q\);

-- Location: FF_X21_Y13_N3
\uart_module|u_RX|r_MEM~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1365_q\);

-- Location: LCCOMB_X24_Y13_N12
\uart_module|u_RX|r_MEM~1341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1341feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1341feeder_combout\);

-- Location: FF_X24_Y13_N13
\uart_module|u_RX|r_MEM~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1341feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1341_q\);

-- Location: FF_X21_Y13_N25
\uart_module|u_RX|r_MEM~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1293_q\);

-- Location: LCCOMB_X21_Y13_N24
\uart_module|u_RX|r_MEM~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1616_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1341_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1293_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1341_q\,
	datac => \uart_module|u_RX|r_MEM~1293_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1616_combout\);

-- Location: LCCOMB_X21_Y13_N2
\uart_module|u_RX|r_MEM~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1617_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1616_combout\ & ((\uart_module|u_RX|r_MEM~1365_q\))) # (!\uart_module|u_RX|r_MEM~1616_combout\ & (\uart_module|u_RX|r_MEM~1317_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1317_q\,
	datac => \uart_module|u_RX|r_MEM~1365_q\,
	datad => \uart_module|u_RX|r_MEM~1616_combout\,
	combout => \uart_module|u_RX|r_MEM~1617_combout\);

-- Location: FF_X21_Y15_N5
\uart_module|u_RX|r_MEM~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~909_q\);

-- Location: LCCOMB_X21_Y17_N0
\uart_module|u_RX|r_MEM~933feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~933feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~933feeder_combout\);

-- Location: FF_X21_Y17_N1
\uart_module|u_RX|r_MEM~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~933feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~933_q\);

-- Location: LCCOMB_X21_Y15_N4
\uart_module|u_RX|r_MEM~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1611_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~933_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~909_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~909_q\,
	datad => \uart_module|u_RX|r_MEM~933_q\,
	combout => \uart_module|u_RX|r_MEM~1611_combout\);

-- Location: FF_X21_Y15_N23
\uart_module|u_RX|r_MEM~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~981_q\);

-- Location: LCCOMB_X24_Y11_N18
\uart_module|u_RX|r_MEM~957feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~957feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~957feeder_combout\);

-- Location: FF_X24_Y11_N19
\uart_module|u_RX|r_MEM~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~957feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~957_q\);

-- Location: LCCOMB_X21_Y15_N22
\uart_module|u_RX|r_MEM~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1612_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1611_combout\ & (\uart_module|u_RX|r_MEM~981_q\)) # (!\uart_module|u_RX|r_MEM~1611_combout\ & ((\uart_module|u_RX|r_MEM~957_q\))))) # (!\controller_module|k\(1) 
-- & (\uart_module|u_RX|r_MEM~1611_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1611_combout\,
	datac => \uart_module|u_RX|r_MEM~981_q\,
	datad => \uart_module|u_RX|r_MEM~957_q\,
	combout => \uart_module|u_RX|r_MEM~1612_combout\);

-- Location: LCCOMB_X13_Y18_N24
\uart_module|u_RX|r_MEM~189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~189feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~189feeder_combout\);

-- Location: FF_X13_Y18_N25
\uart_module|u_RX|r_MEM~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~189feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~189_q\);

-- Location: FF_X14_Y15_N3
\uart_module|u_RX|r_MEM~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~213_q\);

-- Location: FF_X13_Y15_N3
\uart_module|u_RX|r_MEM~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~165_q\);

-- Location: FF_X14_Y15_N13
\uart_module|u_RX|r_MEM~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~141_q\);

-- Location: LCCOMB_X14_Y15_N12
\uart_module|u_RX|r_MEM~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1613_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~165_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~141_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~165_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~141_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1613_combout\);

-- Location: LCCOMB_X14_Y15_N2
\uart_module|u_RX|r_MEM~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1614_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1613_combout\ & ((\uart_module|u_RX|r_MEM~213_q\))) # (!\uart_module|u_RX|r_MEM~1613_combout\ & (\uart_module|u_RX|r_MEM~189_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~189_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~213_q\,
	datad => \uart_module|u_RX|r_MEM~1613_combout\,
	combout => \uart_module|u_RX|r_MEM~1614_combout\);

-- Location: LCCOMB_X13_Y13_N24
\uart_module|u_RX|r_MEM~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1615_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1612_combout\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~1614_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1612_combout\,
	datad => \uart_module|u_RX|r_MEM~1614_combout\,
	combout => \uart_module|u_RX|r_MEM~1615_combout\);

-- Location: LCCOMB_X13_Y13_N14
\uart_module|u_RX|r_MEM~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1618_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1615_combout\ & ((\uart_module|u_RX|r_MEM~1617_combout\))) # (!\uart_module|u_RX|r_MEM~1615_combout\ & (\uart_module|u_RX|r_MEM~1610_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~1615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1610_combout\,
	datac => \uart_module|u_RX|r_MEM~1617_combout\,
	datad => \uart_module|u_RX|r_MEM~1615_combout\,
	combout => \uart_module|u_RX|r_MEM~1618_combout\);

-- Location: LCCOMB_X11_Y9_N28
\uart_module|u_RX|r_MEM~1029feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1029feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1029feeder_combout\);

-- Location: FF_X11_Y9_N29
\uart_module|u_RX|r_MEM~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1029feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1029_q\);

-- Location: FF_X17_Y9_N13
\uart_module|u_RX|r_MEM~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1005_q\);

-- Location: LCCOMB_X17_Y9_N12
\uart_module|u_RX|r_MEM~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1619_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1029_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1005_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1029_q\,
	datac => \uart_module|u_RX|r_MEM~1005_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1619_combout\);

-- Location: LCCOMB_X21_Y9_N24
\uart_module|u_RX|r_MEM~1053feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1053feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1053feeder_combout\);

-- Location: FF_X21_Y9_N25
\uart_module|u_RX|r_MEM~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1053feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1053_q\);

-- Location: FF_X17_Y9_N19
\uart_module|u_RX|r_MEM~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1077_q\);

-- Location: LCCOMB_X17_Y9_N18
\uart_module|u_RX|r_MEM~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1620_combout\ = (\uart_module|u_RX|r_MEM~1619_combout\ & (((\uart_module|u_RX|r_MEM~1077_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~1619_combout\ & (\uart_module|u_RX|r_MEM~1053_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1619_combout\,
	datab => \uart_module|u_RX|r_MEM~1053_q\,
	datac => \uart_module|u_RX|r_MEM~1077_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1620_combout\);

-- Location: LCCOMB_X24_Y13_N2
\uart_module|u_RX|r_MEM~1437feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1437feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1437feeder_combout\);

-- Location: FF_X24_Y13_N3
\uart_module|u_RX|r_MEM~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1437feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1437_q\);

-- Location: FF_X23_Y13_N29
\uart_module|u_RX|r_MEM~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1389_q\);

-- Location: LCCOMB_X23_Y13_N28
\uart_module|u_RX|r_MEM~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1626_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1437_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1389_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1437_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1389_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1626_combout\);

-- Location: FF_X23_Y13_N7
\uart_module|u_RX|r_MEM~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1461_q\);

-- Location: LCCOMB_X23_Y17_N0
\uart_module|u_RX|r_MEM~1413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1413feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1413feeder_combout\);

-- Location: FF_X23_Y17_N1
\uart_module|u_RX|r_MEM~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1413feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1413_q\);

-- Location: LCCOMB_X23_Y13_N6
\uart_module|u_RX|r_MEM~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1627_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1626_combout\ & (\uart_module|u_RX|r_MEM~1461_q\)) # (!\uart_module|u_RX|r_MEM~1626_combout\ & ((\uart_module|u_RX|r_MEM~1413_q\))))) # 
-- (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1626_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1626_combout\,
	datac => \uart_module|u_RX|r_MEM~1461_q\,
	datad => \uart_module|u_RX|r_MEM~1413_q\,
	combout => \uart_module|u_RX|r_MEM~1627_combout\);

-- Location: LCCOMB_X21_Y14_N16
\uart_module|u_RX|r_MEM~645feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~645feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~645feeder_combout\);

-- Location: FF_X21_Y14_N17
\uart_module|u_RX|r_MEM~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~645feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~645_q\);

-- Location: FF_X17_Y17_N17
\uart_module|u_RX|r_MEM~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~693_q\);

-- Location: LCCOMB_X13_Y14_N18
\uart_module|u_RX|r_MEM~669feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~669feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~669feeder_combout\);

-- Location: FF_X13_Y14_N19
\uart_module|u_RX|r_MEM~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~669feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~669_q\);

-- Location: FF_X17_Y17_N11
\uart_module|u_RX|r_MEM~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~621_q\);

-- Location: LCCOMB_X17_Y17_N10
\uart_module|u_RX|r_MEM~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1621_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~669_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~669_q\,
	datac => \uart_module|u_RX|r_MEM~621_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1621_combout\);

-- Location: LCCOMB_X17_Y17_N16
\uart_module|u_RX|r_MEM~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1622_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1621_combout\ & ((\uart_module|u_RX|r_MEM~693_q\))) # (!\uart_module|u_RX|r_MEM~1621_combout\ & (\uart_module|u_RX|r_MEM~645_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~645_q\,
	datac => \uart_module|u_RX|r_MEM~693_q\,
	datad => \uart_module|u_RX|r_MEM~1621_combout\,
	combout => \uart_module|u_RX|r_MEM~1622_combout\);

-- Location: LCCOMB_X18_Y13_N16
\uart_module|u_RX|r_MEM~261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~261feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~261feeder_combout\);

-- Location: FF_X18_Y13_N17
\uart_module|u_RX|r_MEM~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~261feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~261_q\);

-- Location: FF_X19_Y13_N13
\uart_module|u_RX|r_MEM~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~237_q\);

-- Location: LCCOMB_X19_Y13_N12
\uart_module|u_RX|r_MEM~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1623_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~261_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~237_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~261_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~237_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1623_combout\);

-- Location: LCCOMB_X21_Y10_N4
\uart_module|u_RX|r_MEM~285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~285feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~285feeder_combout\);

-- Location: FF_X21_Y10_N5
\uart_module|u_RX|r_MEM~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~285feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~285_q\);

-- Location: FF_X19_Y13_N3
\uart_module|u_RX|r_MEM~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~309_q\);

-- Location: LCCOMB_X19_Y13_N2
\uart_module|u_RX|r_MEM~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1624_combout\ = (\uart_module|u_RX|r_MEM~1623_combout\ & (((\uart_module|u_RX|r_MEM~309_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~1623_combout\ & (\uart_module|u_RX|r_MEM~285_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1623_combout\,
	datab => \uart_module|u_RX|r_MEM~285_q\,
	datac => \uart_module|u_RX|r_MEM~309_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1624_combout\);

-- Location: LCCOMB_X17_Y15_N0
\uart_module|u_RX|r_MEM~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1625_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~1622_combout\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1622_combout\,
	datad => \uart_module|u_RX|r_MEM~1624_combout\,
	combout => \uart_module|u_RX|r_MEM~1625_combout\);

-- Location: LCCOMB_X17_Y15_N30
\uart_module|u_RX|r_MEM~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1628_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1625_combout\ & ((\uart_module|u_RX|r_MEM~1627_combout\))) # (!\uart_module|u_RX|r_MEM~1625_combout\ & (\uart_module|u_RX|r_MEM~1620_combout\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1620_combout\,
	datab => \uart_module|u_RX|r_MEM~1627_combout\,
	datac => \controller_module|k\(5),
	datad => \uart_module|u_RX|r_MEM~1625_combout\,
	combout => \uart_module|u_RX|r_MEM~1628_combout\);

-- Location: LCCOMB_X19_Y17_N12
\uart_module|u_RX|r_MEM~1221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1221feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1221feeder_combout\);

-- Location: FF_X19_Y17_N13
\uart_module|u_RX|r_MEM~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1221feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1221_q\);

-- Location: FF_X18_Y17_N19
\uart_module|u_RX|r_MEM~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1269_q\);

-- Location: FF_X18_Y17_N21
\uart_module|u_RX|r_MEM~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1197_q\);

-- Location: LCCOMB_X19_Y16_N4
\uart_module|u_RX|r_MEM~1245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1245feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1245feeder_combout\);

-- Location: FF_X19_Y16_N5
\uart_module|u_RX|r_MEM~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1245feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1245_q\);

-- Location: LCCOMB_X18_Y17_N20
\uart_module|u_RX|r_MEM~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1636_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1245_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~1197_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1197_q\,
	datad => \uart_module|u_RX|r_MEM~1245_q\,
	combout => \uart_module|u_RX|r_MEM~1636_combout\);

-- Location: LCCOMB_X18_Y17_N18
\uart_module|u_RX|r_MEM~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1637_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1636_combout\ & ((\uart_module|u_RX|r_MEM~1269_q\))) # (!\uart_module|u_RX|r_MEM~1636_combout\ & (\uart_module|u_RX|r_MEM~1221_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1221_q\,
	datac => \uart_module|u_RX|r_MEM~1269_q\,
	datad => \uart_module|u_RX|r_MEM~1636_combout\,
	combout => \uart_module|u_RX|r_MEM~1637_combout\);

-- Location: FF_X17_Y13_N21
\uart_module|u_RX|r_MEM~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~813_q\);

-- Location: LCCOMB_X16_Y8_N8
\uart_module|u_RX|r_MEM~837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~837feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~837feeder_combout\);

-- Location: FF_X16_Y8_N9
\uart_module|u_RX|r_MEM~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~837feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~837_q\);

-- Location: LCCOMB_X17_Y13_N20
\uart_module|u_RX|r_MEM~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1629_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~837_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~813_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~813_q\,
	datad => \uart_module|u_RX|r_MEM~837_q\,
	combout => \uart_module|u_RX|r_MEM~1629_combout\);

-- Location: FF_X17_Y13_N3
\uart_module|u_RX|r_MEM~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~885_q\);

-- Location: FF_X17_Y12_N27
\uart_module|u_RX|r_MEM~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~861_q\);

-- Location: LCCOMB_X17_Y13_N2
\uart_module|u_RX|r_MEM~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1630_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1629_combout\ & (\uart_module|u_RX|r_MEM~885_q\)) # (!\uart_module|u_RX|r_MEM~1629_combout\ & ((\uart_module|u_RX|r_MEM~861_q\))))) # (!\controller_module|k\(1) 
-- & (\uart_module|u_RX|r_MEM~1629_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1629_combout\,
	datac => \uart_module|u_RX|r_MEM~885_q\,
	datad => \uart_module|u_RX|r_MEM~861_q\,
	combout => \uart_module|u_RX|r_MEM~1630_combout\);

-- Location: LCCOMB_X16_Y14_N2
\uart_module|u_RX|r_MEM~453feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~453feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~453feeder_combout\);

-- Location: FF_X16_Y14_N3
\uart_module|u_RX|r_MEM~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~453feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~453_q\);

-- Location: FF_X17_Y7_N9
\uart_module|u_RX|r_MEM~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~501_q\);

-- Location: LCCOMB_X18_Y7_N16
\uart_module|u_RX|r_MEM~477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~477feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~477feeder_combout\);

-- Location: FF_X18_Y7_N17
\uart_module|u_RX|r_MEM~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~477feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~477_q\);

-- Location: FF_X17_Y7_N3
\uart_module|u_RX|r_MEM~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~429_q\);

-- Location: LCCOMB_X17_Y7_N2
\uart_module|u_RX|r_MEM~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1631_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~477_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~477_q\,
	datac => \uart_module|u_RX|r_MEM~429_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1631_combout\);

-- Location: LCCOMB_X17_Y7_N8
\uart_module|u_RX|r_MEM~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1632_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1631_combout\ & ((\uart_module|u_RX|r_MEM~501_q\))) # (!\uart_module|u_RX|r_MEM~1631_combout\ & (\uart_module|u_RX|r_MEM~453_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~453_q\,
	datac => \uart_module|u_RX|r_MEM~501_q\,
	datad => \uart_module|u_RX|r_MEM~1631_combout\,
	combout => \uart_module|u_RX|r_MEM~1632_combout\);

-- Location: LCCOMB_X21_Y10_N2
\uart_module|u_RX|r_MEM~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~93feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~93feeder_combout\);

-- Location: FF_X21_Y10_N3
\uart_module|u_RX|r_MEM~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~93feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~93_q\);

-- Location: FF_X18_Y10_N23
\uart_module|u_RX|r_MEM~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~117_q\);

-- Location: FF_X18_Y10_N29
\uart_module|u_RX|r_MEM~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~45_q\);

-- Location: LCCOMB_X14_Y14_N8
\uart_module|u_RX|r_MEM~69feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~69feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~69feeder_combout\);

-- Location: FF_X14_Y14_N9
\uart_module|u_RX|r_MEM~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~69feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~69_q\);

-- Location: LCCOMB_X18_Y10_N28
\uart_module|u_RX|r_MEM~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1633_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~69_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~45_q\,
	datad => \uart_module|u_RX|r_MEM~69_q\,
	combout => \uart_module|u_RX|r_MEM~1633_combout\);

-- Location: LCCOMB_X18_Y10_N22
\uart_module|u_RX|r_MEM~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1634_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1633_combout\ & ((\uart_module|u_RX|r_MEM~117_q\))) # (!\uart_module|u_RX|r_MEM~1633_combout\ & (\uart_module|u_RX|r_MEM~93_q\)))) # (!\controller_module|k\(1) & 
-- (((\uart_module|u_RX|r_MEM~1633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~93_q\,
	datac => \uart_module|u_RX|r_MEM~117_q\,
	datad => \uart_module|u_RX|r_MEM~1633_combout\,
	combout => \uart_module|u_RX|r_MEM~1634_combout\);

-- Location: LCCOMB_X17_Y15_N16
\uart_module|u_RX|r_MEM~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1635_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~1632_combout\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1632_combout\,
	datad => \uart_module|u_RX|r_MEM~1634_combout\,
	combout => \uart_module|u_RX|r_MEM~1635_combout\);

-- Location: LCCOMB_X17_Y15_N18
\uart_module|u_RX|r_MEM~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1638_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1635_combout\ & (\uart_module|u_RX|r_MEM~1637_combout\)) # (!\uart_module|u_RX|r_MEM~1635_combout\ & ((\uart_module|u_RX|r_MEM~1630_combout\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1637_combout\,
	datab => \uart_module|u_RX|r_MEM~1630_combout\,
	datac => \controller_module|k\(5),
	datad => \uart_module|u_RX|r_MEM~1635_combout\,
	combout => \uart_module|u_RX|r_MEM~1638_combout\);

-- Location: LCCOMB_X17_Y15_N4
\uart_module|u_RX|r_MEM~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1639_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~1628_combout\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1628_combout\,
	datad => \uart_module|u_RX|r_MEM~1638_combout\,
	combout => \uart_module|u_RX|r_MEM~1639_combout\);

-- Location: LCCOMB_X24_Y10_N10
\uart_module|u_RX|r_MEM~1173feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1173feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1173feeder_combout\);

-- Location: FF_X24_Y10_N11
\uart_module|u_RX|r_MEM~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1173feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1173_q\);

-- Location: FF_X19_Y10_N31
\uart_module|u_RX|r_MEM~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1557_q\);

-- Location: LCCOMB_X23_Y10_N10
\uart_module|u_RX|r_MEM~789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~789feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~789feeder_combout\);

-- Location: FF_X23_Y10_N11
\uart_module|u_RX|r_MEM~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~789feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~789_q\);

-- Location: FF_X19_Y10_N1
\uart_module|u_RX|r_MEM~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~405_q\);

-- Location: LCCOMB_X19_Y10_N0
\uart_module|u_RX|r_MEM~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1647_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~789_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~405_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~789_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~405_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1647_combout\);

-- Location: LCCOMB_X19_Y10_N30
\uart_module|u_RX|r_MEM~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1648_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1647_combout\ & ((\uart_module|u_RX|r_MEM~1557_q\))) # (!\uart_module|u_RX|r_MEM~1647_combout\ & (\uart_module|u_RX|r_MEM~1173_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1173_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1557_q\,
	datad => \uart_module|u_RX|r_MEM~1647_combout\,
	combout => \uart_module|u_RX|r_MEM~1648_combout\);

-- Location: LCCOMB_X14_Y8_N30
\uart_module|u_RX|r_MEM~765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~765feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~765feeder_combout\);

-- Location: FF_X14_Y8_N31
\uart_module|u_RX|r_MEM~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~765feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~765_q\);

-- Location: FF_X18_Y8_N31
\uart_module|u_RX|r_MEM~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1533_q\);

-- Location: LCCOMB_X21_Y8_N16
\uart_module|u_RX|r_MEM~1149feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1149feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1149feeder_combout\);

-- Location: FF_X21_Y8_N17
\uart_module|u_RX|r_MEM~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1149feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1149_q\);

-- Location: FF_X18_Y8_N29
\uart_module|u_RX|r_MEM~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~381_q\);

-- Location: LCCOMB_X18_Y8_N28
\uart_module|u_RX|r_MEM~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1640_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1149_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~381_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1149_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~381_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1640_combout\);

-- Location: LCCOMB_X18_Y8_N30
\uart_module|u_RX|r_MEM~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1641_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1640_combout\ & ((\uart_module|u_RX|r_MEM~1533_q\))) # (!\uart_module|u_RX|r_MEM~1640_combout\ & (\uart_module|u_RX|r_MEM~765_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~765_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1533_q\,
	datad => \uart_module|u_RX|r_MEM~1640_combout\,
	combout => \uart_module|u_RX|r_MEM~1641_combout\);

-- Location: LCCOMB_X23_Y12_N30
\uart_module|u_RX|r_MEM~717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~717feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~717feeder_combout\);

-- Location: FF_X23_Y12_N31
\uart_module|u_RX|r_MEM~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~717feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~717_q\);

-- Location: FF_X19_Y12_N15
\uart_module|u_RX|r_MEM~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1485_q\);

-- Location: LCCOMB_X19_Y8_N6
\uart_module|u_RX|r_MEM~1101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1101feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1101feeder_combout\);

-- Location: FF_X19_Y8_N7
\uart_module|u_RX|r_MEM~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1101feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1101_q\);

-- Location: FF_X19_Y12_N13
\uart_module|u_RX|r_MEM~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~333_q\);

-- Location: LCCOMB_X19_Y12_N12
\uart_module|u_RX|r_MEM~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1644_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1101_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~333_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1101_q\,
	datac => \uart_module|u_RX|r_MEM~333_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1644_combout\);

-- Location: LCCOMB_X19_Y12_N14
\uart_module|u_RX|r_MEM~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1645_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1644_combout\ & ((\uart_module|u_RX|r_MEM~1485_q\))) # (!\uart_module|u_RX|r_MEM~1644_combout\ & (\uart_module|u_RX|r_MEM~717_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~717_q\,
	datac => \uart_module|u_RX|r_MEM~1485_q\,
	datad => \uart_module|u_RX|r_MEM~1644_combout\,
	combout => \uart_module|u_RX|r_MEM~1645_combout\);

-- Location: LCCOMB_X16_Y8_N18
\uart_module|u_RX|r_MEM~1125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1125feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1125feeder_combout\);

-- Location: FF_X16_Y8_N19
\uart_module|u_RX|r_MEM~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1125feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1125_q\);

-- Location: FF_X17_Y8_N19
\uart_module|u_RX|r_MEM~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1509_q\);

-- Location: LCCOMB_X14_Y8_N28
\uart_module|u_RX|r_MEM~741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~741feeder_combout\ = \uart_module|u_RX|rgb[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][6]~q\,
	combout => \uart_module|u_RX|r_MEM~741feeder_combout\);

-- Location: FF_X14_Y8_N29
\uart_module|u_RX|r_MEM~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~741feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~741_q\);

-- Location: FF_X17_Y8_N25
\uart_module|u_RX|r_MEM~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~357_q\);

-- Location: LCCOMB_X17_Y8_N24
\uart_module|u_RX|r_MEM~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1642_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~741_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~357_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~741_q\,
	datac => \uart_module|u_RX|r_MEM~357_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1642_combout\);

-- Location: LCCOMB_X17_Y8_N18
\uart_module|u_RX|r_MEM~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1643_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1642_combout\ & ((\uart_module|u_RX|r_MEM~1509_q\))) # (!\uart_module|u_RX|r_MEM~1642_combout\ & (\uart_module|u_RX|r_MEM~1125_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1125_q\,
	datac => \uart_module|u_RX|r_MEM~1509_q\,
	datad => \uart_module|u_RX|r_MEM~1642_combout\,
	combout => \uart_module|u_RX|r_MEM~1643_combout\);

-- Location: LCCOMB_X14_Y12_N22
\uart_module|u_RX|r_MEM~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1646_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1643_combout\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~1645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1645_combout\,
	datad => \uart_module|u_RX|r_MEM~1643_combout\,
	combout => \uart_module|u_RX|r_MEM~1646_combout\);

-- Location: LCCOMB_X13_Y15_N28
\uart_module|u_RX|r_MEM~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1649_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1646_combout\ & (\uart_module|u_RX|r_MEM~1648_combout\)) # (!\uart_module|u_RX|r_MEM~1646_combout\ & ((\uart_module|u_RX|r_MEM~1641_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1648_combout\,
	datac => \uart_module|u_RX|r_MEM~1641_combout\,
	datad => \uart_module|u_RX|r_MEM~1646_combout\,
	combout => \uart_module|u_RX|r_MEM~1649_combout\);

-- Location: LCCOMB_X13_Y15_N30
\uart_module|u_RX|r_MEM~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1650_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1639_combout\ & ((\uart_module|u_RX|r_MEM~1649_combout\))) # (!\uart_module|u_RX|r_MEM~1639_combout\ & (\uart_module|u_RX|r_MEM~1618_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1618_combout\,
	datac => \uart_module|u_RX|r_MEM~1639_combout\,
	datad => \uart_module|u_RX|r_MEM~1649_combout\,
	combout => \uart_module|u_RX|r_MEM~1650_combout\);

-- Location: LCCOMB_X22_Y20_N6
\uart_module|u_RX|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~4_combout\ = (!\uart_module|u_RX|r_INDEX\(0) & (\uart_module|u_RX|r_INDEX\(1) & (!\uart_module|u_RX|r_INDEX\(3) & \uart_module|u_RX|s_RECIEVING_FLAG~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(0),
	datab => \uart_module|u_RX|r_INDEX\(1),
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	combout => \uart_module|u_RX|Decoder0~4_combout\);

-- Location: LCCOMB_X22_Y20_N30
\uart_module|u_RX|r_DATA_BUFFER[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[6]~4_combout\ = (\uart_module|u_RX|r_INDEX\(2) & ((\uart_module|u_RX|Decoder0~4_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~4_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(6)))))) # 
-- (!\uart_module|u_RX|r_INDEX\(2) & (((\uart_module|u_RX|r_DATA_BUFFER\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(2),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(6),
	datad => \uart_module|u_RX|Decoder0~4_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[6]~4_combout\);

-- Location: FF_X22_Y20_N31
\uart_module|u_RX|r_DATA_BUFFER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(6));

-- Location: LCCOMB_X23_Y19_N8
\uart_module|u_RX|rgb[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][5]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(6),
	combout => \uart_module|u_RX|rgb[1][5]~feeder_combout\);

-- Location: FF_X23_Y19_N9
\uart_module|u_RX|rgb[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][5]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][5]~q\);

-- Location: LCCOMB_X18_Y9_N20
\uart_module|u_RX|r_MEM~1028feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1028feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1028feeder_combout\);

-- Location: FF_X18_Y9_N21
\uart_module|u_RX|r_MEM~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1028feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1028_q\);

-- Location: FF_X14_Y9_N13
\uart_module|u_RX|r_MEM~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~836_q\);

-- Location: LCCOMB_X14_Y9_N12
\uart_module|u_RX|r_MEM~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1651_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1028_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~836_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1028_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~836_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1651_combout\);

-- Location: FF_X14_Y9_N31
\uart_module|u_RX|r_MEM~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1124_q\);

-- Location: LCCOMB_X14_Y17_N14
\uart_module|u_RX|r_MEM~932feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~932feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~932feeder_combout\);

-- Location: FF_X14_Y17_N15
\uart_module|u_RX|r_MEM~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~932feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~932_q\);

-- Location: LCCOMB_X14_Y9_N30
\uart_module|u_RX|r_MEM~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1652_combout\ = (\uart_module|u_RX|r_MEM~1651_combout\ & (((\uart_module|u_RX|r_MEM~1124_q\)) # (!\controller_module|k\(2)))) # (!\uart_module|u_RX|r_MEM~1651_combout\ & (\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~932_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1651_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1124_q\,
	datad => \uart_module|u_RX|r_MEM~932_q\,
	combout => \uart_module|u_RX|r_MEM~1652_combout\);

-- Location: LCCOMB_X22_Y9_N12
\uart_module|u_RX|r_MEM~1052feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1052feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1052feeder_combout\);

-- Location: FF_X22_Y9_N13
\uart_module|u_RX|r_MEM~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1052feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1052_q\);

-- Location: LCCOMB_X24_Y11_N16
\uart_module|u_RX|r_MEM~956feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~956feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~956feeder_combout\);

-- Location: FF_X24_Y11_N17
\uart_module|u_RX|r_MEM~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~956feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~956_q\);

-- Location: FF_X22_Y11_N1
\uart_module|u_RX|r_MEM~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~860_q\);

-- Location: LCCOMB_X22_Y11_N0
\uart_module|u_RX|r_MEM~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1653_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~956_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~860_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~956_q\,
	datac => \uart_module|u_RX|r_MEM~860_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1653_combout\);

-- Location: FF_X22_Y11_N11
\uart_module|u_RX|r_MEM~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1148_q\);

-- Location: LCCOMB_X22_Y11_N10
\uart_module|u_RX|r_MEM~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1654_combout\ = (\uart_module|u_RX|r_MEM~1653_combout\ & (((\uart_module|u_RX|r_MEM~1148_q\) # (!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~1653_combout\ & (\uart_module|u_RX|r_MEM~1052_q\ & 
-- ((\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1052_q\,
	datab => \uart_module|u_RX|r_MEM~1653_combout\,
	datac => \uart_module|u_RX|r_MEM~1148_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1654_combout\);

-- Location: LCCOMB_X23_Y16_N22
\uart_module|u_RX|r_MEM~1004feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1004feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1004feeder_combout\);

-- Location: FF_X23_Y16_N23
\uart_module|u_RX|r_MEM~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1004feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1004_q\);

-- Location: FF_X22_Y16_N31
\uart_module|u_RX|r_MEM~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1100_q\);

-- Location: FF_X22_Y16_N25
\uart_module|u_RX|r_MEM~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~812_q\);

-- Location: LCCOMB_X21_Y16_N14
\uart_module|u_RX|r_MEM~908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~908feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~908feeder_combout\);

-- Location: FF_X21_Y16_N15
\uart_module|u_RX|r_MEM~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~908feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~908_q\);

-- Location: LCCOMB_X22_Y16_N24
\uart_module|u_RX|r_MEM~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1655_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~908_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~812_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~812_q\,
	datad => \uart_module|u_RX|r_MEM~908_q\,
	combout => \uart_module|u_RX|r_MEM~1655_combout\);

-- Location: LCCOMB_X22_Y16_N30
\uart_module|u_RX|r_MEM~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1656_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1655_combout\ & ((\uart_module|u_RX|r_MEM~1100_q\))) # (!\uart_module|u_RX|r_MEM~1655_combout\ & (\uart_module|u_RX|r_MEM~1004_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1004_q\,
	datac => \uart_module|u_RX|r_MEM~1100_q\,
	datad => \uart_module|u_RX|r_MEM~1655_combout\,
	combout => \uart_module|u_RX|r_MEM~1656_combout\);

-- Location: LCCOMB_X14_Y15_N8
\uart_module|u_RX|r_MEM~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1657_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1654_combout\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((!\controller_module|k\(0) & \uart_module|u_RX|r_MEM~1656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1654_combout\,
	datab => \controller_module|k\(1),
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1656_combout\,
	combout => \uart_module|u_RX|r_MEM~1657_combout\);

-- Location: LCCOMB_X16_Y18_N2
\uart_module|u_RX|r_MEM~980feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~980feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~980feeder_combout\);

-- Location: FF_X16_Y18_N3
\uart_module|u_RX|r_MEM~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~980feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~980_q\);

-- Location: FF_X17_Y18_N11
\uart_module|u_RX|r_MEM~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1172_q\);

-- Location: LCCOMB_X18_Y18_N6
\uart_module|u_RX|r_MEM~1076feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1076feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1076feeder_combout\);

-- Location: FF_X18_Y18_N7
\uart_module|u_RX|r_MEM~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1076feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1076_q\);

-- Location: FF_X17_Y18_N13
\uart_module|u_RX|r_MEM~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~884_q\);

-- Location: LCCOMB_X17_Y18_N12
\uart_module|u_RX|r_MEM~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1658_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1076_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~884_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1076_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~884_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1658_combout\);

-- Location: LCCOMB_X17_Y18_N10
\uart_module|u_RX|r_MEM~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1659_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1658_combout\ & ((\uart_module|u_RX|r_MEM~1172_q\))) # (!\uart_module|u_RX|r_MEM~1658_combout\ & (\uart_module|u_RX|r_MEM~980_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~980_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1172_q\,
	datad => \uart_module|u_RX|r_MEM~1658_combout\,
	combout => \uart_module|u_RX|r_MEM~1659_combout\);

-- Location: LCCOMB_X14_Y15_N22
\uart_module|u_RX|r_MEM~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1660_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1657_combout\ & ((\uart_module|u_RX|r_MEM~1659_combout\))) # (!\uart_module|u_RX|r_MEM~1657_combout\ & (\uart_module|u_RX|r_MEM~1652_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1652_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1657_combout\,
	datad => \uart_module|u_RX|r_MEM~1659_combout\,
	combout => \uart_module|u_RX|r_MEM~1660_combout\);

-- Location: FF_X12_Y12_N29
\uart_module|u_RX|r_MEM~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1508_q\);

-- Location: FF_X24_Y12_N27
\uart_module|u_RX|r_MEM~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1556_q\);

-- Location: LCCOMB_X25_Y12_N20
\uart_module|u_RX|r_MEM~1532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1532feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1532feeder_combout\);

-- Location: FF_X25_Y12_N21
\uart_module|u_RX|r_MEM~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1532feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1532_q\);

-- Location: FF_X24_Y12_N17
\uart_module|u_RX|r_MEM~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1484_q\);

-- Location: LCCOMB_X24_Y12_N16
\uart_module|u_RX|r_MEM~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1689_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1532_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1484_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1532_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1484_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1689_combout\);

-- Location: LCCOMB_X24_Y12_N26
\uart_module|u_RX|r_MEM~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1690_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1689_combout\ & ((\uart_module|u_RX|r_MEM~1556_q\))) # (!\uart_module|u_RX|r_MEM~1689_combout\ & (\uart_module|u_RX|r_MEM~1508_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1508_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1556_q\,
	datad => \uart_module|u_RX|r_MEM~1689_combout\,
	combout => \uart_module|u_RX|r_MEM~1690_combout\);

-- Location: LCCOMB_X24_Y13_N4
\uart_module|u_RX|r_MEM~1436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1436feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1436feeder_combout\);

-- Location: FF_X24_Y13_N5
\uart_module|u_RX|r_MEM~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1436feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1436_q\);

-- Location: FF_X23_Y13_N15
\uart_module|u_RX|r_MEM~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1460_q\);

-- Location: LCCOMB_X23_Y15_N24
\uart_module|u_RX|r_MEM~1412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1412feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1412feeder_combout\);

-- Location: FF_X23_Y15_N25
\uart_module|u_RX|r_MEM~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1412feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1412_q\);

-- Location: FF_X23_Y13_N25
\uart_module|u_RX|r_MEM~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1388_q\);

-- Location: LCCOMB_X23_Y13_N24
\uart_module|u_RX|r_MEM~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1682_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1412_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1388_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1412_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1388_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1682_combout\);

-- Location: LCCOMB_X23_Y13_N14
\uart_module|u_RX|r_MEM~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1683_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1682_combout\ & ((\uart_module|u_RX|r_MEM~1460_q\))) # (!\uart_module|u_RX|r_MEM~1682_combout\ & (\uart_module|u_RX|r_MEM~1436_q\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1436_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1460_q\,
	datad => \uart_module|u_RX|r_MEM~1682_combout\,
	combout => \uart_module|u_RX|r_MEM~1683_combout\);

-- Location: LCCOMB_X21_Y17_N12
\uart_module|u_RX|r_MEM~1316feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1316feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1316feeder_combout\);

-- Location: FF_X21_Y17_N13
\uart_module|u_RX|r_MEM~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1316feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1316_q\);

-- Location: FF_X21_Y13_N19
\uart_module|u_RX|r_MEM~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1364_q\);

-- Location: LCCOMB_X24_Y13_N10
\uart_module|u_RX|r_MEM~1340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1340feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1340feeder_combout\);

-- Location: FF_X24_Y13_N11
\uart_module|u_RX|r_MEM~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1340feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1340_q\);

-- Location: FF_X21_Y13_N21
\uart_module|u_RX|r_MEM~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1292_q\);

-- Location: LCCOMB_X21_Y13_N20
\uart_module|u_RX|r_MEM~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1684_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1340_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1292_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1340_q\,
	datac => \uart_module|u_RX|r_MEM~1292_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1684_combout\);

-- Location: LCCOMB_X21_Y13_N18
\uart_module|u_RX|r_MEM~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1685_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1684_combout\ & ((\uart_module|u_RX|r_MEM~1364_q\))) # (!\uart_module|u_RX|r_MEM~1684_combout\ & (\uart_module|u_RX|r_MEM~1316_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1316_q\,
	datac => \uart_module|u_RX|r_MEM~1364_q\,
	datad => \uart_module|u_RX|r_MEM~1684_combout\,
	combout => \uart_module|u_RX|r_MEM~1685_combout\);

-- Location: LCCOMB_X19_Y16_N2
\uart_module|u_RX|r_MEM~1244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1244feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1244feeder_combout\);

-- Location: FF_X19_Y16_N3
\uart_module|u_RX|r_MEM~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1244feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1244_q\);

-- Location: LCCOMB_X19_Y17_N14
\uart_module|u_RX|r_MEM~1220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1220feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1220feeder_combout\);

-- Location: FF_X19_Y17_N15
\uart_module|u_RX|r_MEM~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1220feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1220_q\);

-- Location: FF_X18_Y17_N25
\uart_module|u_RX|r_MEM~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1196_q\);

-- Location: LCCOMB_X18_Y17_N24
\uart_module|u_RX|r_MEM~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1686_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1220_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1196_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1220_q\,
	datac => \uart_module|u_RX|r_MEM~1196_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1686_combout\);

-- Location: FF_X18_Y17_N3
\uart_module|u_RX|r_MEM~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1268_q\);

-- Location: LCCOMB_X18_Y17_N2
\uart_module|u_RX|r_MEM~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1687_combout\ = (\uart_module|u_RX|r_MEM~1686_combout\ & (((\uart_module|u_RX|r_MEM~1268_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~1686_combout\ & (\uart_module|u_RX|r_MEM~1244_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1244_q\,
	datab => \uart_module|u_RX|r_MEM~1686_combout\,
	datac => \uart_module|u_RX|r_MEM~1268_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1687_combout\);

-- Location: LCCOMB_X14_Y13_N16
\uart_module|u_RX|r_MEM~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1688_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~1685_combout\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~1687_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1685_combout\,
	datad => \uart_module|u_RX|r_MEM~1687_combout\,
	combout => \uart_module|u_RX|r_MEM~1688_combout\);

-- Location: LCCOMB_X14_Y13_N22
\uart_module|u_RX|r_MEM~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1691_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1688_combout\ & (\uart_module|u_RX|r_MEM~1690_combout\)) # (!\uart_module|u_RX|r_MEM~1688_combout\ & ((\uart_module|u_RX|r_MEM~1683_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1690_combout\,
	datac => \uart_module|u_RX|r_MEM~1683_combout\,
	datad => \uart_module|u_RX|r_MEM~1688_combout\,
	combout => \uart_module|u_RX|r_MEM~1691_combout\);

-- Location: LCCOMB_X14_Y10_N12
\uart_module|u_RX|r_MEM~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~212feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~212feeder_combout\);

-- Location: FF_X14_Y10_N13
\uart_module|u_RX|r_MEM~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~212feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~212_q\);

-- Location: FF_X13_Y9_N11
\uart_module|u_RX|r_MEM~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~404_q\);

-- Location: LCCOMB_X16_Y10_N8
\uart_module|u_RX|r_MEM~308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~308feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~308feeder_combout\);

-- Location: FF_X16_Y10_N9
\uart_module|u_RX|r_MEM~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~308feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~308_q\);

-- Location: FF_X13_Y9_N13
\uart_module|u_RX|r_MEM~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~116_q\);

-- Location: LCCOMB_X13_Y9_N12
\uart_module|u_RX|r_MEM~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1678_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~308_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~116_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~308_q\,
	datac => \uart_module|u_RX|r_MEM~116_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1678_combout\);

-- Location: LCCOMB_X13_Y9_N10
\uart_module|u_RX|r_MEM~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1679_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1678_combout\ & ((\uart_module|u_RX|r_MEM~404_q\))) # (!\uart_module|u_RX|r_MEM~1678_combout\ & (\uart_module|u_RX|r_MEM~212_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~212_q\,
	datac => \uart_module|u_RX|r_MEM~404_q\,
	datad => \uart_module|u_RX|r_MEM~1678_combout\,
	combout => \uart_module|u_RX|r_MEM~1679_combout\);

-- Location: LCCOMB_X14_Y11_N26
\uart_module|u_RX|r_MEM~164feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~164feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~164feeder_combout\);

-- Location: FF_X14_Y11_N27
\uart_module|u_RX|r_MEM~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~164feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~164_q\);

-- Location: FF_X14_Y14_N1
\uart_module|u_RX|r_MEM~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~356_q\);

-- Location: LCCOMB_X19_Y14_N16
\uart_module|u_RX|r_MEM~260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~260feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~260feeder_combout\);

-- Location: FF_X19_Y14_N17
\uart_module|u_RX|r_MEM~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~260feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~260_q\);

-- Location: FF_X14_Y14_N7
\uart_module|u_RX|r_MEM~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~68_q\);

-- Location: LCCOMB_X14_Y14_N6
\uart_module|u_RX|r_MEM~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1671_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~260_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~68_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~260_q\,
	datac => \uart_module|u_RX|r_MEM~68_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1671_combout\);

-- Location: LCCOMB_X14_Y14_N0
\uart_module|u_RX|r_MEM~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1672_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1671_combout\ & ((\uart_module|u_RX|r_MEM~356_q\))) # (!\uart_module|u_RX|r_MEM~1671_combout\ & (\uart_module|u_RX|r_MEM~164_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~164_q\,
	datac => \uart_module|u_RX|r_MEM~356_q\,
	datad => \uart_module|u_RX|r_MEM~1671_combout\,
	combout => \uart_module|u_RX|r_MEM~1672_combout\);

-- Location: LCCOMB_X19_Y14_N6
\uart_module|u_RX|r_MEM~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~236feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~236feeder_combout\);

-- Location: FF_X19_Y14_N7
\uart_module|u_RX|r_MEM~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~236feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~236_q\);

-- Location: FF_X22_Y14_N3
\uart_module|u_RX|r_MEM~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~332_q\);

-- Location: LCCOMB_X26_Y14_N24
\uart_module|u_RX|r_MEM~140feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~140feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~140feeder_combout\);

-- Location: FF_X26_Y14_N25
\uart_module|u_RX|r_MEM~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~140feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~140_q\);

-- Location: FF_X22_Y14_N29
\uart_module|u_RX|r_MEM~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~44_q\);

-- Location: LCCOMB_X22_Y14_N28
\uart_module|u_RX|r_MEM~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1675_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~140_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~44_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~140_q\,
	datac => \uart_module|u_RX|r_MEM~44_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1675_combout\);

-- Location: LCCOMB_X22_Y14_N2
\uart_module|u_RX|r_MEM~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1676_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1675_combout\ & ((\uart_module|u_RX|r_MEM~332_q\))) # (!\uart_module|u_RX|r_MEM~1675_combout\ & (\uart_module|u_RX|r_MEM~236_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~236_q\,
	datac => \uart_module|u_RX|r_MEM~332_q\,
	datad => \uart_module|u_RX|r_MEM~1675_combout\,
	combout => \uart_module|u_RX|r_MEM~1676_combout\);

-- Location: LCCOMB_X22_Y9_N14
\uart_module|u_RX|r_MEM~284feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~284feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~284feeder_combout\);

-- Location: FF_X22_Y9_N15
\uart_module|u_RX|r_MEM~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~284feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~284_q\);

-- Location: FF_X21_Y12_N23
\uart_module|u_RX|r_MEM~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~380_q\);

-- Location: FF_X21_Y12_N17
\uart_module|u_RX|r_MEM~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~92_q\);

-- Location: LCCOMB_X21_Y18_N20
\uart_module|u_RX|r_MEM~188feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~188feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~188feeder_combout\);

-- Location: FF_X21_Y18_N21
\uart_module|u_RX|r_MEM~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~188feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~188_q\);

-- Location: LCCOMB_X21_Y12_N16
\uart_module|u_RX|r_MEM~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1673_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~188_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~92_q\,
	datad => \uart_module|u_RX|r_MEM~188_q\,
	combout => \uart_module|u_RX|r_MEM~1673_combout\);

-- Location: LCCOMB_X21_Y12_N22
\uart_module|u_RX|r_MEM~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1674_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1673_combout\ & ((\uart_module|u_RX|r_MEM~380_q\))) # (!\uart_module|u_RX|r_MEM~1673_combout\ & (\uart_module|u_RX|r_MEM~284_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~284_q\,
	datac => \uart_module|u_RX|r_MEM~380_q\,
	datad => \uart_module|u_RX|r_MEM~1673_combout\,
	combout => \uart_module|u_RX|r_MEM~1674_combout\);

-- Location: LCCOMB_X14_Y15_N0
\uart_module|u_RX|r_MEM~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1677_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~1674_combout\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1676_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1676_combout\,
	datad => \uart_module|u_RX|r_MEM~1674_combout\,
	combout => \uart_module|u_RX|r_MEM~1677_combout\);

-- Location: LCCOMB_X14_Y15_N14
\uart_module|u_RX|r_MEM~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1680_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1677_combout\ & (\uart_module|u_RX|r_MEM~1679_combout\)) # (!\uart_module|u_RX|r_MEM~1677_combout\ & ((\uart_module|u_RX|r_MEM~1672_combout\))))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1679_combout\,
	datab => \uart_module|u_RX|r_MEM~1672_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1677_combout\,
	combout => \uart_module|u_RX|r_MEM~1680_combout\);

-- Location: LCCOMB_X18_Y19_N4
\uart_module|u_RX|r_MEM~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~692feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~692feeder_combout\);

-- Location: FF_X18_Y19_N5
\uart_module|u_RX|r_MEM~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~692feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~692_q\);

-- Location: FF_X19_Y15_N17
\uart_module|u_RX|r_MEM~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~500_q\);

-- Location: LCCOMB_X19_Y15_N16
\uart_module|u_RX|r_MEM~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1668_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~692_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~500_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~692_q\,
	datac => \uart_module|u_RX|r_MEM~500_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1668_combout\);

-- Location: FF_X19_Y15_N3
\uart_module|u_RX|r_MEM~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~788_q\);

-- Location: LCCOMB_X23_Y15_N2
\uart_module|u_RX|r_MEM~596feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~596feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~596feeder_combout\);

-- Location: FF_X23_Y15_N3
\uart_module|u_RX|r_MEM~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~596feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~596_q\);

-- Location: LCCOMB_X19_Y15_N2
\uart_module|u_RX|r_MEM~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1669_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1668_combout\ & (\uart_module|u_RX|r_MEM~788_q\)) # (!\uart_module|u_RX|r_MEM~1668_combout\ & ((\uart_module|u_RX|r_MEM~596_q\))))) # (!\controller_module|k\(2) 
-- & (\uart_module|u_RX|r_MEM~1668_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1668_combout\,
	datac => \uart_module|u_RX|r_MEM~788_q\,
	datad => \uart_module|u_RX|r_MEM~596_q\,
	combout => \uart_module|u_RX|r_MEM~1669_combout\);

-- Location: LCCOMB_X23_Y16_N0
\uart_module|u_RX|r_MEM~572feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~572feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~572feeder_combout\);

-- Location: FF_X23_Y16_N1
\uart_module|u_RX|r_MEM~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~572feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~572_q\);

-- Location: FF_X18_Y16_N13
\uart_module|u_RX|r_MEM~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~476_q\);

-- Location: LCCOMB_X18_Y16_N12
\uart_module|u_RX|r_MEM~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1661_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~572_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~476_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~572_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~476_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1661_combout\);

-- Location: FF_X18_Y16_N31
\uart_module|u_RX|r_MEM~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~764_q\);

-- Location: LCCOMB_X13_Y14_N20
\uart_module|u_RX|r_MEM~668feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~668feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~668feeder_combout\);

-- Location: FF_X13_Y14_N21
\uart_module|u_RX|r_MEM~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~668feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~668_q\);

-- Location: LCCOMB_X18_Y16_N30
\uart_module|u_RX|r_MEM~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1662_combout\ = (\uart_module|u_RX|r_MEM~1661_combout\ & (((\uart_module|u_RX|r_MEM~764_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~1661_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~668_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1661_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~764_q\,
	datad => \uart_module|u_RX|r_MEM~668_q\,
	combout => \uart_module|u_RX|r_MEM~1662_combout\);

-- Location: LCCOMB_X10_Y13_N20
\uart_module|u_RX|r_MEM~644feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~644feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~644feeder_combout\);

-- Location: FF_X10_Y13_N21
\uart_module|u_RX|r_MEM~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~644feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~644_q\);

-- Location: FF_X14_Y13_N13
\uart_module|u_RX|r_MEM~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~452_q\);

-- Location: LCCOMB_X14_Y13_N12
\uart_module|u_RX|r_MEM~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1663_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~644_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~452_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~644_q\,
	datac => \uart_module|u_RX|r_MEM~452_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1663_combout\);

-- Location: LCCOMB_X14_Y11_N28
\uart_module|u_RX|r_MEM~548feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~548feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~548feeder_combout\);

-- Location: FF_X14_Y11_N29
\uart_module|u_RX|r_MEM~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~548feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~548_q\);

-- Location: FF_X14_Y13_N3
\uart_module|u_RX|r_MEM~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~740_q\);

-- Location: LCCOMB_X14_Y13_N2
\uart_module|u_RX|r_MEM~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1664_combout\ = (\uart_module|u_RX|r_MEM~1663_combout\ & (((\uart_module|u_RX|r_MEM~740_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~1663_combout\ & (\uart_module|u_RX|r_MEM~548_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1663_combout\,
	datab => \uart_module|u_RX|r_MEM~548_q\,
	datac => \uart_module|u_RX|r_MEM~740_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1664_combout\);

-- Location: LCCOMB_X25_Y12_N2
\uart_module|u_RX|r_MEM~620feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~620feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~620feeder_combout\);

-- Location: FF_X25_Y12_N3
\uart_module|u_RX|r_MEM~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~620feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~620_q\);

-- Location: FF_X24_Y15_N19
\uart_module|u_RX|r_MEM~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~716_q\);

-- Location: LCCOMB_X25_Y15_N18
\uart_module|u_RX|r_MEM~524feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~524feeder_combout\ = \uart_module|u_RX|rgb[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][5]~q\,
	combout => \uart_module|u_RX|r_MEM~524feeder_combout\);

-- Location: FF_X25_Y15_N19
\uart_module|u_RX|r_MEM~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~524feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~524_q\);

-- Location: FF_X24_Y15_N17
\uart_module|u_RX|r_MEM~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~428_q\);

-- Location: LCCOMB_X24_Y15_N16
\uart_module|u_RX|r_MEM~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1665_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~524_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~428_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~524_q\,
	datac => \uart_module|u_RX|r_MEM~428_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1665_combout\);

-- Location: LCCOMB_X24_Y15_N18
\uart_module|u_RX|r_MEM~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1666_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1665_combout\ & ((\uart_module|u_RX|r_MEM~716_q\))) # (!\uart_module|u_RX|r_MEM~1665_combout\ & (\uart_module|u_RX|r_MEM~620_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~620_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~716_q\,
	datad => \uart_module|u_RX|r_MEM~1665_combout\,
	combout => \uart_module|u_RX|r_MEM~1666_combout\);

-- Location: LCCOMB_X14_Y15_N20
\uart_module|u_RX|r_MEM~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1667_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1664_combout\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1666_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1664_combout\,
	datab => \controller_module|k\(1),
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1666_combout\,
	combout => \uart_module|u_RX|r_MEM~1667_combout\);

-- Location: LCCOMB_X14_Y15_N6
\uart_module|u_RX|r_MEM~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1670_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1667_combout\ & (\uart_module|u_RX|r_MEM~1669_combout\)) # (!\uart_module|u_RX|r_MEM~1667_combout\ & ((\uart_module|u_RX|r_MEM~1662_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1669_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1662_combout\,
	datad => \uart_module|u_RX|r_MEM~1667_combout\,
	combout => \uart_module|u_RX|r_MEM~1670_combout\);

-- Location: LCCOMB_X14_Y15_N24
\uart_module|u_RX|r_MEM~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1681_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~1670_combout\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1680_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1680_combout\,
	datad => \uart_module|u_RX|r_MEM~1670_combout\,
	combout => \uart_module|u_RX|r_MEM~1681_combout\);

-- Location: LCCOMB_X14_Y15_N26
\uart_module|u_RX|r_MEM~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1692_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1681_combout\ & ((\uart_module|u_RX|r_MEM~1691_combout\))) # (!\uart_module|u_RX|r_MEM~1681_combout\ & (\uart_module|u_RX|r_MEM~1660_combout\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1660_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1691_combout\,
	datad => \uart_module|u_RX|r_MEM~1681_combout\,
	combout => \uart_module|u_RX|r_MEM~1692_combout\);

-- Location: LCCOMB_X13_Y15_N20
\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \uart_module|u_RX|r_MEM~1692_combout\ $ (VCC)
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\uart_module|u_RX|r_MEM~1692_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~1692_combout\,
	datad => VCC,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X13_Y15_N22
\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\uart_module|u_RX|r_MEM~1650_combout\ & (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\uart_module|u_RX|r_MEM~1650_combout\ & 
-- (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\uart_module|u_RX|r_MEM~1650_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1650_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X13_Y15_N24
\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\uart_module|u_RX|r_MEM~1608_combout\ & (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\uart_module|u_RX|r_MEM~1608_combout\ 
-- & (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\uart_module|u_RX|r_MEM~1608_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~1608_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X13_Y15_N26
\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X13_Y15_N16
\uart_module|Div1|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X13_Y15_N2
\uart_module|Div1|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \uart_module|u_RX|r_MEM~1608_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|r_MEM~1608_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X13_Y15_N0
\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \uart_module|u_RX|r_MEM~1650_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|r_MEM~1650_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X13_Y15_N14
\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X12_Y15_N16
\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X12_Y15_N30
\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\uart_module|u_RX|r_MEM~1692_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~1692_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X22_Y20_N10
\uart_module|u_RX|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~6_combout\ = (\uart_module|u_RX|r_INDEX\(2) & !\uart_module|u_RX|r_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_INDEX\(2),
	datad => \uart_module|u_RX|r_INDEX\(1),
	combout => \uart_module|u_RX|Decoder0~6_combout\);

-- Location: LCCOMB_X22_Y20_N28
\uart_module|u_RX|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~5_combout\ = (\uart_module|u_RX|r_INDEX\(0) & (!\uart_module|u_RX|r_INDEX\(3) & \uart_module|u_RX|s_RECIEVING_FLAG~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|s_RECIEVING_FLAG~q\,
	combout => \uart_module|u_RX|Decoder0~5_combout\);

-- Location: LCCOMB_X22_Y20_N12
\uart_module|u_RX|r_DATA_BUFFER[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[5]~5_combout\ = (\uart_module|u_RX|Decoder0~6_combout\ & ((\uart_module|u_RX|Decoder0~5_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~5_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(5)))))) # 
-- (!\uart_module|u_RX|Decoder0~6_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~6_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(5),
	datad => \uart_module|u_RX|Decoder0~5_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[5]~5_combout\);

-- Location: FF_X22_Y20_N13
\uart_module|u_RX|r_DATA_BUFFER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(5));

-- Location: LCCOMB_X23_Y19_N22
\uart_module|u_RX|rgb[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][4]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(5),
	combout => \uart_module|u_RX|rgb[1][4]~feeder_combout\);

-- Location: FF_X23_Y19_N23
\uart_module|u_RX|rgb[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][4]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][4]~q\);

-- Location: LCCOMB_X23_Y15_N14
\uart_module|u_RX|r_MEM~595feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~595feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~595feeder_combout\);

-- Location: FF_X23_Y15_N15
\uart_module|u_RX|r_MEM~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~595feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~595_q\);

-- Location: FF_X16_Y15_N15
\uart_module|u_RX|r_MEM~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1363_q\);

-- Location: FF_X16_Y15_N29
\uart_module|u_RX|r_MEM~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~211_q\);

-- Location: LCCOMB_X21_Y15_N28
\uart_module|u_RX|r_MEM~979feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~979feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~979feeder_combout\);

-- Location: FF_X21_Y15_N29
\uart_module|u_RX|r_MEM~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~979feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~979_q\);

-- Location: LCCOMB_X16_Y15_N28
\uart_module|u_RX|r_MEM~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1724_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~979_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~211_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~211_q\,
	datad => \uart_module|u_RX|r_MEM~979_q\,
	combout => \uart_module|u_RX|r_MEM~1724_combout\);

-- Location: LCCOMB_X16_Y15_N14
\uart_module|u_RX|r_MEM~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1725_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1724_combout\ & ((\uart_module|u_RX|r_MEM~1363_q\))) # (!\uart_module|u_RX|r_MEM~1724_combout\ & (\uart_module|u_RX|r_MEM~595_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~595_q\,
	datac => \uart_module|u_RX|r_MEM~1363_q\,
	datad => \uart_module|u_RX|r_MEM~1724_combout\,
	combout => \uart_module|u_RX|r_MEM~1725_combout\);

-- Location: LCCOMB_X23_Y10_N20
\uart_module|u_RX|r_MEM~787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~787feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~787feeder_combout\);

-- Location: FF_X23_Y10_N21
\uart_module|u_RX|r_MEM~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~787feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~787_q\);

-- Location: FF_X19_Y10_N19
\uart_module|u_RX|r_MEM~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1555_q\);

-- Location: LCCOMB_X24_Y10_N8
\uart_module|u_RX|r_MEM~1171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1171feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1171feeder_combout\);

-- Location: FF_X24_Y10_N9
\uart_module|u_RX|r_MEM~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1171feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1171_q\);

-- Location: FF_X19_Y10_N29
\uart_module|u_RX|r_MEM~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~403_q\);

-- Location: LCCOMB_X19_Y10_N28
\uart_module|u_RX|r_MEM~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1731_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1171_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~403_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1171_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~403_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1731_combout\);

-- Location: LCCOMB_X19_Y10_N18
\uart_module|u_RX|r_MEM~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1732_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1731_combout\ & ((\uart_module|u_RX|r_MEM~1555_q\))) # (!\uart_module|u_RX|r_MEM~1731_combout\ & (\uart_module|u_RX|r_MEM~787_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~787_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1555_q\,
	datad => \uart_module|u_RX|r_MEM~1731_combout\,
	combout => \uart_module|u_RX|r_MEM~1732_combout\);

-- Location: LCCOMB_X18_Y18_N4
\uart_module|u_RX|r_MEM~1075feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1075feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1075feeder_combout\);

-- Location: FF_X18_Y18_N5
\uart_module|u_RX|r_MEM~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1075feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1075_q\);

-- Location: FF_X17_Y16_N15
\uart_module|u_RX|r_MEM~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1459_q\);

-- Location: LCCOMB_X17_Y17_N30
\uart_module|u_RX|r_MEM~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~691feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~691feeder_combout\);

-- Location: FF_X17_Y17_N31
\uart_module|u_RX|r_MEM~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~691feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~691_q\);

-- Location: FF_X17_Y16_N17
\uart_module|u_RX|r_MEM~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~307_q\);

-- Location: LCCOMB_X17_Y16_N16
\uart_module|u_RX|r_MEM~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1726_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~691_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~307_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~691_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~307_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1726_combout\);

-- Location: LCCOMB_X17_Y16_N14
\uart_module|u_RX|r_MEM~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1727_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1726_combout\ & ((\uart_module|u_RX|r_MEM~1459_q\))) # (!\uart_module|u_RX|r_MEM~1726_combout\ & (\uart_module|u_RX|r_MEM~1075_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1075_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1459_q\,
	datad => \uart_module|u_RX|r_MEM~1726_combout\,
	combout => \uart_module|u_RX|r_MEM~1727_combout\);

-- Location: LCCOMB_X12_Y9_N10
\uart_module|u_RX|r_MEM~883feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~883feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~883feeder_combout\);

-- Location: FF_X12_Y9_N11
\uart_module|u_RX|r_MEM~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~883feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~883_q\);

-- Location: FF_X16_Y9_N3
\uart_module|u_RX|r_MEM~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1267_q\);

-- Location: FF_X16_Y9_N17
\uart_module|u_RX|r_MEM~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~115_q\);

-- Location: LCCOMB_X17_Y7_N26
\uart_module|u_RX|r_MEM~499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~499feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~499feeder_combout\);

-- Location: FF_X17_Y7_N27
\uart_module|u_RX|r_MEM~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~499feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~499_q\);

-- Location: LCCOMB_X16_Y9_N16
\uart_module|u_RX|r_MEM~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1728_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~499_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~115_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~115_q\,
	datad => \uart_module|u_RX|r_MEM~499_q\,
	combout => \uart_module|u_RX|r_MEM~1728_combout\);

-- Location: LCCOMB_X16_Y9_N2
\uart_module|u_RX|r_MEM~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1729_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1728_combout\ & ((\uart_module|u_RX|r_MEM~1267_q\))) # (!\uart_module|u_RX|r_MEM~1728_combout\ & (\uart_module|u_RX|r_MEM~883_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~883_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1267_q\,
	datad => \uart_module|u_RX|r_MEM~1728_combout\,
	combout => \uart_module|u_RX|r_MEM~1729_combout\);

-- Location: LCCOMB_X16_Y9_N8
\uart_module|u_RX|r_MEM~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1730_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1727_combout\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~1729_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1727_combout\,
	datad => \uart_module|u_RX|r_MEM~1729_combout\,
	combout => \uart_module|u_RX|r_MEM~1730_combout\);

-- Location: LCCOMB_X17_Y15_N6
\uart_module|u_RX|r_MEM~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1733_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1730_combout\ & ((\uart_module|u_RX|r_MEM~1732_combout\))) # (!\uart_module|u_RX|r_MEM~1730_combout\ & (\uart_module|u_RX|r_MEM~1725_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1725_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1732_combout\,
	datad => \uart_module|u_RX|r_MEM~1730_combout\,
	combout => \uart_module|u_RX|r_MEM~1733_combout\);

-- Location: FF_X18_Y15_N13
\uart_module|u_RX|r_MEM~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1243_q\);

-- Location: LCCOMB_X22_Y15_N8
\uart_module|u_RX|r_MEM~1339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1339feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1339feeder_combout\);

-- Location: FF_X22_Y15_N9
\uart_module|u_RX|r_MEM~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1339feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1339_q\);

-- Location: LCCOMB_X18_Y15_N12
\uart_module|u_RX|r_MEM~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1700_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1339_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1243_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1243_q\,
	datad => \uart_module|u_RX|r_MEM~1339_q\,
	combout => \uart_module|u_RX|r_MEM~1700_combout\);

-- Location: FF_X18_Y15_N19
\uart_module|u_RX|r_MEM~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1531_q\);

-- Location: LCCOMB_X23_Y14_N2
\uart_module|u_RX|r_MEM~1435feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1435feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1435feeder_combout\);

-- Location: FF_X23_Y14_N3
\uart_module|u_RX|r_MEM~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1435feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1435_q\);

-- Location: LCCOMB_X18_Y15_N18
\uart_module|u_RX|r_MEM~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1701_combout\ = (\uart_module|u_RX|r_MEM~1700_combout\ & (((\uart_module|u_RX|r_MEM~1531_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~1700_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~1435_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1700_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1531_q\,
	datad => \uart_module|u_RX|r_MEM~1435_q\,
	combout => \uart_module|u_RX|r_MEM~1701_combout\);

-- Location: LCCOMB_X16_Y7_N10
\uart_module|u_RX|r_MEM~763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~763feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~763feeder_combout\);

-- Location: FF_X16_Y7_N11
\uart_module|u_RX|r_MEM~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~763feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~763_q\);

-- Location: FF_X16_Y7_N25
\uart_module|u_RX|r_MEM~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~667_q\);

-- Location: LCCOMB_X23_Y16_N26
\uart_module|u_RX|r_MEM~571feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~571feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~571feeder_combout\);

-- Location: FF_X23_Y16_N27
\uart_module|u_RX|r_MEM~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~571feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~571_q\);

-- Location: FF_X18_Y16_N25
\uart_module|u_RX|r_MEM~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~475_q\);

-- Location: LCCOMB_X18_Y16_N24
\uart_module|u_RX|r_MEM~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1693_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~571_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~475_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~571_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~475_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1693_combout\);

-- Location: LCCOMB_X16_Y7_N24
\uart_module|u_RX|r_MEM~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1694_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1693_combout\ & (\uart_module|u_RX|r_MEM~763_q\)) # (!\uart_module|u_RX|r_MEM~1693_combout\ & ((\uart_module|u_RX|r_MEM~667_q\))))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~763_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~667_q\,
	datad => \uart_module|u_RX|r_MEM~1693_combout\,
	combout => \uart_module|u_RX|r_MEM~1694_combout\);

-- Location: FF_X21_Y12_N13
\uart_module|u_RX|r_MEM~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~91_q\);

-- Location: LCCOMB_X21_Y10_N16
\uart_module|u_RX|r_MEM~283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~283feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~283feeder_combout\);

-- Location: FF_X21_Y10_N17
\uart_module|u_RX|r_MEM~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~283feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~283_q\);

-- Location: LCCOMB_X21_Y12_N12
\uart_module|u_RX|r_MEM~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1697_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~283_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~91_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~91_q\,
	datad => \uart_module|u_RX|r_MEM~283_q\,
	combout => \uart_module|u_RX|r_MEM~1697_combout\);

-- Location: FF_X21_Y12_N11
\uart_module|u_RX|r_MEM~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~379_q\);

-- Location: LCCOMB_X21_Y7_N0
\uart_module|u_RX|r_MEM~187feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~187feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~187feeder_combout\);

-- Location: FF_X21_Y7_N1
\uart_module|u_RX|r_MEM~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~187feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~187_q\);

-- Location: LCCOMB_X21_Y12_N10
\uart_module|u_RX|r_MEM~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1698_combout\ = (\uart_module|u_RX|r_MEM~1697_combout\ & (((\uart_module|u_RX|r_MEM~379_q\)) # (!\controller_module|k\(2)))) # (!\uart_module|u_RX|r_MEM~1697_combout\ & (\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1697_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~379_q\,
	datad => \uart_module|u_RX|r_MEM~187_q\,
	combout => \uart_module|u_RX|r_MEM~1698_combout\);

-- Location: LCCOMB_X24_Y11_N2
\uart_module|u_RX|r_MEM~955feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~955feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~955feeder_combout\);

-- Location: FF_X24_Y11_N3
\uart_module|u_RX|r_MEM~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~955feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~955_q\);

-- Location: FF_X22_Y11_N27
\uart_module|u_RX|r_MEM~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1147_q\);

-- Location: LCCOMB_X22_Y8_N20
\uart_module|u_RX|r_MEM~1051feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1051feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1051feeder_combout\);

-- Location: FF_X22_Y8_N21
\uart_module|u_RX|r_MEM~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1051feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1051_q\);

-- Location: FF_X22_Y11_N29
\uart_module|u_RX|r_MEM~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~859_q\);

-- Location: LCCOMB_X22_Y11_N28
\uart_module|u_RX|r_MEM~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1695_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1051_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~859_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1051_q\,
	datac => \uart_module|u_RX|r_MEM~859_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1695_combout\);

-- Location: LCCOMB_X22_Y11_N26
\uart_module|u_RX|r_MEM~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1696_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1695_combout\ & ((\uart_module|u_RX|r_MEM~1147_q\))) # (!\uart_module|u_RX|r_MEM~1695_combout\ & (\uart_module|u_RX|r_MEM~955_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~955_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1147_q\,
	datad => \uart_module|u_RX|r_MEM~1695_combout\,
	combout => \uart_module|u_RX|r_MEM~1696_combout\);

-- Location: LCCOMB_X17_Y15_N2
\uart_module|u_RX|r_MEM~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1699_combout\ = (\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1696_combout\) # (\controller_module|k\(4))))) # (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1698_combout\ & ((!\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1698_combout\,
	datab => \uart_module|u_RX|r_MEM~1696_combout\,
	datac => \controller_module|k\(5),
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1699_combout\);

-- Location: LCCOMB_X17_Y15_N8
\uart_module|u_RX|r_MEM~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1702_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1699_combout\ & (\uart_module|u_RX|r_MEM~1701_combout\)) # (!\uart_module|u_RX|r_MEM~1699_combout\ & ((\uart_module|u_RX|r_MEM~1694_combout\))))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1701_combout\,
	datac => \uart_module|u_RX|r_MEM~1694_combout\,
	datad => \uart_module|u_RX|r_MEM~1699_combout\,
	combout => \uart_module|u_RX|r_MEM~1702_combout\);

-- Location: LCCOMB_X16_Y8_N20
\uart_module|u_RX|r_MEM~1123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1123feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1123feeder_combout\);

-- Location: FF_X16_Y8_N21
\uart_module|u_RX|r_MEM~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1123feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1123_q\);

-- Location: FF_X17_Y8_N11
\uart_module|u_RX|r_MEM~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1507_q\);

-- Location: LCCOMB_X14_Y8_N14
\uart_module|u_RX|r_MEM~739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~739feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~739feeder_combout\);

-- Location: FF_X14_Y8_N15
\uart_module|u_RX|r_MEM~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~739feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~739_q\);

-- Location: FF_X17_Y8_N1
\uart_module|u_RX|r_MEM~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~355_q\);

-- Location: LCCOMB_X17_Y8_N0
\uart_module|u_RX|r_MEM~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1710_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~739_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~355_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~739_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~355_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1710_combout\);

-- Location: LCCOMB_X17_Y8_N10
\uart_module|u_RX|r_MEM~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1711_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1710_combout\ & ((\uart_module|u_RX|r_MEM~1507_q\))) # (!\uart_module|u_RX|r_MEM~1710_combout\ & (\uart_module|u_RX|r_MEM~1123_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1123_q\,
	datac => \uart_module|u_RX|r_MEM~1507_q\,
	datad => \uart_module|u_RX|r_MEM~1710_combout\,
	combout => \uart_module|u_RX|r_MEM~1711_combout\);

-- Location: FF_X12_Y12_N19
\uart_module|u_RX|r_MEM~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~643_q\);

-- Location: FF_X11_Y12_N7
\uart_module|u_RX|r_MEM~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1411_q\);

-- Location: LCCOMB_X10_Y12_N24
\uart_module|u_RX|r_MEM~1027feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1027feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1027feeder_combout\);

-- Location: FF_X10_Y12_N25
\uart_module|u_RX|r_MEM~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1027feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1027_q\);

-- Location: FF_X11_Y12_N1
\uart_module|u_RX|r_MEM~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~259_q\);

-- Location: LCCOMB_X11_Y12_N0
\uart_module|u_RX|r_MEM~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1703_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1027_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~259_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1027_q\,
	datac => \uart_module|u_RX|r_MEM~259_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1703_combout\);

-- Location: LCCOMB_X11_Y12_N6
\uart_module|u_RX|r_MEM~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1704_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1703_combout\ & ((\uart_module|u_RX|r_MEM~1411_q\))) # (!\uart_module|u_RX|r_MEM~1703_combout\ & (\uart_module|u_RX|r_MEM~643_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~643_q\,
	datac => \uart_module|u_RX|r_MEM~1411_q\,
	datad => \uart_module|u_RX|r_MEM~1703_combout\,
	combout => \uart_module|u_RX|r_MEM~1704_combout\);

-- Location: LCCOMB_X13_Y17_N28
\uart_module|u_RX|r_MEM~451feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~451feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~451feeder_combout\);

-- Location: FF_X13_Y17_N29
\uart_module|u_RX|r_MEM~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~451feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~451_q\);

-- Location: FF_X13_Y17_N31
\uart_module|u_RX|r_MEM~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1219_q\);

-- Location: LCCOMB_X13_Y10_N20
\uart_module|u_RX|r_MEM~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~835feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~835feeder_combout\);

-- Location: FF_X13_Y10_N21
\uart_module|u_RX|r_MEM~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~835feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~835_q\);

-- Location: FF_X13_Y10_N3
\uart_module|u_RX|r_MEM~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~67_q\);

-- Location: LCCOMB_X13_Y10_N2
\uart_module|u_RX|r_MEM~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1707_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~835_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~67_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~835_q\,
	datac => \uart_module|u_RX|r_MEM~67_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1707_combout\);

-- Location: LCCOMB_X13_Y17_N30
\uart_module|u_RX|r_MEM~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1708_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1707_combout\ & ((\uart_module|u_RX|r_MEM~1219_q\))) # (!\uart_module|u_RX|r_MEM~1707_combout\ & (\uart_module|u_RX|r_MEM~451_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~451_q\,
	datac => \uart_module|u_RX|r_MEM~1219_q\,
	datad => \uart_module|u_RX|r_MEM~1707_combout\,
	combout => \uart_module|u_RX|r_MEM~1708_combout\);

-- Location: LCCOMB_X14_Y17_N12
\uart_module|u_RX|r_MEM~931feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~931feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~931feeder_combout\);

-- Location: FF_X14_Y17_N13
\uart_module|u_RX|r_MEM~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~931feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~931_q\);

-- Location: FF_X16_Y17_N23
\uart_module|u_RX|r_MEM~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1315_q\);

-- Location: LCCOMB_X12_Y17_N14
\uart_module|u_RX|r_MEM~547feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~547feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~547feeder_combout\);

-- Location: FF_X12_Y17_N15
\uart_module|u_RX|r_MEM~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~547feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~547_q\);

-- Location: FF_X16_Y17_N25
\uart_module|u_RX|r_MEM~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~163_q\);

-- Location: LCCOMB_X16_Y17_N24
\uart_module|u_RX|r_MEM~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1705_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~547_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~163_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~547_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~163_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1705_combout\);

-- Location: LCCOMB_X16_Y17_N22
\uart_module|u_RX|r_MEM~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1706_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1705_combout\ & ((\uart_module|u_RX|r_MEM~1315_q\))) # (!\uart_module|u_RX|r_MEM~1705_combout\ & (\uart_module|u_RX|r_MEM~931_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~931_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1315_q\,
	datad => \uart_module|u_RX|r_MEM~1705_combout\,
	combout => \uart_module|u_RX|r_MEM~1706_combout\);

-- Location: LCCOMB_X13_Y17_N20
\uart_module|u_RX|r_MEM~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1709_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1706_combout\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~1708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1708_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1706_combout\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1709_combout\);

-- Location: LCCOMB_X14_Y15_N4
\uart_module|u_RX|r_MEM~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1712_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1709_combout\ & (\uart_module|u_RX|r_MEM~1711_combout\)) # (!\uart_module|u_RX|r_MEM~1709_combout\ & ((\uart_module|u_RX|r_MEM~1704_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1711_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1704_combout\,
	datad => \uart_module|u_RX|r_MEM~1709_combout\,
	combout => \uart_module|u_RX|r_MEM~1712_combout\);

-- Location: LCCOMB_X21_Y16_N4
\uart_module|u_RX|r_MEM~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~907feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~907feeder_combout\);

-- Location: FF_X21_Y16_N5
\uart_module|u_RX|r_MEM~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~907feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~907_q\);

-- Location: FF_X16_Y16_N31
\uart_module|u_RX|r_MEM~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1291_q\);

-- Location: LCCOMB_X24_Y16_N14
\uart_module|u_RX|r_MEM~523feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~523feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~523feeder_combout\);

-- Location: FF_X24_Y16_N15
\uart_module|u_RX|r_MEM~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~523feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~523_q\);

-- Location: FF_X16_Y16_N1
\uart_module|u_RX|r_MEM~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~139_q\);

-- Location: LCCOMB_X16_Y16_N0
\uart_module|u_RX|r_MEM~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1713_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~523_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~139_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~523_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~139_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1713_combout\);

-- Location: LCCOMB_X16_Y16_N30
\uart_module|u_RX|r_MEM~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1714_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1713_combout\ & ((\uart_module|u_RX|r_MEM~1291_q\))) # (!\uart_module|u_RX|r_MEM~1713_combout\ & (\uart_module|u_RX|r_MEM~907_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~907_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1291_q\,
	datad => \uart_module|u_RX|r_MEM~1713_combout\,
	combout => \uart_module|u_RX|r_MEM~1714_combout\);

-- Location: LCCOMB_X11_Y14_N10
\uart_module|u_RX|r_MEM~1003feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1003feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1003feeder_combout\);

-- Location: FF_X11_Y14_N11
\uart_module|u_RX|r_MEM~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1003feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1003_q\);

-- Location: FF_X12_Y14_N5
\uart_module|u_RX|r_MEM~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~235_q\);

-- Location: LCCOMB_X12_Y14_N4
\uart_module|u_RX|r_MEM~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1715_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1003_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~235_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1003_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~235_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1715_combout\);

-- Location: FF_X12_Y14_N23
\uart_module|u_RX|r_MEM~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1387_q\);

-- Location: LCCOMB_X11_Y14_N28
\uart_module|u_RX|r_MEM~619feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~619feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~619feeder_combout\);

-- Location: FF_X11_Y14_N29
\uart_module|u_RX|r_MEM~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~619feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~619_q\);

-- Location: LCCOMB_X12_Y14_N22
\uart_module|u_RX|r_MEM~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1716_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1715_combout\ & (\uart_module|u_RX|r_MEM~1387_q\)) # (!\uart_module|u_RX|r_MEM~1715_combout\ & ((\uart_module|u_RX|r_MEM~619_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~1715_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1715_combout\,
	datac => \uart_module|u_RX|r_MEM~1387_q\,
	datad => \uart_module|u_RX|r_MEM~619_q\,
	combout => \uart_module|u_RX|r_MEM~1716_combout\);

-- Location: LCCOMB_X12_Y13_N30
\uart_module|u_RX|r_MEM~811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~811feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~811feeder_combout\);

-- Location: FF_X12_Y13_N31
\uart_module|u_RX|r_MEM~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~811feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~811_q\);

-- Location: FF_X13_Y13_N21
\uart_module|u_RX|r_MEM~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~43_q\);

-- Location: LCCOMB_X13_Y13_N20
\uart_module|u_RX|r_MEM~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1717_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~811_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~811_q\,
	datac => \uart_module|u_RX|r_MEM~43_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1717_combout\);

-- Location: FF_X13_Y13_N19
\uart_module|u_RX|r_MEM~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1195_q\);

-- Location: LCCOMB_X12_Y13_N12
\uart_module|u_RX|r_MEM~427feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~427feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~427feeder_combout\);

-- Location: FF_X12_Y13_N13
\uart_module|u_RX|r_MEM~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~427feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~427_q\);

-- Location: LCCOMB_X13_Y13_N18
\uart_module|u_RX|r_MEM~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1718_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1717_combout\ & (\uart_module|u_RX|r_MEM~1195_q\)) # (!\uart_module|u_RX|r_MEM~1717_combout\ & ((\uart_module|u_RX|r_MEM~427_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~1717_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1717_combout\,
	datac => \uart_module|u_RX|r_MEM~1195_q\,
	datad => \uart_module|u_RX|r_MEM~427_q\,
	combout => \uart_module|u_RX|r_MEM~1718_combout\);

-- Location: LCCOMB_X12_Y14_N0
\uart_module|u_RX|r_MEM~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1719_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1716_combout\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~1718_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1716_combout\,
	datab => \controller_module|k\(2),
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~1718_combout\,
	combout => \uart_module|u_RX|r_MEM~1719_combout\);

-- Location: LCCOMB_X25_Y11_N8
\uart_module|u_RX|r_MEM~1099feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1099feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1099feeder_combout\);

-- Location: FF_X25_Y11_N9
\uart_module|u_RX|r_MEM~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1099feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1099_q\);

-- Location: FF_X23_Y11_N11
\uart_module|u_RX|r_MEM~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1483_q\);

-- Location: FF_X23_Y11_N29
\uart_module|u_RX|r_MEM~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~331_q\);

-- Location: LCCOMB_X23_Y12_N8
\uart_module|u_RX|r_MEM~715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~715feeder_combout\ = \uart_module|u_RX|rgb[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][4]~q\,
	combout => \uart_module|u_RX|r_MEM~715feeder_combout\);

-- Location: FF_X23_Y12_N9
\uart_module|u_RX|r_MEM~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~715feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~715_q\);

-- Location: LCCOMB_X23_Y11_N28
\uart_module|u_RX|r_MEM~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1720_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~715_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~331_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~331_q\,
	datad => \uart_module|u_RX|r_MEM~715_q\,
	combout => \uart_module|u_RX|r_MEM~1720_combout\);

-- Location: LCCOMB_X23_Y11_N10
\uart_module|u_RX|r_MEM~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1721_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1720_combout\ & ((\uart_module|u_RX|r_MEM~1483_q\))) # (!\uart_module|u_RX|r_MEM~1720_combout\ & (\uart_module|u_RX|r_MEM~1099_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1720_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1099_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1483_q\,
	datad => \uart_module|u_RX|r_MEM~1720_combout\,
	combout => \uart_module|u_RX|r_MEM~1721_combout\);

-- Location: LCCOMB_X14_Y15_N18
\uart_module|u_RX|r_MEM~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1722_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1719_combout\ & ((\uart_module|u_RX|r_MEM~1721_combout\))) # (!\uart_module|u_RX|r_MEM~1719_combout\ & (\uart_module|u_RX|r_MEM~1714_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1714_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1719_combout\,
	datad => \uart_module|u_RX|r_MEM~1721_combout\,
	combout => \uart_module|u_RX|r_MEM~1722_combout\);

-- Location: LCCOMB_X14_Y15_N28
\uart_module|u_RX|r_MEM~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1723_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1712_combout\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1722_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1712_combout\,
	datad => \uart_module|u_RX|r_MEM~1722_combout\,
	combout => \uart_module|u_RX|r_MEM~1723_combout\);

-- Location: LCCOMB_X14_Y15_N30
\uart_module|u_RX|r_MEM~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1734_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1723_combout\ & (\uart_module|u_RX|r_MEM~1733_combout\)) # (!\uart_module|u_RX|r_MEM~1723_combout\ & ((\uart_module|u_RX|r_MEM~1702_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1733_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1702_combout\,
	datad => \uart_module|u_RX|r_MEM~1723_combout\,
	combout => \uart_module|u_RX|r_MEM~1734_combout\);

-- Location: LCCOMB_X12_Y15_N14
\uart_module|Div1|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\uart_module|u_RX|r_MEM~1734_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~1734_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X11_Y15_N0
\uart_module|Div1|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\uart_module|u_RX|r_MEM~1734_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~1734_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X13_Y15_N4
\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\uart_module|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\uart_module|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\uart_module|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\uart_module|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X13_Y15_N6
\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X13_Y15_N8
\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X13_Y15_N10
\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y15_N12
\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y15_N12
\uart_module|Div1|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X12_Y15_N28
\uart_module|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\uart_module|u_RX|r_MEM~1650_combout\))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \uart_module|u_RX|r_MEM~1650_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X12_Y15_N22
\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\uart_module|u_RX|r_MEM~1692_combout\))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \uart_module|u_RX|r_MEM~1692_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X12_Y15_N18
\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X12_Y15_N10
\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X12_Y15_N20
\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\uart_module|u_RX|r_MEM~1734_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1734_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X22_Y20_N14
\uart_module|u_RX|r_DATA_BUFFER[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[4]~6_combout\ = (\uart_module|u_RX|Decoder0~2_combout\ & ((\uart_module|u_RX|Decoder0~6_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~6_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(4)))))) # 
-- (!\uart_module|u_RX|Decoder0~2_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~2_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(4),
	datad => \uart_module|u_RX|Decoder0~6_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[4]~6_combout\);

-- Location: FF_X22_Y20_N15
\uart_module|u_RX|r_DATA_BUFFER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(4));

-- Location: LCCOMB_X23_Y19_N20
\uart_module|u_RX|rgb[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][3]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(4),
	combout => \uart_module|u_RX|rgb[1][3]~feeder_combout\);

-- Location: FF_X23_Y19_N21
\uart_module|u_RX|rgb[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][3]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][3]~q\);

-- Location: LCCOMB_X14_Y8_N24
\uart_module|u_RX|r_MEM~762feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~762feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~762feeder_combout\);

-- Location: FF_X14_Y8_N25
\uart_module|u_RX|r_MEM~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~762feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~762_q\);

-- Location: FF_X18_Y8_N3
\uart_module|u_RX|r_MEM~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1530_q\);

-- Location: LCCOMB_X21_Y8_N14
\uart_module|u_RX|r_MEM~1146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1146feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1146feeder_combout\);

-- Location: FF_X21_Y8_N15
\uart_module|u_RX|r_MEM~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1146feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1146_q\);

-- Location: FF_X18_Y8_N21
\uart_module|u_RX|r_MEM~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~378_q\);

-- Location: LCCOMB_X18_Y8_N20
\uart_module|u_RX|r_MEM~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1766_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1146_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~378_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1146_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~378_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1766_combout\);

-- Location: LCCOMB_X18_Y8_N2
\uart_module|u_RX|r_MEM~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1767_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1766_combout\ & ((\uart_module|u_RX|r_MEM~1530_q\))) # (!\uart_module|u_RX|r_MEM~1766_combout\ & (\uart_module|u_RX|r_MEM~762_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~762_q\,
	datac => \uart_module|u_RX|r_MEM~1530_q\,
	datad => \uart_module|u_RX|r_MEM~1766_combout\,
	combout => \uart_module|u_RX|r_MEM~1767_combout\);

-- Location: LCCOMB_X19_Y8_N14
\uart_module|u_RX|r_MEM~1170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1170feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1170feeder_combout\);

-- Location: FF_X19_Y8_N15
\uart_module|u_RX|r_MEM~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1170feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1170_q\);

-- Location: LCCOMB_X23_Y10_N2
\uart_module|u_RX|r_MEM~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~786feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~786feeder_combout\);

-- Location: FF_X23_Y10_N3
\uart_module|u_RX|r_MEM~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~786feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~786_q\);

-- Location: FF_X19_Y10_N9
\uart_module|u_RX|r_MEM~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~402_q\);

-- Location: LCCOMB_X19_Y10_N8
\uart_module|u_RX|r_MEM~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1773_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~786_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~402_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~786_q\,
	datac => \uart_module|u_RX|r_MEM~402_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1773_combout\);

-- Location: FF_X19_Y10_N27
\uart_module|u_RX|r_MEM~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1554_q\);

-- Location: LCCOMB_X19_Y10_N26
\uart_module|u_RX|r_MEM~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1774_combout\ = (\uart_module|u_RX|r_MEM~1773_combout\ & (((\uart_module|u_RX|r_MEM~1554_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~1773_combout\ & (\uart_module|u_RX|r_MEM~1170_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1170_q\,
	datab => \uart_module|u_RX|r_MEM~1773_combout\,
	datac => \uart_module|u_RX|r_MEM~1554_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1774_combout\);

-- Location: LCCOMB_X23_Y12_N6
\uart_module|u_RX|r_MEM~714feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~714feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~714feeder_combout\);

-- Location: FF_X23_Y12_N7
\uart_module|u_RX|r_MEM~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~714feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~714_q\);

-- Location: FF_X19_Y12_N9
\uart_module|u_RX|r_MEM~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~330_q\);

-- Location: LCCOMB_X19_Y8_N24
\uart_module|u_RX|r_MEM~1098feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1098feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1098feeder_combout\);

-- Location: FF_X19_Y8_N25
\uart_module|u_RX|r_MEM~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1098feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1098_q\);

-- Location: LCCOMB_X19_Y12_N8
\uart_module|u_RX|r_MEM~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1770_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1098_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~330_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~330_q\,
	datad => \uart_module|u_RX|r_MEM~1098_q\,
	combout => \uart_module|u_RX|r_MEM~1770_combout\);

-- Location: FF_X19_Y12_N11
\uart_module|u_RX|r_MEM~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1482_q\);

-- Location: LCCOMB_X19_Y12_N10
\uart_module|u_RX|r_MEM~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1771_combout\ = (\uart_module|u_RX|r_MEM~1770_combout\ & (((\uart_module|u_RX|r_MEM~1482_q\) # (!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~1770_combout\ & (\uart_module|u_RX|r_MEM~714_q\ & 
-- ((\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~714_q\,
	datab => \uart_module|u_RX|r_MEM~1770_combout\,
	datac => \uart_module|u_RX|r_MEM~1482_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1771_combout\);

-- Location: LCCOMB_X16_Y8_N24
\uart_module|u_RX|r_MEM~1122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1122feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1122feeder_combout\);

-- Location: FF_X16_Y8_N25
\uart_module|u_RX|r_MEM~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1122feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1122_q\);

-- Location: FF_X17_Y8_N27
\uart_module|u_RX|r_MEM~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1506_q\);

-- Location: LCCOMB_X14_Y8_N18
\uart_module|u_RX|r_MEM~738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~738feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~738feeder_combout\);

-- Location: FF_X14_Y8_N19
\uart_module|u_RX|r_MEM~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~738feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~738_q\);

-- Location: FF_X17_Y8_N29
\uart_module|u_RX|r_MEM~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~354_q\);

-- Location: LCCOMB_X17_Y8_N28
\uart_module|u_RX|r_MEM~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1768_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~738_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~354_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~738_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~354_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1768_combout\);

-- Location: LCCOMB_X17_Y8_N26
\uart_module|u_RX|r_MEM~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1769_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1768_combout\ & ((\uart_module|u_RX|r_MEM~1506_q\))) # (!\uart_module|u_RX|r_MEM~1768_combout\ & (\uart_module|u_RX|r_MEM~1122_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1122_q\,
	datac => \uart_module|u_RX|r_MEM~1506_q\,
	datad => \uart_module|u_RX|r_MEM~1768_combout\,
	combout => \uart_module|u_RX|r_MEM~1769_combout\);

-- Location: LCCOMB_X19_Y12_N20
\uart_module|u_RX|r_MEM~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1772_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1)) # (\uart_module|u_RX|r_MEM~1769_combout\)))) # (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1771_combout\ & (!\controller_module|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1771_combout\,
	datab => \controller_module|k\(0),
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~1769_combout\,
	combout => \uart_module|u_RX|r_MEM~1772_combout\);

-- Location: LCCOMB_X16_Y16_N6
\uart_module|u_RX|r_MEM~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1775_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1772_combout\ & ((\uart_module|u_RX|r_MEM~1774_combout\))) # (!\uart_module|u_RX|r_MEM~1772_combout\ & (\uart_module|u_RX|r_MEM~1767_combout\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1767_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1774_combout\,
	datad => \uart_module|u_RX|r_MEM~1772_combout\,
	combout => \uart_module|u_RX|r_MEM~1775_combout\);

-- Location: LCCOMB_X23_Y17_N14
\uart_module|u_RX|r_MEM~1410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1410feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1410feeder_combout\);

-- Location: FF_X23_Y17_N15
\uart_module|u_RX|r_MEM~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1410feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1410_q\);

-- Location: FF_X23_Y17_N13
\uart_module|u_RX|r_MEM~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1458_q\);

-- Location: FF_X23_Y13_N5
\uart_module|u_RX|r_MEM~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1386_q\);

-- Location: LCCOMB_X24_Y13_N24
\uart_module|u_RX|r_MEM~1434feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1434feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1434feeder_combout\);

-- Location: FF_X24_Y13_N25
\uart_module|u_RX|r_MEM~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1434feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1434_q\);

-- Location: LCCOMB_X23_Y13_N4
\uart_module|u_RX|r_MEM~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1742_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1434_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~1386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1386_q\,
	datad => \uart_module|u_RX|r_MEM~1434_q\,
	combout => \uart_module|u_RX|r_MEM~1742_combout\);

-- Location: LCCOMB_X23_Y17_N12
\uart_module|u_RX|r_MEM~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1743_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1742_combout\ & ((\uart_module|u_RX|r_MEM~1458_q\))) # (!\uart_module|u_RX|r_MEM~1742_combout\ & (\uart_module|u_RX|r_MEM~1410_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1410_q\,
	datac => \uart_module|u_RX|r_MEM~1458_q\,
	datad => \uart_module|u_RX|r_MEM~1742_combout\,
	combout => \uart_module|u_RX|r_MEM~1743_combout\);

-- Location: LCCOMB_X21_Y9_N10
\uart_module|u_RX|r_MEM~1050feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1050feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1050feeder_combout\);

-- Location: FF_X21_Y9_N11
\uart_module|u_RX|r_MEM~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1050feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1050_q\);

-- Location: LCCOMB_X11_Y9_N10
\uart_module|u_RX|r_MEM~1026feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1026feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1026feeder_combout\);

-- Location: FF_X11_Y9_N11
\uart_module|u_RX|r_MEM~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1026feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1026_q\);

-- Location: FF_X17_Y9_N21
\uart_module|u_RX|r_MEM~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1002_q\);

-- Location: LCCOMB_X17_Y9_N20
\uart_module|u_RX|r_MEM~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1735_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1026_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1002_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1026_q\,
	datac => \uart_module|u_RX|r_MEM~1002_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1735_combout\);

-- Location: FF_X17_Y9_N15
\uart_module|u_RX|r_MEM~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1074_q\);

-- Location: LCCOMB_X17_Y9_N14
\uart_module|u_RX|r_MEM~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1736_combout\ = (\uart_module|u_RX|r_MEM~1735_combout\ & (((\uart_module|u_RX|r_MEM~1074_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~1735_combout\ & (\uart_module|u_RX|r_MEM~1050_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1050_q\,
	datab => \uart_module|u_RX|r_MEM~1735_combout\,
	datac => \uart_module|u_RX|r_MEM~1074_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1736_combout\);

-- Location: LCCOMB_X21_Y9_N28
\uart_module|u_RX|r_MEM~282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~282feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~282feeder_combout\);

-- Location: FF_X21_Y9_N29
\uart_module|u_RX|r_MEM~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~282feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~282_q\);

-- Location: FF_X19_Y13_N11
\uart_module|u_RX|r_MEM~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~306_q\);

-- Location: LCCOMB_X19_Y14_N12
\uart_module|u_RX|r_MEM~258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~258feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~258feeder_combout\);

-- Location: FF_X19_Y14_N13
\uart_module|u_RX|r_MEM~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~258feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~258_q\);

-- Location: FF_X19_Y13_N29
\uart_module|u_RX|r_MEM~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~234_q\);

-- Location: LCCOMB_X19_Y13_N28
\uart_module|u_RX|r_MEM~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1739_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~258_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~234_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~258_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~234_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1739_combout\);

-- Location: LCCOMB_X19_Y13_N10
\uart_module|u_RX|r_MEM~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1740_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1739_combout\ & ((\uart_module|u_RX|r_MEM~306_q\))) # (!\uart_module|u_RX|r_MEM~1739_combout\ & (\uart_module|u_RX|r_MEM~282_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~282_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~306_q\,
	datad => \uart_module|u_RX|r_MEM~1739_combout\,
	combout => \uart_module|u_RX|r_MEM~1740_combout\);

-- Location: LCCOMB_X24_Y17_N4
\uart_module|u_RX|r_MEM~642feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~642feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~642feeder_combout\);

-- Location: FF_X24_Y17_N5
\uart_module|u_RX|r_MEM~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~642feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~642_q\);

-- Location: FF_X17_Y17_N27
\uart_module|u_RX|r_MEM~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~690_q\);

-- Location: FF_X17_Y17_N13
\uart_module|u_RX|r_MEM~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~618_q\);

-- Location: LCCOMB_X13_Y14_N14
\uart_module|u_RX|r_MEM~666feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~666feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~666feeder_combout\);

-- Location: FF_X13_Y14_N15
\uart_module|u_RX|r_MEM~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~666feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~666_q\);

-- Location: LCCOMB_X17_Y17_N12
\uart_module|u_RX|r_MEM~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1737_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~666_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~618_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~618_q\,
	datad => \uart_module|u_RX|r_MEM~666_q\,
	combout => \uart_module|u_RX|r_MEM~1737_combout\);

-- Location: LCCOMB_X17_Y17_N26
\uart_module|u_RX|r_MEM~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1738_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1737_combout\ & ((\uart_module|u_RX|r_MEM~690_q\))) # (!\uart_module|u_RX|r_MEM~1737_combout\ & (\uart_module|u_RX|r_MEM~642_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~642_q\,
	datac => \uart_module|u_RX|r_MEM~690_q\,
	datad => \uart_module|u_RX|r_MEM~1737_combout\,
	combout => \uart_module|u_RX|r_MEM~1738_combout\);

-- Location: LCCOMB_X16_Y16_N16
\uart_module|u_RX|r_MEM~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1741_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1738_combout\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~1740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1740_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1738_combout\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1741_combout\);

-- Location: LCCOMB_X16_Y16_N26
\uart_module|u_RX|r_MEM~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1744_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1741_combout\ & (\uart_module|u_RX|r_MEM~1743_combout\)) # (!\uart_module|u_RX|r_MEM~1741_combout\ & ((\uart_module|u_RX|r_MEM~1736_combout\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1743_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1736_combout\,
	datad => \uart_module|u_RX|r_MEM~1741_combout\,
	combout => \uart_module|u_RX|r_MEM~1744_combout\);

-- Location: FF_X19_Y16_N23
\uart_module|u_RX|r_MEM~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1194_q\);

-- Location: LCCOMB_X19_Y16_N16
\uart_module|u_RX|r_MEM~1242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1242feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1242feeder_combout\);

-- Location: FF_X19_Y16_N17
\uart_module|u_RX|r_MEM~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1242feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1242_q\);

-- Location: LCCOMB_X19_Y16_N22
\uart_module|u_RX|r_MEM~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1762_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1242_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~1194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1194_q\,
	datad => \uart_module|u_RX|r_MEM~1242_q\,
	combout => \uart_module|u_RX|r_MEM~1762_combout\);

-- Location: FF_X18_Y17_N17
\uart_module|u_RX|r_MEM~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1266_q\);

-- Location: LCCOMB_X19_Y17_N8
\uart_module|u_RX|r_MEM~1218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1218feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1218feeder_combout\);

-- Location: FF_X19_Y17_N9
\uart_module|u_RX|r_MEM~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1218feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1218_q\);

-- Location: LCCOMB_X18_Y17_N16
\uart_module|u_RX|r_MEM~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1763_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1762_combout\ & (\uart_module|u_RX|r_MEM~1266_q\)) # (!\uart_module|u_RX|r_MEM~1762_combout\ & ((\uart_module|u_RX|r_MEM~1218_q\))))) # 
-- (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1762_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1762_combout\,
	datac => \uart_module|u_RX|r_MEM~1266_q\,
	datad => \uart_module|u_RX|r_MEM~1218_q\,
	combout => \uart_module|u_RX|r_MEM~1763_combout\);

-- Location: LCCOMB_X22_Y10_N12
\uart_module|u_RX|r_MEM~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~90feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~90feeder_combout\);

-- Location: FF_X22_Y10_N13
\uart_module|u_RX|r_MEM~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~90feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~90_q\);

-- Location: FF_X18_Y10_N27
\uart_module|u_RX|r_MEM~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~114_q\);

-- Location: FF_X18_Y10_N1
\uart_module|u_RX|r_MEM~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~42_q\);

-- Location: LCCOMB_X13_Y10_N28
\uart_module|u_RX|r_MEM~66feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~66feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~66feeder_combout\);

-- Location: FF_X13_Y10_N29
\uart_module|u_RX|r_MEM~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~66feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~66_q\);

-- Location: LCCOMB_X18_Y10_N0
\uart_module|u_RX|r_MEM~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1759_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~66_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~42_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~42_q\,
	datad => \uart_module|u_RX|r_MEM~66_q\,
	combout => \uart_module|u_RX|r_MEM~1759_combout\);

-- Location: LCCOMB_X18_Y10_N26
\uart_module|u_RX|r_MEM~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1760_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1759_combout\ & ((\uart_module|u_RX|r_MEM~114_q\))) # (!\uart_module|u_RX|r_MEM~1759_combout\ & (\uart_module|u_RX|r_MEM~90_q\)))) # (!\controller_module|k\(1) & 
-- (((\uart_module|u_RX|r_MEM~1759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~90_q\,
	datac => \uart_module|u_RX|r_MEM~114_q\,
	datad => \uart_module|u_RX|r_MEM~1759_combout\,
	combout => \uart_module|u_RX|r_MEM~1760_combout\);

-- Location: LCCOMB_X16_Y14_N8
\uart_module|u_RX|r_MEM~450feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~450feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~450feeder_combout\);

-- Location: FF_X16_Y14_N9
\uart_module|u_RX|r_MEM~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~450feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~450_q\);

-- Location: FF_X17_Y7_N29
\uart_module|u_RX|r_MEM~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~426_q\);

-- Location: LCCOMB_X18_Y7_N6
\uart_module|u_RX|r_MEM~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~474feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~474feeder_combout\);

-- Location: FF_X18_Y7_N7
\uart_module|u_RX|r_MEM~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~474feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~474_q\);

-- Location: LCCOMB_X17_Y7_N28
\uart_module|u_RX|r_MEM~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1757_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~474_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~426_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~426_q\,
	datad => \uart_module|u_RX|r_MEM~474_q\,
	combout => \uart_module|u_RX|r_MEM~1757_combout\);

-- Location: FF_X17_Y7_N7
\uart_module|u_RX|r_MEM~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~498_q\);

-- Location: LCCOMB_X17_Y7_N6
\uart_module|u_RX|r_MEM~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1758_combout\ = (\uart_module|u_RX|r_MEM~1757_combout\ & (((\uart_module|u_RX|r_MEM~498_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~1757_combout\ & (\uart_module|u_RX|r_MEM~450_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~450_q\,
	datab => \uart_module|u_RX|r_MEM~1757_combout\,
	datac => \uart_module|u_RX|r_MEM~498_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1758_combout\);

-- Location: LCCOMB_X16_Y16_N8
\uart_module|u_RX|r_MEM~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1761_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1758_combout\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~1760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1760_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1758_combout\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1761_combout\);

-- Location: LCCOMB_X13_Y16_N12
\uart_module|u_RX|r_MEM~858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~858feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~858feeder_combout\);

-- Location: FF_X13_Y16_N13
\uart_module|u_RX|r_MEM~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~858feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~858_q\);

-- Location: FF_X17_Y13_N23
\uart_module|u_RX|r_MEM~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~882_q\);

-- Location: FF_X17_Y13_N1
\uart_module|u_RX|r_MEM~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~810_q\);

-- Location: LCCOMB_X16_Y8_N2
\uart_module|u_RX|r_MEM~834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~834feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~834feeder_combout\);

-- Location: FF_X16_Y8_N3
\uart_module|u_RX|r_MEM~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~834feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~834_q\);

-- Location: LCCOMB_X17_Y13_N0
\uart_module|u_RX|r_MEM~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1755_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~834_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~810_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~810_q\,
	datad => \uart_module|u_RX|r_MEM~834_q\,
	combout => \uart_module|u_RX|r_MEM~1755_combout\);

-- Location: LCCOMB_X17_Y13_N22
\uart_module|u_RX|r_MEM~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1756_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1755_combout\ & ((\uart_module|u_RX|r_MEM~882_q\))) # (!\uart_module|u_RX|r_MEM~1755_combout\ & (\uart_module|u_RX|r_MEM~858_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~858_q\,
	datac => \uart_module|u_RX|r_MEM~882_q\,
	datad => \uart_module|u_RX|r_MEM~1755_combout\,
	combout => \uart_module|u_RX|r_MEM~1756_combout\);

-- Location: LCCOMB_X16_Y16_N10
\uart_module|u_RX|r_MEM~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1764_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1761_combout\ & (\uart_module|u_RX|r_MEM~1763_combout\)) # (!\uart_module|u_RX|r_MEM~1761_combout\ & ((\uart_module|u_RX|r_MEM~1756_combout\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1763_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1761_combout\,
	datad => \uart_module|u_RX|r_MEM~1756_combout\,
	combout => \uart_module|u_RX|r_MEM~1764_combout\);

-- Location: LCCOMB_X22_Y13_N14
\uart_module|u_RX|r_MEM~546feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~546feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~546feeder_combout\);

-- Location: FF_X22_Y13_N15
\uart_module|u_RX|r_MEM~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~546feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~546_q\);

-- Location: FF_X25_Y13_N23
\uart_module|u_RX|r_MEM~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~594_q\);

-- Location: FF_X25_Y13_N17
\uart_module|u_RX|r_MEM~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~522_q\);

-- Location: LCCOMB_X23_Y16_N24
\uart_module|u_RX|r_MEM~570feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~570feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~570feeder_combout\);

-- Location: FF_X23_Y16_N25
\uart_module|u_RX|r_MEM~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~570feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~570_q\);

-- Location: LCCOMB_X25_Y13_N16
\uart_module|u_RX|r_MEM~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1745_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~570_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~522_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~522_q\,
	datad => \uart_module|u_RX|r_MEM~570_q\,
	combout => \uart_module|u_RX|r_MEM~1745_combout\);

-- Location: LCCOMB_X25_Y13_N22
\uart_module|u_RX|r_MEM~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1746_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1745_combout\ & ((\uart_module|u_RX|r_MEM~594_q\))) # (!\uart_module|u_RX|r_MEM~1745_combout\ & (\uart_module|u_RX|r_MEM~546_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~546_q\,
	datac => \uart_module|u_RX|r_MEM~594_q\,
	datad => \uart_module|u_RX|r_MEM~1745_combout\,
	combout => \uart_module|u_RX|r_MEM~1746_combout\);

-- Location: LCCOMB_X21_Y17_N28
\uart_module|u_RX|r_MEM~1314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1314feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1314feeder_combout\);

-- Location: FF_X21_Y17_N29
\uart_module|u_RX|r_MEM~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1314feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1314_q\);

-- Location: FF_X21_Y13_N23
\uart_module|u_RX|r_MEM~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1362_q\);

-- Location: LCCOMB_X24_Y13_N26
\uart_module|u_RX|r_MEM~1338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1338feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1338feeder_combout\);

-- Location: FF_X24_Y13_N27
\uart_module|u_RX|r_MEM~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1338feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1338_q\);

-- Location: FF_X21_Y13_N29
\uart_module|u_RX|r_MEM~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1290_q\);

-- Location: LCCOMB_X21_Y13_N28
\uart_module|u_RX|r_MEM~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1752_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1338_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1290_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1338_q\,
	datac => \uart_module|u_RX|r_MEM~1290_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1752_combout\);

-- Location: LCCOMB_X21_Y13_N22
\uart_module|u_RX|r_MEM~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1753_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1752_combout\ & ((\uart_module|u_RX|r_MEM~1362_q\))) # (!\uart_module|u_RX|r_MEM~1752_combout\ & (\uart_module|u_RX|r_MEM~1314_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1314_q\,
	datac => \uart_module|u_RX|r_MEM~1362_q\,
	datad => \uart_module|u_RX|r_MEM~1752_combout\,
	combout => \uart_module|u_RX|r_MEM~1753_combout\);

-- Location: LCCOMB_X24_Y11_N20
\uart_module|u_RX|r_MEM~954feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~954feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~954feeder_combout\);

-- Location: FF_X24_Y11_N21
\uart_module|u_RX|r_MEM~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~954feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~954_q\);

-- Location: FF_X21_Y15_N1
\uart_module|u_RX|r_MEM~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~978_q\);

-- Location: FF_X21_Y15_N19
\uart_module|u_RX|r_MEM~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~906_q\);

-- Location: LCCOMB_X21_Y17_N30
\uart_module|u_RX|r_MEM~930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~930feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~930feeder_combout\);

-- Location: FF_X21_Y17_N31
\uart_module|u_RX|r_MEM~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~930feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~930_q\);

-- Location: LCCOMB_X21_Y15_N18
\uart_module|u_RX|r_MEM~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1747_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~930_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~906_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~906_q\,
	datad => \uart_module|u_RX|r_MEM~930_q\,
	combout => \uart_module|u_RX|r_MEM~1747_combout\);

-- Location: LCCOMB_X21_Y15_N0
\uart_module|u_RX|r_MEM~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1748_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1747_combout\ & ((\uart_module|u_RX|r_MEM~978_q\))) # (!\uart_module|u_RX|r_MEM~1747_combout\ & (\uart_module|u_RX|r_MEM~954_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~954_q\,
	datac => \uart_module|u_RX|r_MEM~978_q\,
	datad => \uart_module|u_RX|r_MEM~1747_combout\,
	combout => \uart_module|u_RX|r_MEM~1748_combout\);

-- Location: LCCOMB_X21_Y7_N30
\uart_module|u_RX|r_MEM~186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~186feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~186feeder_combout\);

-- Location: FF_X21_Y7_N31
\uart_module|u_RX|r_MEM~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~186feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~186_q\);

-- Location: FF_X14_Y10_N21
\uart_module|u_RX|r_MEM~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~210_q\);

-- Location: FF_X14_Y10_N19
\uart_module|u_RX|r_MEM~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~138_q\);

-- Location: LCCOMB_X14_Y11_N4
\uart_module|u_RX|r_MEM~162feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~162feeder_combout\ = \uart_module|u_RX|rgb[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][3]~q\,
	combout => \uart_module|u_RX|r_MEM~162feeder_combout\);

-- Location: FF_X14_Y11_N5
\uart_module|u_RX|r_MEM~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~162feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~162_q\);

-- Location: LCCOMB_X14_Y10_N18
\uart_module|u_RX|r_MEM~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1749_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~162_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~138_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~138_q\,
	datad => \uart_module|u_RX|r_MEM~162_q\,
	combout => \uart_module|u_RX|r_MEM~1749_combout\);

-- Location: LCCOMB_X14_Y10_N20
\uart_module|u_RX|r_MEM~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1750_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1749_combout\ & ((\uart_module|u_RX|r_MEM~210_q\))) # (!\uart_module|u_RX|r_MEM~1749_combout\ & (\uart_module|u_RX|r_MEM~186_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~186_q\,
	datac => \uart_module|u_RX|r_MEM~210_q\,
	datad => \uart_module|u_RX|r_MEM~1749_combout\,
	combout => \uart_module|u_RX|r_MEM~1750_combout\);

-- Location: LCCOMB_X16_Y16_N20
\uart_module|u_RX|r_MEM~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1751_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1748_combout\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1750_combout\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1748_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1750_combout\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1751_combout\);

-- Location: LCCOMB_X16_Y16_N18
\uart_module|u_RX|r_MEM~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1754_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1751_combout\ & ((\uart_module|u_RX|r_MEM~1753_combout\))) # (!\uart_module|u_RX|r_MEM~1751_combout\ & (\uart_module|u_RX|r_MEM~1746_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~1751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1746_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1753_combout\,
	datad => \uart_module|u_RX|r_MEM~1751_combout\,
	combout => \uart_module|u_RX|r_MEM~1754_combout\);

-- Location: LCCOMB_X16_Y16_N24
\uart_module|u_RX|r_MEM~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1765_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1754_combout\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~1764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1764_combout\,
	datab => \controller_module|k\(3),
	datac => \controller_module|k\(2),
	datad => \uart_module|u_RX|r_MEM~1754_combout\,
	combout => \uart_module|u_RX|r_MEM~1765_combout\);

-- Location: LCCOMB_X16_Y16_N4
\uart_module|u_RX|r_MEM~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1776_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1765_combout\ & (\uart_module|u_RX|r_MEM~1775_combout\)) # (!\uart_module|u_RX|r_MEM~1765_combout\ & ((\uart_module|u_RX|r_MEM~1744_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1775_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1744_combout\,
	datad => \uart_module|u_RX|r_MEM~1765_combout\,
	combout => \uart_module|u_RX|r_MEM~1776_combout\);

-- Location: LCCOMB_X12_Y15_N26
\uart_module|Div1|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~1776_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1776_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X12_Y15_N24
\uart_module|Div1|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~1776_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1776_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X12_Y15_N0
\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\uart_module|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\uart_module|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\uart_module|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\uart_module|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y15_N2
\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y15_N4
\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y15_N6
\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y15_N8
\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y13_N4
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X11_Y13_N6
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X11_Y13_N8
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- VCC)) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X11_Y13_N10
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X11_Y13_N12
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X11_Y13_N14
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X11_Y13_N16
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X11_Y13_N20
\sevs_module|curr_val~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~22_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \sevs_module|curr_val~22_combout\);

-- Location: LCCOMB_X11_Y13_N24
\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\);

-- Location: LCCOMB_X11_Y11_N8
\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\);

-- Location: LCCOMB_X11_Y11_N30
\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\);

-- Location: LCCOMB_X11_Y13_N30
\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\);

-- Location: LCCOMB_X11_Y15_N22
\uart_module|Div1|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X11_Y15_N24
\uart_module|Div1|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X11_Y15_N26
\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X11_Y15_N18
\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\uart_module|u_RX|r_MEM~1734_combout\)) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1734_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X11_Y15_N30
\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X11_Y15_N16
\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~1776_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1776_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X22_Y20_N24
\uart_module|u_RX|r_DATA_BUFFER[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[3]~7_combout\ = (\uart_module|u_RX|r_INDEX\(2) & (((\uart_module|u_RX|r_DATA_BUFFER\(3))))) # (!\uart_module|u_RX|r_INDEX\(2) & ((\uart_module|u_RX|Decoder0~3_combout\ & (\i_Rx~input_o\)) # 
-- (!\uart_module|u_RX|Decoder0~3_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(2),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(3),
	datad => \uart_module|u_RX|Decoder0~3_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[3]~7_combout\);

-- Location: FF_X22_Y20_N25
\uart_module|u_RX|r_DATA_BUFFER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(3));

-- Location: LCCOMB_X23_Y19_N10
\uart_module|u_RX|rgb[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][2]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(3),
	combout => \uart_module|u_RX|rgb[1][2]~feeder_combout\);

-- Location: FF_X23_Y19_N11
\uart_module|u_RX|rgb[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][2]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][2]~q\);

-- Location: LCCOMB_X18_Y19_N18
\uart_module|u_RX|r_MEM~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~689feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~689feeder_combout\);

-- Location: FF_X18_Y19_N19
\uart_module|u_RX|r_MEM~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~689feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~689_q\);

-- Location: FF_X19_Y15_N29
\uart_module|u_RX|r_MEM~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~497_q\);

-- Location: LCCOMB_X19_Y15_N28
\uart_module|u_RX|r_MEM~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1784_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~689_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~497_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~689_q\,
	datac => \uart_module|u_RX|r_MEM~497_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1784_combout\);

-- Location: FF_X19_Y15_N7
\uart_module|u_RX|r_MEM~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~785_q\);

-- Location: LCCOMB_X23_Y15_N4
\uart_module|u_RX|r_MEM~593feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~593feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~593feeder_combout\);

-- Location: FF_X23_Y15_N5
\uart_module|u_RX|r_MEM~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~593feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~593_q\);

-- Location: LCCOMB_X19_Y15_N6
\uart_module|u_RX|r_MEM~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1785_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1784_combout\ & (\uart_module|u_RX|r_MEM~785_q\)) # (!\uart_module|u_RX|r_MEM~1784_combout\ & ((\uart_module|u_RX|r_MEM~593_q\))))) # (!\controller_module|k\(2) 
-- & (\uart_module|u_RX|r_MEM~1784_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1784_combout\,
	datac => \uart_module|u_RX|r_MEM~785_q\,
	datad => \uart_module|u_RX|r_MEM~593_q\,
	combout => \uart_module|u_RX|r_MEM~1785_combout\);

-- Location: LCCOMB_X23_Y16_N2
\uart_module|u_RX|r_MEM~569feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~569feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~569feeder_combout\);

-- Location: FF_X23_Y16_N3
\uart_module|u_RX|r_MEM~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~569feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~569_q\);

-- Location: FF_X18_Y16_N7
\uart_module|u_RX|r_MEM~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~473_q\);

-- Location: LCCOMB_X18_Y16_N6
\uart_module|u_RX|r_MEM~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1777_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~569_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~473_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~569_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~473_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1777_combout\);

-- Location: FF_X18_Y16_N9
\uart_module|u_RX|r_MEM~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~761_q\);

-- Location: LCCOMB_X13_Y14_N24
\uart_module|u_RX|r_MEM~665feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~665feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~665feeder_combout\);

-- Location: FF_X13_Y14_N25
\uart_module|u_RX|r_MEM~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~665feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~665_q\);

-- Location: LCCOMB_X18_Y16_N8
\uart_module|u_RX|r_MEM~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1778_combout\ = (\uart_module|u_RX|r_MEM~1777_combout\ & (((\uart_module|u_RX|r_MEM~761_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~1777_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~665_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1777_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~761_q\,
	datad => \uart_module|u_RX|r_MEM~665_q\,
	combout => \uart_module|u_RX|r_MEM~1778_combout\);

-- Location: FF_X14_Y13_N9
\uart_module|u_RX|r_MEM~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~449_q\);

-- Location: LCCOMB_X10_Y13_N6
\uart_module|u_RX|r_MEM~641feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~641feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~641feeder_combout\);

-- Location: FF_X10_Y13_N7
\uart_module|u_RX|r_MEM~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~641feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~641_q\);

-- Location: LCCOMB_X14_Y13_N8
\uart_module|u_RX|r_MEM~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1779_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~641_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~449_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~449_q\,
	datad => \uart_module|u_RX|r_MEM~641_q\,
	combout => \uart_module|u_RX|r_MEM~1779_combout\);

-- Location: LCCOMB_X22_Y13_N8
\uart_module|u_RX|r_MEM~545feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~545feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~545feeder_combout\);

-- Location: FF_X22_Y13_N9
\uart_module|u_RX|r_MEM~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~545feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~545_q\);

-- Location: FF_X22_Y13_N7
\uart_module|u_RX|r_MEM~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~737_q\);

-- Location: LCCOMB_X22_Y13_N6
\uart_module|u_RX|r_MEM~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1780_combout\ = (\uart_module|u_RX|r_MEM~1779_combout\ & (((\uart_module|u_RX|r_MEM~737_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~1779_combout\ & (\uart_module|u_RX|r_MEM~545_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1779_combout\,
	datab => \uart_module|u_RX|r_MEM~545_q\,
	datac => \uart_module|u_RX|r_MEM~737_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1780_combout\);

-- Location: LCCOMB_X25_Y15_N16
\uart_module|u_RX|r_MEM~521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~521feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~521feeder_combout\);

-- Location: FF_X25_Y15_N17
\uart_module|u_RX|r_MEM~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~521feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~521_q\);

-- Location: FF_X24_Y15_N13
\uart_module|u_RX|r_MEM~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~425_q\);

-- Location: LCCOMB_X24_Y15_N12
\uart_module|u_RX|r_MEM~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1781_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~521_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~425_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~521_q\,
	datac => \uart_module|u_RX|r_MEM~425_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1781_combout\);

-- Location: LCCOMB_X25_Y12_N22
\uart_module|u_RX|r_MEM~617feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~617feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~617feeder_combout\);

-- Location: FF_X25_Y12_N23
\uart_module|u_RX|r_MEM~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~617feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~617_q\);

-- Location: FF_X24_Y15_N3
\uart_module|u_RX|r_MEM~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~713_q\);

-- Location: LCCOMB_X24_Y15_N2
\uart_module|u_RX|r_MEM~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1782_combout\ = (\uart_module|u_RX|r_MEM~1781_combout\ & (((\uart_module|u_RX|r_MEM~713_q\) # (!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~1781_combout\ & (\uart_module|u_RX|r_MEM~617_q\ & 
-- ((\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1781_combout\,
	datab => \uart_module|u_RX|r_MEM~617_q\,
	datac => \uart_module|u_RX|r_MEM~713_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1782_combout\);

-- Location: LCCOMB_X22_Y11_N4
\uart_module|u_RX|r_MEM~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1783_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1780_combout\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1782_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1780_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1782_combout\,
	combout => \uart_module|u_RX|r_MEM~1783_combout\);

-- Location: LCCOMB_X19_Y11_N12
\uart_module|u_RX|r_MEM~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1786_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1783_combout\ & (\uart_module|u_RX|r_MEM~1785_combout\)) # (!\uart_module|u_RX|r_MEM~1783_combout\ & ((\uart_module|u_RX|r_MEM~1778_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1785_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1778_combout\,
	datad => \uart_module|u_RX|r_MEM~1783_combout\,
	combout => \uart_module|u_RX|r_MEM~1786_combout\);

-- Location: LCCOMB_X23_Y17_N26
\uart_module|u_RX|r_MEM~1409feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1409feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1409feeder_combout\);

-- Location: FF_X23_Y17_N27
\uart_module|u_RX|r_MEM~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1409feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1409_q\);

-- Location: FF_X23_Y13_N23
\uart_module|u_RX|r_MEM~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1385_q\);

-- Location: LCCOMB_X23_Y13_N22
\uart_module|u_RX|r_MEM~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1808_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1409_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1385_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1409_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1385_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1808_combout\);

-- Location: LCCOMB_X24_Y13_N28
\uart_module|u_RX|r_MEM~1433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1433feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1433feeder_combout\);

-- Location: FF_X24_Y13_N29
\uart_module|u_RX|r_MEM~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1433feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1433_q\);

-- Location: FF_X23_Y13_N1
\uart_module|u_RX|r_MEM~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1457_q\);

-- Location: LCCOMB_X23_Y13_N0
\uart_module|u_RX|r_MEM~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1809_combout\ = (\uart_module|u_RX|r_MEM~1808_combout\ & (((\uart_module|u_RX|r_MEM~1457_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~1808_combout\ & (\uart_module|u_RX|r_MEM~1433_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1808_combout\,
	datab => \uart_module|u_RX|r_MEM~1433_q\,
	datac => \uart_module|u_RX|r_MEM~1457_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1809_combout\);

-- Location: LCCOMB_X21_Y17_N18
\uart_module|u_RX|r_MEM~1313feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1313feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1313feeder_combout\);

-- Location: FF_X21_Y17_N19
\uart_module|u_RX|r_MEM~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1313feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1313_q\);

-- Location: LCCOMB_X24_Y13_N18
\uart_module|u_RX|r_MEM~1337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1337feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1337feeder_combout\);

-- Location: FF_X24_Y13_N19
\uart_module|u_RX|r_MEM~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1337feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1337_q\);

-- Location: FF_X21_Y13_N5
\uart_module|u_RX|r_MEM~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1289_q\);

-- Location: LCCOMB_X21_Y13_N4
\uart_module|u_RX|r_MEM~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1810_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1337_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1289_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1337_q\,
	datac => \uart_module|u_RX|r_MEM~1289_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1810_combout\);

-- Location: FF_X21_Y13_N31
\uart_module|u_RX|r_MEM~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1361_q\);

-- Location: LCCOMB_X21_Y13_N30
\uart_module|u_RX|r_MEM~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1811_combout\ = (\uart_module|u_RX|r_MEM~1810_combout\ & (((\uart_module|u_RX|r_MEM~1361_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~1810_combout\ & (\uart_module|u_RX|r_MEM~1313_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1313_q\,
	datab => \uart_module|u_RX|r_MEM~1810_combout\,
	datac => \uart_module|u_RX|r_MEM~1361_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1811_combout\);

-- Location: FF_X18_Y17_N31
\uart_module|u_RX|r_MEM~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1193_q\);

-- Location: LCCOMB_X19_Y17_N26
\uart_module|u_RX|r_MEM~1217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1217feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1217feeder_combout\);

-- Location: FF_X19_Y17_N27
\uart_module|u_RX|r_MEM~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1217feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1217_q\);

-- Location: LCCOMB_X18_Y17_N30
\uart_module|u_RX|r_MEM~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1812_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1217_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1193_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1193_q\,
	datad => \uart_module|u_RX|r_MEM~1217_q\,
	combout => \uart_module|u_RX|r_MEM~1812_combout\);

-- Location: LCCOMB_X19_Y16_N12
\uart_module|u_RX|r_MEM~1241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1241feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1241feeder_combout\);

-- Location: FF_X19_Y16_N13
\uart_module|u_RX|r_MEM~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1241feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1241_q\);

-- Location: FF_X18_Y17_N29
\uart_module|u_RX|r_MEM~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1265_q\);

-- Location: LCCOMB_X18_Y17_N28
\uart_module|u_RX|r_MEM~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1813_combout\ = (\uart_module|u_RX|r_MEM~1812_combout\ & (((\uart_module|u_RX|r_MEM~1265_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~1812_combout\ & (\uart_module|u_RX|r_MEM~1241_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1812_combout\,
	datab => \uart_module|u_RX|r_MEM~1241_q\,
	datac => \uart_module|u_RX|r_MEM~1265_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1813_combout\);

-- Location: LCCOMB_X22_Y12_N4
\uart_module|u_RX|r_MEM~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1814_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1811_combout\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((!\controller_module|k\(3) & \uart_module|u_RX|r_MEM~1813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1811_combout\,
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~1813_combout\,
	combout => \uart_module|u_RX|r_MEM~1814_combout\);

-- Location: FF_X12_Y12_N25
\uart_module|u_RX|r_MEM~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1505_q\);

-- Location: FF_X24_Y12_N9
\uart_module|u_RX|r_MEM~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1481_q\);

-- Location: LCCOMB_X25_Y12_N28
\uart_module|u_RX|r_MEM~1529feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1529feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1529feeder_combout\);

-- Location: FF_X25_Y12_N29
\uart_module|u_RX|r_MEM~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1529feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1529_q\);

-- Location: LCCOMB_X24_Y12_N8
\uart_module|u_RX|r_MEM~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1815_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~1529_q\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1481_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1481_q\,
	datad => \uart_module|u_RX|r_MEM~1529_q\,
	combout => \uart_module|u_RX|r_MEM~1815_combout\);

-- Location: FF_X24_Y12_N7
\uart_module|u_RX|r_MEM~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1553_q\);

-- Location: LCCOMB_X24_Y12_N6
\uart_module|u_RX|r_MEM~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1816_combout\ = (\uart_module|u_RX|r_MEM~1815_combout\ & (((\uart_module|u_RX|r_MEM~1553_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~1815_combout\ & (\uart_module|u_RX|r_MEM~1505_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1505_q\,
	datab => \uart_module|u_RX|r_MEM~1815_combout\,
	datac => \uart_module|u_RX|r_MEM~1553_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1816_combout\);

-- Location: LCCOMB_X22_Y12_N10
\uart_module|u_RX|r_MEM~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1817_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1814_combout\ & ((\uart_module|u_RX|r_MEM~1816_combout\))) # (!\uart_module|u_RX|r_MEM~1814_combout\ & (\uart_module|u_RX|r_MEM~1809_combout\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1809_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1814_combout\,
	datad => \uart_module|u_RX|r_MEM~1816_combout\,
	combout => \uart_module|u_RX|r_MEM~1817_combout\);

-- Location: LCCOMB_X16_Y18_N8
\uart_module|u_RX|r_MEM~977feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~977feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~977feeder_combout\);

-- Location: FF_X16_Y18_N9
\uart_module|u_RX|r_MEM~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~977feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~977_q\);

-- Location: FF_X17_Y18_N7
\uart_module|u_RX|r_MEM~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1169_q\);

-- Location: LCCOMB_X18_Y18_N2
\uart_module|u_RX|r_MEM~1073feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1073feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1073feeder_combout\);

-- Location: FF_X18_Y18_N3
\uart_module|u_RX|r_MEM~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1073feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1073_q\);

-- Location: FF_X17_Y18_N29
\uart_module|u_RX|r_MEM~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~881_q\);

-- Location: LCCOMB_X17_Y18_N28
\uart_module|u_RX|r_MEM~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1794_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1073_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~881_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1073_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~881_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1794_combout\);

-- Location: LCCOMB_X17_Y18_N6
\uart_module|u_RX|r_MEM~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1795_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1794_combout\ & ((\uart_module|u_RX|r_MEM~1169_q\))) # (!\uart_module|u_RX|r_MEM~1794_combout\ & (\uart_module|u_RX|r_MEM~977_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~977_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1169_q\,
	datad => \uart_module|u_RX|r_MEM~1794_combout\,
	combout => \uart_module|u_RX|r_MEM~1795_combout\);

-- Location: LCCOMB_X14_Y17_N22
\uart_module|u_RX|r_MEM~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~929feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~929feeder_combout\);

-- Location: FF_X14_Y17_N23
\uart_module|u_RX|r_MEM~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~929feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~929_q\);

-- Location: LCCOMB_X11_Y9_N4
\uart_module|u_RX|r_MEM~1025feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1025feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1025feeder_combout\);

-- Location: FF_X11_Y9_N5
\uart_module|u_RX|r_MEM~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1025feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1025_q\);

-- Location: FF_X14_Y9_N29
\uart_module|u_RX|r_MEM~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~833_q\);

-- Location: LCCOMB_X14_Y9_N28
\uart_module|u_RX|r_MEM~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1787_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1025_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~833_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1025_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~833_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1787_combout\);

-- Location: FF_X14_Y9_N27
\uart_module|u_RX|r_MEM~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1121_q\);

-- Location: LCCOMB_X14_Y9_N26
\uart_module|u_RX|r_MEM~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1788_combout\ = (\uart_module|u_RX|r_MEM~1787_combout\ & (((\uart_module|u_RX|r_MEM~1121_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~1787_combout\ & (\uart_module|u_RX|r_MEM~929_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~929_q\,
	datab => \uart_module|u_RX|r_MEM~1787_combout\,
	datac => \uart_module|u_RX|r_MEM~1121_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1788_combout\);

-- Location: LCCOMB_X21_Y19_N28
\uart_module|u_RX|r_MEM~1001feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1001feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1001feeder_combout\);

-- Location: FF_X21_Y19_N29
\uart_module|u_RX|r_MEM~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1001feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1001_q\);

-- Location: FF_X22_Y16_N23
\uart_module|u_RX|r_MEM~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1097_q\);

-- Location: LCCOMB_X21_Y16_N22
\uart_module|u_RX|r_MEM~905feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~905feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~905feeder_combout\);

-- Location: FF_X21_Y16_N23
\uart_module|u_RX|r_MEM~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~905feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~905_q\);

-- Location: FF_X22_Y16_N29
\uart_module|u_RX|r_MEM~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~809_q\);

-- Location: LCCOMB_X22_Y16_N28
\uart_module|u_RX|r_MEM~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1791_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~905_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~809_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~905_q\,
	datac => \uart_module|u_RX|r_MEM~809_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1791_combout\);

-- Location: LCCOMB_X22_Y16_N22
\uart_module|u_RX|r_MEM~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1792_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1791_combout\ & ((\uart_module|u_RX|r_MEM~1097_q\))) # (!\uart_module|u_RX|r_MEM~1791_combout\ & (\uart_module|u_RX|r_MEM~1001_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1001_q\,
	datac => \uart_module|u_RX|r_MEM~1097_q\,
	datad => \uart_module|u_RX|r_MEM~1791_combout\,
	combout => \uart_module|u_RX|r_MEM~1792_combout\);

-- Location: LCCOMB_X22_Y9_N0
\uart_module|u_RX|r_MEM~1049feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1049feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1049feeder_combout\);

-- Location: FF_X22_Y9_N1
\uart_module|u_RX|r_MEM~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1049feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1049_q\);

-- Location: FF_X22_Y11_N13
\uart_module|u_RX|r_MEM~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1145_q\);

-- Location: LCCOMB_X24_Y11_N14
\uart_module|u_RX|r_MEM~953feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~953feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~953feeder_combout\);

-- Location: FF_X24_Y11_N15
\uart_module|u_RX|r_MEM~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~953feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~953_q\);

-- Location: FF_X22_Y11_N19
\uart_module|u_RX|r_MEM~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~857_q\);

-- Location: LCCOMB_X22_Y11_N18
\uart_module|u_RX|r_MEM~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1789_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~953_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~857_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~953_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~857_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1789_combout\);

-- Location: LCCOMB_X22_Y11_N12
\uart_module|u_RX|r_MEM~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1790_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1789_combout\ & ((\uart_module|u_RX|r_MEM~1145_q\))) # (!\uart_module|u_RX|r_MEM~1789_combout\ & (\uart_module|u_RX|r_MEM~1049_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1049_q\,
	datac => \uart_module|u_RX|r_MEM~1145_q\,
	datad => \uart_module|u_RX|r_MEM~1789_combout\,
	combout => \uart_module|u_RX|r_MEM~1790_combout\);

-- Location: LCCOMB_X18_Y10_N24
\uart_module|u_RX|r_MEM~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1793_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0)) # (\uart_module|u_RX|r_MEM~1790_combout\)))) # (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1792_combout\ & (!\controller_module|k\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1792_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1790_combout\,
	combout => \uart_module|u_RX|r_MEM~1793_combout\);

-- Location: LCCOMB_X18_Y10_N18
\uart_module|u_RX|r_MEM~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1796_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1793_combout\ & (\uart_module|u_RX|r_MEM~1795_combout\)) # (!\uart_module|u_RX|r_MEM~1793_combout\ & ((\uart_module|u_RX|r_MEM~1788_combout\))))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1795_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1788_combout\,
	datad => \uart_module|u_RX|r_MEM~1793_combout\,
	combout => \uart_module|u_RX|r_MEM~1796_combout\);

-- Location: LCCOMB_X19_Y14_N18
\uart_module|u_RX|r_MEM~257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~257feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~257feeder_combout\);

-- Location: FF_X19_Y14_N19
\uart_module|u_RX|r_MEM~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~257feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~257_q\);

-- Location: FF_X14_Y14_N27
\uart_module|u_RX|r_MEM~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~65_q\);

-- Location: LCCOMB_X14_Y14_N26
\uart_module|u_RX|r_MEM~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1797_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~257_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~65_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~257_q\,
	datac => \uart_module|u_RX|r_MEM~65_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1797_combout\);

-- Location: LCCOMB_X14_Y11_N14
\uart_module|u_RX|r_MEM~161feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~161feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~161feeder_combout\);

-- Location: FF_X14_Y11_N15
\uart_module|u_RX|r_MEM~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~161feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~161_q\);

-- Location: FF_X14_Y14_N5
\uart_module|u_RX|r_MEM~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~353_q\);

-- Location: LCCOMB_X14_Y14_N4
\uart_module|u_RX|r_MEM~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1798_combout\ = (\uart_module|u_RX|r_MEM~1797_combout\ & (((\uart_module|u_RX|r_MEM~353_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~1797_combout\ & (\uart_module|u_RX|r_MEM~161_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1797_combout\,
	datab => \uart_module|u_RX|r_MEM~161_q\,
	datac => \uart_module|u_RX|r_MEM~353_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1798_combout\);

-- Location: LCCOMB_X14_Y10_N26
\uart_module|u_RX|r_MEM~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~209feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~209feeder_combout\);

-- Location: FF_X14_Y10_N27
\uart_module|u_RX|r_MEM~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~209feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~209_q\);

-- Location: LCCOMB_X16_Y10_N30
\uart_module|u_RX|r_MEM~305feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~305feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~305feeder_combout\);

-- Location: FF_X16_Y10_N31
\uart_module|u_RX|r_MEM~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~305feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~305_q\);

-- Location: FF_X13_Y9_N29
\uart_module|u_RX|r_MEM~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~113_q\);

-- Location: LCCOMB_X13_Y9_N28
\uart_module|u_RX|r_MEM~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1804_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~305_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~305_q\,
	datac => \uart_module|u_RX|r_MEM~113_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1804_combout\);

-- Location: FF_X13_Y9_N27
\uart_module|u_RX|r_MEM~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~401_q\);

-- Location: LCCOMB_X13_Y9_N26
\uart_module|u_RX|r_MEM~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1805_combout\ = (\uart_module|u_RX|r_MEM~1804_combout\ & (((\uart_module|u_RX|r_MEM~401_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~1804_combout\ & (\uart_module|u_RX|r_MEM~209_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~209_q\,
	datab => \uart_module|u_RX|r_MEM~1804_combout\,
	datac => \uart_module|u_RX|r_MEM~401_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1805_combout\);

-- Location: LCCOMB_X21_Y10_N14
\uart_module|u_RX|r_MEM~281feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~281feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~281feeder_combout\);

-- Location: FF_X21_Y10_N15
\uart_module|u_RX|r_MEM~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~281feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~281_q\);

-- Location: FF_X22_Y10_N19
\uart_module|u_RX|r_MEM~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~89_q\);

-- Location: LCCOMB_X21_Y7_N8
\uart_module|u_RX|r_MEM~185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~185feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~185feeder_combout\);

-- Location: FF_X21_Y7_N9
\uart_module|u_RX|r_MEM~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~185feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~185_q\);

-- Location: LCCOMB_X22_Y10_N18
\uart_module|u_RX|r_MEM~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1799_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~185_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~89_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~89_q\,
	datad => \uart_module|u_RX|r_MEM~185_q\,
	combout => \uart_module|u_RX|r_MEM~1799_combout\);

-- Location: FF_X22_Y10_N1
\uart_module|u_RX|r_MEM~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~377_q\);

-- Location: LCCOMB_X22_Y10_N0
\uart_module|u_RX|r_MEM~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1800_combout\ = (\uart_module|u_RX|r_MEM~1799_combout\ & (((\uart_module|u_RX|r_MEM~377_q\) # (!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~1799_combout\ & (\uart_module|u_RX|r_MEM~281_q\ & 
-- ((\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~281_q\,
	datab => \uart_module|u_RX|r_MEM~1799_combout\,
	datac => \uart_module|u_RX|r_MEM~377_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1800_combout\);

-- Location: FF_X22_Y14_N17
\uart_module|u_RX|r_MEM~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~41_q\);

-- Location: LCCOMB_X26_Y14_N22
\uart_module|u_RX|r_MEM~137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~137feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~137feeder_combout\);

-- Location: FF_X26_Y14_N23
\uart_module|u_RX|r_MEM~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~137feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~137_q\);

-- Location: LCCOMB_X22_Y14_N16
\uart_module|u_RX|r_MEM~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1801_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~137_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~41_q\,
	datad => \uart_module|u_RX|r_MEM~137_q\,
	combout => \uart_module|u_RX|r_MEM~1801_combout\);

-- Location: FF_X22_Y14_N15
\uart_module|u_RX|r_MEM~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~329_q\);

-- Location: LCCOMB_X19_Y14_N24
\uart_module|u_RX|r_MEM~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~233feeder_combout\ = \uart_module|u_RX|rgb[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][2]~q\,
	combout => \uart_module|u_RX|r_MEM~233feeder_combout\);

-- Location: FF_X19_Y14_N25
\uart_module|u_RX|r_MEM~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~233feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~233_q\);

-- Location: LCCOMB_X22_Y14_N14
\uart_module|u_RX|r_MEM~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1802_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1801_combout\ & (\uart_module|u_RX|r_MEM~329_q\)) # (!\uart_module|u_RX|r_MEM~1801_combout\ & ((\uart_module|u_RX|r_MEM~233_q\))))) # (!\controller_module|k\(3) 
-- & (\uart_module|u_RX|r_MEM~1801_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1801_combout\,
	datac => \uart_module|u_RX|r_MEM~329_q\,
	datad => \uart_module|u_RX|r_MEM~233_q\,
	combout => \uart_module|u_RX|r_MEM~1802_combout\);

-- Location: LCCOMB_X19_Y11_N24
\uart_module|u_RX|r_MEM~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1803_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1800_combout\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((!\controller_module|k\(0) & \uart_module|u_RX|r_MEM~1802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1800_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1802_combout\,
	combout => \uart_module|u_RX|r_MEM~1803_combout\);

-- Location: LCCOMB_X19_Y11_N26
\uart_module|u_RX|r_MEM~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1806_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1803_combout\ & ((\uart_module|u_RX|r_MEM~1805_combout\))) # (!\uart_module|u_RX|r_MEM~1803_combout\ & (\uart_module|u_RX|r_MEM~1798_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1798_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1805_combout\,
	datad => \uart_module|u_RX|r_MEM~1803_combout\,
	combout => \uart_module|u_RX|r_MEM~1806_combout\);

-- Location: LCCOMB_X19_Y11_N28
\uart_module|u_RX|r_MEM~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1807_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1796_combout\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1806_combout\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1796_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1806_combout\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1807_combout\);

-- Location: LCCOMB_X19_Y11_N30
\uart_module|u_RX|r_MEM~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1818_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1807_combout\ & ((\uart_module|u_RX|r_MEM~1817_combout\))) # (!\uart_module|u_RX|r_MEM~1807_combout\ & (\uart_module|u_RX|r_MEM~1786_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~1807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1786_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1817_combout\,
	datad => \uart_module|u_RX|r_MEM~1807_combout\,
	combout => \uart_module|u_RX|r_MEM~1818_combout\);

-- Location: LCCOMB_X11_Y15_N14
\uart_module|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~1818_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1818_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X11_Y15_N20
\uart_module|Div1|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~1818_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1818_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X11_Y15_N4
\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\uart_module|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\uart_module|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\uart_module|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\uart_module|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X11_Y15_N6
\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X11_Y15_N8
\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X11_Y15_N10
\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y15_N12
\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y11_N26
\uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\ = (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\);

-- Location: LCCOMB_X11_Y11_N0
\uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\);

-- Location: LCCOMB_X11_Y11_N10
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\) # (\uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\)))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\) # (\uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\,
	datab => \uart_module|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\,
	datad => VCC,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X11_Y11_N12
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\) # 
-- (\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\)))) # (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ & 
-- (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\)))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ & (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\ & 
-- !\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\,
	datab => \uart_module|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X11_Y11_N14
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\) # 
-- (\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\)))) # (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\) # 
-- (\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\)))))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\) # 
-- (\uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\,
	datab => \uart_module|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X11_Y13_N0
\uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\);

-- Location: LCCOMB_X11_Y11_N28
\uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ = (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\);

-- Location: LCCOMB_X11_Y13_N18
\uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\);

-- Location: LCCOMB_X11_Y13_N22
\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\);

-- Location: LCCOMB_X11_Y13_N26
\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\);

-- Location: LCCOMB_X11_Y11_N16
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\) # 
-- (\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\)))) # (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ & 
-- (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\)))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ & (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\ & 
-- !\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\,
	datab => \uart_module|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X11_Y11_N18
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ & ((GND) # (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\) # (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X11_Y11_N20
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & VCC)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ & (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ & !\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X11_Y11_N22
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ & ((GND) # (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)))
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\) # (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\,
	datad => VCC,
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X11_Y11_N24
\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X12_Y11_N22
\sevs_module|curr_val~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~23_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\sevs_module|curr_val~22_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal1~0_combout\,
	datab => \sevs_module|curr_val~22_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~23_combout\);

-- Location: LCCOMB_X19_Y19_N20
\uart_module|u_RX|rgb[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][7]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(8),
	combout => \uart_module|u_RX|rgb[2][7]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N0
\uart_module|u_RX|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder1~4_combout\ = (\uart_module|u_RX|isFirstRun~0_combout\ & (!\uart_module|u_RX|rgb_elcount\(0) & (\uart_module|u_RX|rgb_elcount\(1) & \uart_module|u_RX|r_INDEX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|isFirstRun~0_combout\,
	datab => \uart_module|u_RX|rgb_elcount\(0),
	datac => \uart_module|u_RX|rgb_elcount\(1),
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|Decoder1~4_combout\);

-- Location: FF_X19_Y19_N21
\uart_module|u_RX|rgb[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][7]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][7]~q\);

-- Location: LCCOMB_X21_Y8_N28
\uart_module|u_RX|r_MEM~1142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1142feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1142feeder_combout\);

-- Location: FF_X21_Y8_N29
\uart_module|u_RX|r_MEM~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1142feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1142_q\);

-- Location: FF_X19_Y8_N27
\uart_module|u_RX|r_MEM~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1166_q\);

-- Location: FF_X19_Y8_N29
\uart_module|u_RX|r_MEM~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1094_q\);

-- Location: LCCOMB_X16_Y8_N10
\uart_module|u_RX|r_MEM~1118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1118feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1118feeder_combout\);

-- Location: FF_X16_Y8_N11
\uart_module|u_RX|r_MEM~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1118feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1118_q\);

-- Location: LCCOMB_X19_Y8_N28
\uart_module|u_RX|r_MEM~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1826_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1118_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1094_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1094_q\,
	datad => \uart_module|u_RX|r_MEM~1118_q\,
	combout => \uart_module|u_RX|r_MEM~1826_combout\);

-- Location: LCCOMB_X19_Y8_N26
\uart_module|u_RX|r_MEM~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1827_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1826_combout\ & ((\uart_module|u_RX|r_MEM~1166_q\))) # (!\uart_module|u_RX|r_MEM~1826_combout\ & (\uart_module|u_RX|r_MEM~1142_q\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1142_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1166_q\,
	datad => \uart_module|u_RX|r_MEM~1826_combout\,
	combout => \uart_module|u_RX|r_MEM~1827_combout\);

-- Location: LCCOMB_X24_Y11_N8
\uart_module|u_RX|r_MEM~950feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~950feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~950feeder_combout\);

-- Location: FF_X24_Y11_N9
\uart_module|u_RX|r_MEM~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~950feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~950_q\);

-- Location: FF_X21_Y15_N17
\uart_module|u_RX|r_MEM~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~974_q\);

-- Location: FF_X21_Y15_N11
\uart_module|u_RX|r_MEM~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~902_q\);

-- Location: LCCOMB_X21_Y17_N8
\uart_module|u_RX|r_MEM~926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~926feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~926feeder_combout\);

-- Location: FF_X21_Y17_N9
\uart_module|u_RX|r_MEM~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~926feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~926_q\);

-- Location: LCCOMB_X21_Y15_N10
\uart_module|u_RX|r_MEM~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1819_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~926_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~902_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~902_q\,
	datad => \uart_module|u_RX|r_MEM~926_q\,
	combout => \uart_module|u_RX|r_MEM~1819_combout\);

-- Location: LCCOMB_X21_Y15_N16
\uart_module|u_RX|r_MEM~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1820_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1819_combout\ & ((\uart_module|u_RX|r_MEM~974_q\))) # (!\uart_module|u_RX|r_MEM~1819_combout\ & (\uart_module|u_RX|r_MEM~950_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~950_q\,
	datac => \uart_module|u_RX|r_MEM~974_q\,
	datad => \uart_module|u_RX|r_MEM~1819_combout\,
	combout => \uart_module|u_RX|r_MEM~1820_combout\);

-- Location: LCCOMB_X14_Y9_N24
\uart_module|u_RX|r_MEM~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~830feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~830feeder_combout\);

-- Location: FF_X14_Y9_N25
\uart_module|u_RX|r_MEM~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~830feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~830_q\);

-- Location: FF_X17_Y13_N31
\uart_module|u_RX|r_MEM~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~878_q\);

-- Location: FF_X17_Y13_N17
\uart_module|u_RX|r_MEM~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~806_q\);

-- Location: FF_X17_Y12_N13
\uart_module|u_RX|r_MEM~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~854_q\);

-- Location: LCCOMB_X17_Y13_N16
\uart_module|u_RX|r_MEM~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1823_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~854_q\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~806_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~806_q\,
	datad => \uart_module|u_RX|r_MEM~854_q\,
	combout => \uart_module|u_RX|r_MEM~1823_combout\);

-- Location: LCCOMB_X17_Y13_N30
\uart_module|u_RX|r_MEM~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1824_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1823_combout\ & ((\uart_module|u_RX|r_MEM~878_q\))) # (!\uart_module|u_RX|r_MEM~1823_combout\ & (\uart_module|u_RX|r_MEM~830_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~830_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~878_q\,
	datad => \uart_module|u_RX|r_MEM~1823_combout\,
	combout => \uart_module|u_RX|r_MEM~1824_combout\);

-- Location: LCCOMB_X18_Y9_N10
\uart_module|u_RX|r_MEM~1022feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1022feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1022feeder_combout\);

-- Location: FF_X18_Y9_N11
\uart_module|u_RX|r_MEM~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1022feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1022_q\);

-- Location: FF_X17_Y9_N27
\uart_module|u_RX|r_MEM~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1070_q\);

-- Location: LCCOMB_X22_Y9_N10
\uart_module|u_RX|r_MEM~1046feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1046feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1046feeder_combout\);

-- Location: FF_X22_Y9_N11
\uart_module|u_RX|r_MEM~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1046feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1046_q\);

-- Location: FF_X17_Y9_N25
\uart_module|u_RX|r_MEM~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~998_q\);

-- Location: LCCOMB_X17_Y9_N24
\uart_module|u_RX|r_MEM~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1821_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1046_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~998_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1046_q\,
	datac => \uart_module|u_RX|r_MEM~998_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1821_combout\);

-- Location: LCCOMB_X17_Y9_N26
\uart_module|u_RX|r_MEM~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1822_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1821_combout\ & ((\uart_module|u_RX|r_MEM~1070_q\))) # (!\uart_module|u_RX|r_MEM~1821_combout\ & (\uart_module|u_RX|r_MEM~1022_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1022_q\,
	datac => \uart_module|u_RX|r_MEM~1070_q\,
	datad => \uart_module|u_RX|r_MEM~1821_combout\,
	combout => \uart_module|u_RX|r_MEM~1822_combout\);

-- Location: LCCOMB_X18_Y12_N12
\uart_module|u_RX|r_MEM~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1825_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1822_combout\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~1824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1824_combout\,
	datad => \uart_module|u_RX|r_MEM~1822_combout\,
	combout => \uart_module|u_RX|r_MEM~1825_combout\);

-- Location: LCCOMB_X18_Y12_N6
\uart_module|u_RX|r_MEM~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1828_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1825_combout\ & (\uart_module|u_RX|r_MEM~1827_combout\)) # (!\uart_module|u_RX|r_MEM~1825_combout\ & ((\uart_module|u_RX|r_MEM~1820_combout\))))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1827_combout\,
	datac => \uart_module|u_RX|r_MEM~1820_combout\,
	datad => \uart_module|u_RX|r_MEM~1825_combout\,
	combout => \uart_module|u_RX|r_MEM~1828_combout\);

-- Location: LCCOMB_X21_Y17_N22
\uart_module|u_RX|r_MEM~1310feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1310feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1310feeder_combout\);

-- Location: FF_X21_Y17_N23
\uart_module|u_RX|r_MEM~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1310feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1310_q\);

-- Location: FF_X19_Y17_N31
\uart_module|u_RX|r_MEM~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1502_q\);

-- Location: FF_X19_Y17_N29
\uart_module|u_RX|r_MEM~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1214_q\);

-- Location: LCCOMB_X23_Y17_N8
\uart_module|u_RX|r_MEM~1406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1406feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1406feeder_combout\);

-- Location: FF_X23_Y17_N9
\uart_module|u_RX|r_MEM~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1406feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1406_q\);

-- Location: LCCOMB_X19_Y17_N28
\uart_module|u_RX|r_MEM~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1850_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~1406_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~1214_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1214_q\,
	datad => \uart_module|u_RX|r_MEM~1406_q\,
	combout => \uart_module|u_RX|r_MEM~1850_combout\);

-- Location: LCCOMB_X19_Y17_N30
\uart_module|u_RX|r_MEM~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1851_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1850_combout\ & ((\uart_module|u_RX|r_MEM~1502_q\))) # (!\uart_module|u_RX|r_MEM~1850_combout\ & (\uart_module|u_RX|r_MEM~1310_q\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1310_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1502_q\,
	datad => \uart_module|u_RX|r_MEM~1850_combout\,
	combout => \uart_module|u_RX|r_MEM~1851_combout\);

-- Location: LCCOMB_X16_Y15_N8
\uart_module|u_RX|r_MEM~1358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1358feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1358feeder_combout\);

-- Location: FF_X16_Y15_N9
\uart_module|u_RX|r_MEM~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1358feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1358_q\);

-- Location: FF_X18_Y14_N19
\uart_module|u_RX|r_MEM~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1550_q\);

-- Location: FF_X18_Y14_N1
\uart_module|u_RX|r_MEM~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1262_q\);

-- Location: LCCOMB_X23_Y14_N18
\uart_module|u_RX|r_MEM~1454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1454feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1454feeder_combout\);

-- Location: FF_X23_Y14_N19
\uart_module|u_RX|r_MEM~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1454feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1454_q\);

-- Location: LCCOMB_X18_Y14_N0
\uart_module|u_RX|r_MEM~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1857_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1454_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~1262_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1262_q\,
	datad => \uart_module|u_RX|r_MEM~1454_q\,
	combout => \uart_module|u_RX|r_MEM~1857_combout\);

-- Location: LCCOMB_X18_Y14_N18
\uart_module|u_RX|r_MEM~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1858_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1857_combout\ & ((\uart_module|u_RX|r_MEM~1550_q\))) # (!\uart_module|u_RX|r_MEM~1857_combout\ & (\uart_module|u_RX|r_MEM~1358_q\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1358_q\,
	datac => \uart_module|u_RX|r_MEM~1550_q\,
	datad => \uart_module|u_RX|r_MEM~1857_combout\,
	combout => \uart_module|u_RX|r_MEM~1858_combout\);

-- Location: LCCOMB_X23_Y14_N0
\uart_module|u_RX|r_MEM~1430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1430feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1430feeder_combout\);

-- Location: FF_X23_Y14_N1
\uart_module|u_RX|r_MEM~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1430feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1430_q\);

-- Location: FF_X18_Y15_N11
\uart_module|u_RX|r_MEM~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1526_q\);

-- Location: FF_X18_Y15_N29
\uart_module|u_RX|r_MEM~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1238_q\);

-- Location: LCCOMB_X22_Y15_N14
\uart_module|u_RX|r_MEM~1334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1334feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1334feeder_combout\);

-- Location: FF_X22_Y15_N15
\uart_module|u_RX|r_MEM~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1334feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1334_q\);

-- Location: LCCOMB_X18_Y15_N28
\uart_module|u_RX|r_MEM~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1852_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1334_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1238_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1238_q\,
	datad => \uart_module|u_RX|r_MEM~1334_q\,
	combout => \uart_module|u_RX|r_MEM~1852_combout\);

-- Location: LCCOMB_X18_Y15_N10
\uart_module|u_RX|r_MEM~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1853_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1852_combout\ & ((\uart_module|u_RX|r_MEM~1526_q\))) # (!\uart_module|u_RX|r_MEM~1852_combout\ & (\uart_module|u_RX|r_MEM~1430_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1430_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1526_q\,
	datad => \uart_module|u_RX|r_MEM~1852_combout\,
	combout => \uart_module|u_RX|r_MEM~1853_combout\);

-- Location: LCCOMB_X25_Y14_N4
\uart_module|u_RX|r_MEM~1382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1382feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1382feeder_combout\);

-- Location: FF_X25_Y14_N5
\uart_module|u_RX|r_MEM~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1382feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1382_q\);

-- Location: FF_X24_Y14_N3
\uart_module|u_RX|r_MEM~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1478_q\);

-- Location: LCCOMB_X25_Y17_N4
\uart_module|u_RX|r_MEM~1286feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1286feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1286feeder_combout\);

-- Location: FF_X25_Y17_N5
\uart_module|u_RX|r_MEM~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1286feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1286_q\);

-- Location: FF_X24_Y14_N13
\uart_module|u_RX|r_MEM~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1190_q\);

-- Location: LCCOMB_X24_Y14_N12
\uart_module|u_RX|r_MEM~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1854_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~1286_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~1190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1286_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1190_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1854_combout\);

-- Location: LCCOMB_X24_Y14_N2
\uart_module|u_RX|r_MEM~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1855_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1854_combout\ & ((\uart_module|u_RX|r_MEM~1478_q\))) # (!\uart_module|u_RX|r_MEM~1854_combout\ & (\uart_module|u_RX|r_MEM~1382_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1382_q\,
	datac => \uart_module|u_RX|r_MEM~1478_q\,
	datad => \uart_module|u_RX|r_MEM~1854_combout\,
	combout => \uart_module|u_RX|r_MEM~1855_combout\);

-- Location: LCCOMB_X18_Y12_N2
\uart_module|u_RX|r_MEM~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1856_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~1853_combout\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1853_combout\,
	datad => \uart_module|u_RX|r_MEM~1855_combout\,
	combout => \uart_module|u_RX|r_MEM~1856_combout\);

-- Location: LCCOMB_X18_Y12_N4
\uart_module|u_RX|r_MEM~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1859_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1856_combout\ & ((\uart_module|u_RX|r_MEM~1858_combout\))) # (!\uart_module|u_RX|r_MEM~1856_combout\ & (\uart_module|u_RX|r_MEM~1851_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1851_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1858_combout\,
	datad => \uart_module|u_RX|r_MEM~1856_combout\,
	combout => \uart_module|u_RX|r_MEM~1859_combout\);

-- Location: LCCOMB_X23_Y16_N16
\uart_module|u_RX|r_MEM~566feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~566feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~566feeder_combout\);

-- Location: FF_X23_Y16_N17
\uart_module|u_RX|r_MEM~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~566feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~566_q\);

-- Location: FF_X18_Y16_N29
\uart_module|u_RX|r_MEM~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~758_q\);

-- Location: LCCOMB_X13_Y14_N26
\uart_module|u_RX|r_MEM~662feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~662feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~662feeder_combout\);

-- Location: FF_X13_Y14_N27
\uart_module|u_RX|r_MEM~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~662feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~662_q\);

-- Location: FF_X18_Y16_N19
\uart_module|u_RX|r_MEM~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~470_q\);

-- Location: LCCOMB_X18_Y16_N18
\uart_module|u_RX|r_MEM~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1829_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~662_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~470_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~662_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~470_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1829_combout\);

-- Location: LCCOMB_X18_Y16_N28
\uart_module|u_RX|r_MEM~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1830_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1829_combout\ & ((\uart_module|u_RX|r_MEM~758_q\))) # (!\uart_module|u_RX|r_MEM~1829_combout\ & (\uart_module|u_RX|r_MEM~566_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~566_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~758_q\,
	datad => \uart_module|u_RX|r_MEM~1829_combout\,
	combout => \uart_module|u_RX|r_MEM~1830_combout\);

-- Location: LCCOMB_X18_Y19_N12
\uart_module|u_RX|r_MEM~686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~686feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~686feeder_combout\);

-- Location: FF_X18_Y19_N13
\uart_module|u_RX|r_MEM~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~686feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~686_q\);

-- Location: LCCOMB_X23_Y15_N10
\uart_module|u_RX|r_MEM~590feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~590feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~590feeder_combout\);

-- Location: FF_X23_Y15_N11
\uart_module|u_RX|r_MEM~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~590feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~590_q\);

-- Location: FF_X19_Y15_N25
\uart_module|u_RX|r_MEM~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~494_q\);

-- Location: LCCOMB_X19_Y15_N24
\uart_module|u_RX|r_MEM~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1836_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~590_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~494_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~590_q\,
	datac => \uart_module|u_RX|r_MEM~494_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1836_combout\);

-- Location: FF_X19_Y15_N15
\uart_module|u_RX|r_MEM~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~782_q\);

-- Location: LCCOMB_X19_Y15_N14
\uart_module|u_RX|r_MEM~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1837_combout\ = (\uart_module|u_RX|r_MEM~1836_combout\ & (((\uart_module|u_RX|r_MEM~782_q\) # (!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~1836_combout\ & (\uart_module|u_RX|r_MEM~686_q\ & 
-- ((\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~686_q\,
	datab => \uart_module|u_RX|r_MEM~1836_combout\,
	datac => \uart_module|u_RX|r_MEM~782_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1837_combout\);

-- Location: LCCOMB_X24_Y16_N4
\uart_module|u_RX|r_MEM~518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~518feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~518feeder_combout\);

-- Location: FF_X24_Y16_N5
\uart_module|u_RX|r_MEM~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~518feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~518_q\);

-- Location: FF_X17_Y10_N23
\uart_module|u_RX|r_MEM~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~710_q\);

-- Location: FF_X17_Y10_N29
\uart_module|u_RX|r_MEM~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~422_q\);

-- Location: LCCOMB_X18_Y18_N20
\uart_module|u_RX|r_MEM~614feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~614feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~614feeder_combout\);

-- Location: FF_X18_Y18_N21
\uart_module|u_RX|r_MEM~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~614feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~614_q\);

-- Location: LCCOMB_X17_Y10_N28
\uart_module|u_RX|r_MEM~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1833_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~614_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~422_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~422_q\,
	datad => \uart_module|u_RX|r_MEM~614_q\,
	combout => \uart_module|u_RX|r_MEM~1833_combout\);

-- Location: LCCOMB_X17_Y10_N22
\uart_module|u_RX|r_MEM~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1834_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1833_combout\ & ((\uart_module|u_RX|r_MEM~710_q\))) # (!\uart_module|u_RX|r_MEM~1833_combout\ & (\uart_module|u_RX|r_MEM~518_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~518_q\,
	datac => \uart_module|u_RX|r_MEM~710_q\,
	datad => \uart_module|u_RX|r_MEM~1833_combout\,
	combout => \uart_module|u_RX|r_MEM~1834_combout\);

-- Location: LCCOMB_X10_Y13_N8
\uart_module|u_RX|r_MEM~638feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~638feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~638feeder_combout\);

-- Location: FF_X10_Y13_N9
\uart_module|u_RX|r_MEM~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~638feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~638_q\);

-- Location: FF_X14_Y13_N29
\uart_module|u_RX|r_MEM~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~734_q\);

-- Location: FF_X14_Y13_N11
\uart_module|u_RX|r_MEM~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~446_q\);

-- Location: LCCOMB_X22_Y13_N28
\uart_module|u_RX|r_MEM~542feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~542feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~542feeder_combout\);

-- Location: FF_X22_Y13_N29
\uart_module|u_RX|r_MEM~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~542feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~542_q\);

-- Location: LCCOMB_X14_Y13_N10
\uart_module|u_RX|r_MEM~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1831_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~542_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~446_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~446_q\,
	datad => \uart_module|u_RX|r_MEM~542_q\,
	combout => \uart_module|u_RX|r_MEM~1831_combout\);

-- Location: LCCOMB_X14_Y13_N28
\uart_module|u_RX|r_MEM~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1832_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1831_combout\ & ((\uart_module|u_RX|r_MEM~734_q\))) # (!\uart_module|u_RX|r_MEM~1831_combout\ & (\uart_module|u_RX|r_MEM~638_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~638_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~734_q\,
	datad => \uart_module|u_RX|r_MEM~1831_combout\,
	combout => \uart_module|u_RX|r_MEM~1832_combout\);

-- Location: LCCOMB_X18_Y12_N24
\uart_module|u_RX|r_MEM~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1835_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1832_combout\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~1834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1834_combout\,
	datad => \uart_module|u_RX|r_MEM~1832_combout\,
	combout => \uart_module|u_RX|r_MEM~1835_combout\);

-- Location: LCCOMB_X18_Y12_N14
\uart_module|u_RX|r_MEM~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1838_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1835_combout\ & ((\uart_module|u_RX|r_MEM~1837_combout\))) # (!\uart_module|u_RX|r_MEM~1835_combout\ & (\uart_module|u_RX|r_MEM~1830_combout\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1830_combout\,
	datac => \uart_module|u_RX|r_MEM~1837_combout\,
	datad => \uart_module|u_RX|r_MEM~1835_combout\,
	combout => \uart_module|u_RX|r_MEM~1838_combout\);

-- Location: LCCOMB_X22_Y9_N16
\uart_module|u_RX|r_MEM~278feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~278feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~278feeder_combout\);

-- Location: FF_X22_Y9_N17
\uart_module|u_RX|r_MEM~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~278feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~278_q\);

-- Location: FF_X19_Y13_N31
\uart_module|u_RX|r_MEM~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~302_q\);

-- Location: LCCOMB_X18_Y9_N28
\uart_module|u_RX|r_MEM~254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~254feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~254feeder_combout\);

-- Location: FF_X18_Y9_N29
\uart_module|u_RX|r_MEM~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~254feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~254_q\);

-- Location: FF_X19_Y13_N21
\uart_module|u_RX|r_MEM~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~230_q\);

-- Location: LCCOMB_X19_Y13_N20
\uart_module|u_RX|r_MEM~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1839_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~254_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~230_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~254_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~230_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1839_combout\);

-- Location: LCCOMB_X19_Y13_N30
\uart_module|u_RX|r_MEM~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1840_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1839_combout\ & ((\uart_module|u_RX|r_MEM~302_q\))) # (!\uart_module|u_RX|r_MEM~1839_combout\ & (\uart_module|u_RX|r_MEM~278_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~278_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~302_q\,
	datad => \uart_module|u_RX|r_MEM~1839_combout\,
	combout => \uart_module|u_RX|r_MEM~1840_combout\);

-- Location: LCCOMB_X11_Y9_N22
\uart_module|u_RX|r_MEM~350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~350feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~350feeder_combout\);

-- Location: FF_X11_Y9_N23
\uart_module|u_RX|r_MEM~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~350feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~350_q\);

-- Location: FF_X19_Y9_N15
\uart_module|u_RX|r_MEM~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~398_q\);

-- Location: LCCOMB_X18_Y8_N0
\uart_module|u_RX|r_MEM~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~374feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~374feeder_combout\);

-- Location: FF_X18_Y8_N1
\uart_module|u_RX|r_MEM~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~374feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~374_q\);

-- Location: FF_X19_Y9_N21
\uart_module|u_RX|r_MEM~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~326_q\);

-- Location: LCCOMB_X19_Y9_N20
\uart_module|u_RX|r_MEM~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1846_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~374_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~326_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~374_q\,
	datac => \uart_module|u_RX|r_MEM~326_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1846_combout\);

-- Location: LCCOMB_X19_Y9_N14
\uart_module|u_RX|r_MEM~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1847_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1846_combout\ & ((\uart_module|u_RX|r_MEM~398_q\))) # (!\uart_module|u_RX|r_MEM~1846_combout\ & (\uart_module|u_RX|r_MEM~350_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~350_q\,
	datac => \uart_module|u_RX|r_MEM~398_q\,
	datad => \uart_module|u_RX|r_MEM~1846_combout\,
	combout => \uart_module|u_RX|r_MEM~1847_combout\);

-- Location: LCCOMB_X21_Y12_N8
\uart_module|u_RX|r_MEM~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~86feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~86feeder_combout\);

-- Location: FF_X21_Y12_N9
\uart_module|u_RX|r_MEM~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~86feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~86_q\);

-- Location: FF_X18_Y12_N31
\uart_module|u_RX|r_MEM~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~110_q\);

-- Location: LCCOMB_X14_Y14_N22
\uart_module|u_RX|r_MEM~62feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~62feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~62feeder_combout\);

-- Location: FF_X14_Y14_N23
\uart_module|u_RX|r_MEM~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~62feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~62_q\);

-- Location: FF_X18_Y12_N29
\uart_module|u_RX|r_MEM~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~38_q\);

-- Location: LCCOMB_X18_Y12_N28
\uart_module|u_RX|r_MEM~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1843_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~62_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~62_q\,
	datac => \uart_module|u_RX|r_MEM~38_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1843_combout\);

-- Location: LCCOMB_X18_Y12_N30
\uart_module|u_RX|r_MEM~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1844_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1843_combout\ & ((\uart_module|u_RX|r_MEM~110_q\))) # (!\uart_module|u_RX|r_MEM~1843_combout\ & (\uart_module|u_RX|r_MEM~86_q\)))) # (!\controller_module|k\(1) & 
-- (((\uart_module|u_RX|r_MEM~1843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~86_q\,
	datac => \uart_module|u_RX|r_MEM~110_q\,
	datad => \uart_module|u_RX|r_MEM~1843_combout\,
	combout => \uart_module|u_RX|r_MEM~1844_combout\);

-- Location: LCCOMB_X14_Y11_N16
\uart_module|u_RX|r_MEM~158feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~158feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~158feeder_combout\);

-- Location: FF_X14_Y11_N17
\uart_module|u_RX|r_MEM~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~158feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~158_q\);

-- Location: FF_X14_Y15_N11
\uart_module|u_RX|r_MEM~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~206_q\);

-- Location: LCCOMB_X13_Y18_N22
\uart_module|u_RX|r_MEM~182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~182feeder_combout\ = \uart_module|u_RX|rgb[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][7]~q\,
	combout => \uart_module|u_RX|r_MEM~182feeder_combout\);

-- Location: FF_X13_Y18_N23
\uart_module|u_RX|r_MEM~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~182feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~182_q\);

-- Location: FF_X14_Y15_N17
\uart_module|u_RX|r_MEM~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~134_q\);

-- Location: LCCOMB_X14_Y15_N16
\uart_module|u_RX|r_MEM~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1841_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~182_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~134_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~182_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~134_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1841_combout\);

-- Location: LCCOMB_X14_Y15_N10
\uart_module|u_RX|r_MEM~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1842_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1841_combout\ & ((\uart_module|u_RX|r_MEM~206_q\))) # (!\uart_module|u_RX|r_MEM~1841_combout\ & (\uart_module|u_RX|r_MEM~158_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~158_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~206_q\,
	datad => \uart_module|u_RX|r_MEM~1841_combout\,
	combout => \uart_module|u_RX|r_MEM~1842_combout\);

-- Location: LCCOMB_X18_Y12_N20
\uart_module|u_RX|r_MEM~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1845_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3)) # (\uart_module|u_RX|r_MEM~1842_combout\)))) # (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~1844_combout\ & (!\controller_module|k\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1844_combout\,
	datab => \controller_module|k\(2),
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~1842_combout\,
	combout => \uart_module|u_RX|r_MEM~1845_combout\);

-- Location: LCCOMB_X18_Y12_N10
\uart_module|u_RX|r_MEM~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1848_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1845_combout\ & ((\uart_module|u_RX|r_MEM~1847_combout\))) # (!\uart_module|u_RX|r_MEM~1845_combout\ & (\uart_module|u_RX|r_MEM~1840_combout\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1840_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1847_combout\,
	datad => \uart_module|u_RX|r_MEM~1845_combout\,
	combout => \uart_module|u_RX|r_MEM~1848_combout\);

-- Location: LCCOMB_X18_Y12_N16
\uart_module|u_RX|r_MEM~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1849_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~1838_combout\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1838_combout\,
	datad => \uart_module|u_RX|r_MEM~1848_combout\,
	combout => \uart_module|u_RX|r_MEM~1849_combout\);

-- Location: LCCOMB_X18_Y12_N18
\uart_module|u_RX|r_MEM~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1860_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1849_combout\ & ((\uart_module|u_RX|r_MEM~1859_combout\))) # (!\uart_module|u_RX|r_MEM~1849_combout\ & (\uart_module|u_RX|r_MEM~1828_combout\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1828_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1859_combout\,
	datad => \uart_module|u_RX|r_MEM~1849_combout\,
	combout => \uart_module|u_RX|r_MEM~1860_combout\);

-- Location: LCCOMB_X19_Y19_N2
\uart_module|u_RX|rgb[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][6]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(7),
	combout => \uart_module|u_RX|rgb[2][6]~feeder_combout\);

-- Location: FF_X19_Y19_N3
\uart_module|u_RX|rgb[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][6]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][6]~q\);

-- Location: LCCOMB_X23_Y10_N16
\uart_module|u_RX|r_MEM~781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~781feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~781feeder_combout\);

-- Location: FF_X23_Y10_N17
\uart_module|u_RX|r_MEM~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~781feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~781_q\);

-- Location: FF_X19_Y10_N11
\uart_module|u_RX|r_MEM~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1549_q\);

-- Location: LCCOMB_X24_Y10_N14
\uart_module|u_RX|r_MEM~1165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1165feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1165feeder_combout\);

-- Location: FF_X24_Y10_N15
\uart_module|u_RX|r_MEM~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1165feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1165_q\);

-- Location: FF_X19_Y10_N17
\uart_module|u_RX|r_MEM~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~397_q\);

-- Location: LCCOMB_X19_Y10_N16
\uart_module|u_RX|r_MEM~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1899_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1165_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~397_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1165_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~397_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1899_combout\);

-- Location: LCCOMB_X19_Y10_N10
\uart_module|u_RX|r_MEM~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1900_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1899_combout\ & ((\uart_module|u_RX|r_MEM~1549_q\))) # (!\uart_module|u_RX|r_MEM~1899_combout\ & (\uart_module|u_RX|r_MEM~781_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~781_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1549_q\,
	datad => \uart_module|u_RX|r_MEM~1899_combout\,
	combout => \uart_module|u_RX|r_MEM~1900_combout\);

-- Location: LCCOMB_X12_Y9_N24
\uart_module|u_RX|r_MEM~877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~877feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~877feeder_combout\);

-- Location: FF_X12_Y9_N25
\uart_module|u_RX|r_MEM~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~877feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~877_q\);

-- Location: FF_X16_Y9_N29
\uart_module|u_RX|r_MEM~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1261_q\);

-- Location: LCCOMB_X17_Y7_N12
\uart_module|u_RX|r_MEM~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~493feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~493feeder_combout\);

-- Location: FF_X17_Y7_N13
\uart_module|u_RX|r_MEM~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~493feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~493_q\);

-- Location: FF_X16_Y9_N7
\uart_module|u_RX|r_MEM~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~109_q\);

-- Location: LCCOMB_X16_Y9_N6
\uart_module|u_RX|r_MEM~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1896_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~493_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~109_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~493_q\,
	datac => \uart_module|u_RX|r_MEM~109_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1896_combout\);

-- Location: LCCOMB_X16_Y9_N28
\uart_module|u_RX|r_MEM~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1897_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1896_combout\ & ((\uart_module|u_RX|r_MEM~1261_q\))) # (!\uart_module|u_RX|r_MEM~1896_combout\ & (\uart_module|u_RX|r_MEM~877_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~877_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1261_q\,
	datad => \uart_module|u_RX|r_MEM~1896_combout\,
	combout => \uart_module|u_RX|r_MEM~1897_combout\);

-- Location: LCCOMB_X18_Y18_N18
\uart_module|u_RX|r_MEM~1069feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1069feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1069feeder_combout\);

-- Location: FF_X18_Y18_N19
\uart_module|u_RX|r_MEM~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1069feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1069_q\);

-- Location: FF_X17_Y16_N23
\uart_module|u_RX|r_MEM~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1453_q\);

-- Location: LCCOMB_X17_Y17_N24
\uart_module|u_RX|r_MEM~685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~685feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~685feeder_combout\);

-- Location: FF_X17_Y17_N25
\uart_module|u_RX|r_MEM~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~685feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~685_q\);

-- Location: FF_X17_Y16_N1
\uart_module|u_RX|r_MEM~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~301_q\);

-- Location: LCCOMB_X17_Y16_N0
\uart_module|u_RX|r_MEM~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1894_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~685_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~301_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~685_q\,
	datac => \uart_module|u_RX|r_MEM~301_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1894_combout\);

-- Location: LCCOMB_X17_Y16_N22
\uart_module|u_RX|r_MEM~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1895_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1894_combout\ & ((\uart_module|u_RX|r_MEM~1453_q\))) # (!\uart_module|u_RX|r_MEM~1894_combout\ & (\uart_module|u_RX|r_MEM~1069_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1069_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1453_q\,
	datad => \uart_module|u_RX|r_MEM~1894_combout\,
	combout => \uart_module|u_RX|r_MEM~1895_combout\);

-- Location: LCCOMB_X16_Y12_N26
\uart_module|u_RX|r_MEM~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1898_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1895_combout\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~1897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1897_combout\,
	datad => \uart_module|u_RX|r_MEM~1895_combout\,
	combout => \uart_module|u_RX|r_MEM~1898_combout\);

-- Location: LCCOMB_X16_Y18_N6
\uart_module|u_RX|r_MEM~973feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~973feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~973feeder_combout\);

-- Location: FF_X16_Y18_N7
\uart_module|u_RX|r_MEM~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~973feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~973_q\);

-- Location: FF_X16_Y15_N7
\uart_module|u_RX|r_MEM~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~205_q\);

-- Location: LCCOMB_X16_Y15_N6
\uart_module|u_RX|r_MEM~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1892_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~973_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~205_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~973_q\,
	datac => \uart_module|u_RX|r_MEM~205_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1892_combout\);

-- Location: FF_X17_Y12_N15
\uart_module|u_RX|r_MEM~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~589_q\);

-- Location: FF_X16_Y12_N21
\uart_module|u_RX|r_MEM~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1357_q\);

-- Location: LCCOMB_X16_Y12_N20
\uart_module|u_RX|r_MEM~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1893_combout\ = (\uart_module|u_RX|r_MEM~1892_combout\ & (((\uart_module|u_RX|r_MEM~1357_q\) # (!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~1892_combout\ & (\uart_module|u_RX|r_MEM~589_q\ & 
-- ((\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1892_combout\,
	datab => \uart_module|u_RX|r_MEM~589_q\,
	datac => \uart_module|u_RX|r_MEM~1357_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1893_combout\);

-- Location: LCCOMB_X16_Y12_N8
\uart_module|u_RX|r_MEM~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1901_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1898_combout\ & (\uart_module|u_RX|r_MEM~1900_combout\)) # (!\uart_module|u_RX|r_MEM~1898_combout\ & ((\uart_module|u_RX|r_MEM~1893_combout\))))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1900_combout\,
	datac => \uart_module|u_RX|r_MEM~1898_combout\,
	datad => \uart_module|u_RX|r_MEM~1893_combout\,
	combout => \uart_module|u_RX|r_MEM~1901_combout\);

-- Location: LCCOMB_X12_Y17_N4
\uart_module|u_RX|r_MEM~541feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~541feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~541feeder_combout\);

-- Location: FF_X12_Y17_N5
\uart_module|u_RX|r_MEM~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~541feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~541_q\);

-- Location: FF_X16_Y17_N7
\uart_module|u_RX|r_MEM~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1309_q\);

-- Location: LCCOMB_X14_Y17_N4
\uart_module|u_RX|r_MEM~925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~925feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~925feeder_combout\);

-- Location: FF_X14_Y17_N5
\uart_module|u_RX|r_MEM~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~925feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~925_q\);

-- Location: FF_X16_Y17_N17
\uart_module|u_RX|r_MEM~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~157_q\);

-- Location: LCCOMB_X16_Y17_N16
\uart_module|u_RX|r_MEM~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1871_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~925_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~157_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~925_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~157_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1871_combout\);

-- Location: LCCOMB_X16_Y17_N6
\uart_module|u_RX|r_MEM~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1872_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1871_combout\ & ((\uart_module|u_RX|r_MEM~1309_q\))) # (!\uart_module|u_RX|r_MEM~1871_combout\ & (\uart_module|u_RX|r_MEM~541_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~541_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1309_q\,
	datad => \uart_module|u_RX|r_MEM~1871_combout\,
	combout => \uart_module|u_RX|r_MEM~1872_combout\);

-- Location: LCCOMB_X14_Y8_N10
\uart_module|u_RX|r_MEM~733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~733feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~733feeder_combout\);

-- Location: FF_X14_Y8_N11
\uart_module|u_RX|r_MEM~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~733feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~733_q\);

-- Location: FF_X17_Y8_N15
\uart_module|u_RX|r_MEM~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1501_q\);

-- Location: LCCOMB_X16_Y8_N6
\uart_module|u_RX|r_MEM~1117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1117feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1117feeder_combout\);

-- Location: FF_X16_Y8_N7
\uart_module|u_RX|r_MEM~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1117feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1117_q\);

-- Location: FF_X17_Y8_N21
\uart_module|u_RX|r_MEM~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~349_q\);

-- Location: LCCOMB_X17_Y8_N20
\uart_module|u_RX|r_MEM~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1878_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1117_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~349_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1117_q\,
	datac => \uart_module|u_RX|r_MEM~349_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1878_combout\);

-- Location: LCCOMB_X17_Y8_N14
\uart_module|u_RX|r_MEM~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1879_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1878_combout\ & ((\uart_module|u_RX|r_MEM~1501_q\))) # (!\uart_module|u_RX|r_MEM~1878_combout\ & (\uart_module|u_RX|r_MEM~733_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~733_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1501_q\,
	datad => \uart_module|u_RX|r_MEM~1878_combout\,
	combout => \uart_module|u_RX|r_MEM~1879_combout\);

-- Location: LCCOMB_X16_Y8_N28
\uart_module|u_RX|r_MEM~829feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~829feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~829feeder_combout\);

-- Location: FF_X16_Y8_N29
\uart_module|u_RX|r_MEM~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~829feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~829_q\);

-- Location: FF_X17_Y15_N23
\uart_module|u_RX|r_MEM~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1213_q\);

-- Location: LCCOMB_X21_Y14_N18
\uart_module|u_RX|r_MEM~445feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~445feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~445feeder_combout\);

-- Location: FF_X21_Y14_N19
\uart_module|u_RX|r_MEM~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~445feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~445_q\);

-- Location: FF_X17_Y15_N13
\uart_module|u_RX|r_MEM~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~61_q\);

-- Location: LCCOMB_X17_Y15_N12
\uart_module|u_RX|r_MEM~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1875_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~445_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~445_q\,
	datac => \uart_module|u_RX|r_MEM~61_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1875_combout\);

-- Location: LCCOMB_X17_Y15_N22
\uart_module|u_RX|r_MEM~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1876_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1875_combout\ & ((\uart_module|u_RX|r_MEM~1213_q\))) # (!\uart_module|u_RX|r_MEM~1875_combout\ & (\uart_module|u_RX|r_MEM~829_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~829_q\,
	datac => \uart_module|u_RX|r_MEM~1213_q\,
	datad => \uart_module|u_RX|r_MEM~1875_combout\,
	combout => \uart_module|u_RX|r_MEM~1876_combout\);

-- Location: LCCOMB_X10_Y12_N6
\uart_module|u_RX|r_MEM~1021feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1021feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1021feeder_combout\);

-- Location: FF_X10_Y12_N7
\uart_module|u_RX|r_MEM~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1021feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1021_q\);

-- Location: FF_X11_Y12_N11
\uart_module|u_RX|r_MEM~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1405_q\);

-- Location: LCCOMB_X10_Y12_N16
\uart_module|u_RX|r_MEM~637feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~637feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~637feeder_combout\);

-- Location: FF_X10_Y12_N17
\uart_module|u_RX|r_MEM~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~637feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~637_q\);

-- Location: FF_X11_Y12_N29
\uart_module|u_RX|r_MEM~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~253_q\);

-- Location: LCCOMB_X11_Y12_N28
\uart_module|u_RX|r_MEM~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1873_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~637_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~253_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~637_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~253_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1873_combout\);

-- Location: LCCOMB_X11_Y12_N10
\uart_module|u_RX|r_MEM~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1874_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1873_combout\ & ((\uart_module|u_RX|r_MEM~1405_q\))) # (!\uart_module|u_RX|r_MEM~1873_combout\ & (\uart_module|u_RX|r_MEM~1021_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1021_q\,
	datac => \uart_module|u_RX|r_MEM~1405_q\,
	datad => \uart_module|u_RX|r_MEM~1873_combout\,
	combout => \uart_module|u_RX|r_MEM~1874_combout\);

-- Location: LCCOMB_X16_Y12_N12
\uart_module|u_RX|r_MEM~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1877_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1874_combout\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~1876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1876_combout\,
	datad => \uart_module|u_RX|r_MEM~1874_combout\,
	combout => \uart_module|u_RX|r_MEM~1877_combout\);

-- Location: LCCOMB_X16_Y12_N22
\uart_module|u_RX|r_MEM~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1880_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1877_combout\ & ((\uart_module|u_RX|r_MEM~1879_combout\))) # (!\uart_module|u_RX|r_MEM~1877_combout\ & (\uart_module|u_RX|r_MEM~1872_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1872_combout\,
	datac => \uart_module|u_RX|r_MEM~1879_combout\,
	datad => \uart_module|u_RX|r_MEM~1877_combout\,
	combout => \uart_module|u_RX|r_MEM~1880_combout\);

-- Location: LCCOMB_X23_Y12_N16
\uart_module|u_RX|r_MEM~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~709feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~709feeder_combout\);

-- Location: FF_X23_Y12_N17
\uart_module|u_RX|r_MEM~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~709feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~709_q\);

-- Location: FF_X16_Y12_N7
\uart_module|u_RX|r_MEM~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1477_q\);

-- Location: FF_X19_Y12_N23
\uart_module|u_RX|r_MEM~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~325_q\);

-- Location: LCCOMB_X19_Y8_N8
\uart_module|u_RX|r_MEM~1093feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1093feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1093feeder_combout\);

-- Location: FF_X19_Y8_N9
\uart_module|u_RX|r_MEM~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1093feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1093_q\);

-- Location: LCCOMB_X19_Y12_N22
\uart_module|u_RX|r_MEM~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1888_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1093_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~325_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~325_q\,
	datad => \uart_module|u_RX|r_MEM~1093_q\,
	combout => \uart_module|u_RX|r_MEM~1888_combout\);

-- Location: LCCOMB_X16_Y12_N6
\uart_module|u_RX|r_MEM~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1889_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1888_combout\ & ((\uart_module|u_RX|r_MEM~1477_q\))) # (!\uart_module|u_RX|r_MEM~1888_combout\ & (\uart_module|u_RX|r_MEM~709_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~709_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1477_q\,
	datad => \uart_module|u_RX|r_MEM~1888_combout\,
	combout => \uart_module|u_RX|r_MEM~1889_combout\);

-- Location: LCCOMB_X24_Y16_N10
\uart_module|u_RX|r_MEM~517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~517feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~517feeder_combout\);

-- Location: FF_X24_Y16_N11
\uart_module|u_RX|r_MEM~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~517feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~517_q\);

-- Location: FF_X16_Y16_N29
\uart_module|u_RX|r_MEM~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1285_q\);

-- Location: LCCOMB_X21_Y16_N16
\uart_module|u_RX|r_MEM~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~901feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~901feeder_combout\);

-- Location: FF_X21_Y16_N17
\uart_module|u_RX|r_MEM~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~901feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~901_q\);

-- Location: FF_X16_Y16_N3
\uart_module|u_RX|r_MEM~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~133_q\);

-- Location: LCCOMB_X16_Y16_N2
\uart_module|u_RX|r_MEM~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1883_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~901_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~133_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~901_q\,
	datac => \uart_module|u_RX|r_MEM~133_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1883_combout\);

-- Location: LCCOMB_X16_Y16_N28
\uart_module|u_RX|r_MEM~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1884_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1883_combout\ & ((\uart_module|u_RX|r_MEM~1285_q\))) # (!\uart_module|u_RX|r_MEM~1883_combout\ & (\uart_module|u_RX|r_MEM~517_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~517_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1285_q\,
	datad => \uart_module|u_RX|r_MEM~1883_combout\,
	combout => \uart_module|u_RX|r_MEM~1884_combout\);

-- Location: LCCOMB_X12_Y13_N16
\uart_module|u_RX|r_MEM~805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~805feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~805feeder_combout\);

-- Location: FF_X12_Y13_N17
\uart_module|u_RX|r_MEM~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~805feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~805_q\);

-- Location: FF_X13_Y13_N31
\uart_module|u_RX|r_MEM~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1189_q\);

-- Location: LCCOMB_X12_Y13_N6
\uart_module|u_RX|r_MEM~421feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~421feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~421feeder_combout\);

-- Location: FF_X12_Y13_N7
\uart_module|u_RX|r_MEM~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~421feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~421_q\);

-- Location: FF_X13_Y13_N13
\uart_module|u_RX|r_MEM~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~37_q\);

-- Location: LCCOMB_X13_Y13_N12
\uart_module|u_RX|r_MEM~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1885_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~421_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~37_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~421_q\,
	datac => \uart_module|u_RX|r_MEM~37_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1885_combout\);

-- Location: LCCOMB_X13_Y13_N30
\uart_module|u_RX|r_MEM~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1886_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1885_combout\ & ((\uart_module|u_RX|r_MEM~1189_q\))) # (!\uart_module|u_RX|r_MEM~1885_combout\ & (\uart_module|u_RX|r_MEM~805_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~805_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1189_q\,
	datad => \uart_module|u_RX|r_MEM~1885_combout\,
	combout => \uart_module|u_RX|r_MEM~1886_combout\);

-- Location: LCCOMB_X16_Y12_N4
\uart_module|u_RX|r_MEM~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1887_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1884_combout\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1884_combout\,
	datad => \uart_module|u_RX|r_MEM~1886_combout\,
	combout => \uart_module|u_RX|r_MEM~1887_combout\);

-- Location: LCCOMB_X11_Y14_N4
\uart_module|u_RX|r_MEM~997feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~997feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~997feeder_combout\);

-- Location: FF_X11_Y14_N5
\uart_module|u_RX|r_MEM~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~997feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~997_q\);

-- Location: FF_X12_Y14_N9
\uart_module|u_RX|r_MEM~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1381_q\);

-- Location: LCCOMB_X11_Y14_N14
\uart_module|u_RX|r_MEM~613feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~613feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~613feeder_combout\);

-- Location: FF_X11_Y14_N15
\uart_module|u_RX|r_MEM~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~613feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~613_q\);

-- Location: FF_X12_Y14_N19
\uart_module|u_RX|r_MEM~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~229_q\);

-- Location: LCCOMB_X12_Y14_N18
\uart_module|u_RX|r_MEM~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1881_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~613_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~229_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~613_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~229_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1881_combout\);

-- Location: LCCOMB_X12_Y14_N8
\uart_module|u_RX|r_MEM~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1882_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1881_combout\ & ((\uart_module|u_RX|r_MEM~1381_q\))) # (!\uart_module|u_RX|r_MEM~1881_combout\ & (\uart_module|u_RX|r_MEM~997_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~997_q\,
	datac => \uart_module|u_RX|r_MEM~1381_q\,
	datad => \uart_module|u_RX|r_MEM~1881_combout\,
	combout => \uart_module|u_RX|r_MEM~1882_combout\);

-- Location: LCCOMB_X16_Y12_N0
\uart_module|u_RX|r_MEM~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1890_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1887_combout\ & (\uart_module|u_RX|r_MEM~1889_combout\)) # (!\uart_module|u_RX|r_MEM~1887_combout\ & ((\uart_module|u_RX|r_MEM~1882_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1889_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1887_combout\,
	datad => \uart_module|u_RX|r_MEM~1882_combout\,
	combout => \uart_module|u_RX|r_MEM~1890_combout\);

-- Location: LCCOMB_X16_Y12_N30
\uart_module|u_RX|r_MEM~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1891_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1880_combout\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1880_combout\,
	datad => \uart_module|u_RX|r_MEM~1890_combout\,
	combout => \uart_module|u_RX|r_MEM~1891_combout\);

-- Location: LCCOMB_X14_Y8_N12
\uart_module|u_RX|r_MEM~757feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~757feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~757feeder_combout\);

-- Location: FF_X14_Y8_N13
\uart_module|u_RX|r_MEM~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~757feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~757_q\);

-- Location: FF_X18_Y8_N9
\uart_module|u_RX|r_MEM~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1525_q\);

-- Location: LCCOMB_X21_Y8_N22
\uart_module|u_RX|r_MEM~1141feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1141feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1141feeder_combout\);

-- Location: FF_X21_Y8_N23
\uart_module|u_RX|r_MEM~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1141feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1141_q\);

-- Location: FF_X18_Y8_N11
\uart_module|u_RX|r_MEM~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~373_q\);

-- Location: LCCOMB_X18_Y8_N10
\uart_module|u_RX|r_MEM~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1868_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1141_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~373_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1141_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~373_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1868_combout\);

-- Location: LCCOMB_X18_Y8_N8
\uart_module|u_RX|r_MEM~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1869_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1868_combout\ & ((\uart_module|u_RX|r_MEM~1525_q\))) # (!\uart_module|u_RX|r_MEM~1868_combout\ & (\uart_module|u_RX|r_MEM~757_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~757_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1525_q\,
	datad => \uart_module|u_RX|r_MEM~1868_combout\,
	combout => \uart_module|u_RX|r_MEM~1869_combout\);

-- Location: LCCOMB_X24_Y13_N8
\uart_module|u_RX|r_MEM~1429feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1429feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1429feeder_combout\);

-- Location: FF_X24_Y13_N9
\uart_module|u_RX|r_MEM~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1429feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1429_q\);

-- Location: FF_X21_Y9_N31
\uart_module|u_RX|r_MEM~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1045_q\);

-- Location: LCCOMB_X21_Y7_N26
\uart_module|u_RX|r_MEM~661feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~661feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~661feeder_combout\);

-- Location: FF_X21_Y7_N27
\uart_module|u_RX|r_MEM~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~661feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~661_q\);

-- Location: FF_X21_Y9_N21
\uart_module|u_RX|r_MEM~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~277_q\);

-- Location: LCCOMB_X21_Y9_N20
\uart_module|u_RX|r_MEM~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1861_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~661_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~277_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~661_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~277_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1861_combout\);

-- Location: LCCOMB_X21_Y9_N30
\uart_module|u_RX|r_MEM~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1862_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1861_combout\ & (\uart_module|u_RX|r_MEM~1429_q\)) # (!\uart_module|u_RX|r_MEM~1861_combout\ & ((\uart_module|u_RX|r_MEM~1045_q\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1429_q\,
	datac => \uart_module|u_RX|r_MEM~1045_q\,
	datad => \uart_module|u_RX|r_MEM~1861_combout\,
	combout => \uart_module|u_RX|r_MEM~1862_combout\);

-- Location: LCCOMB_X13_Y16_N6
\uart_module|u_RX|r_MEM~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~853feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~853feeder_combout\);

-- Location: FF_X13_Y16_N7
\uart_module|u_RX|r_MEM~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~853feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~853_q\);

-- Location: FF_X12_Y10_N19
\uart_module|u_RX|r_MEM~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1237_q\);

-- Location: LCCOMB_X13_Y7_N20
\uart_module|u_RX|r_MEM~469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~469feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~469feeder_combout\);

-- Location: FF_X13_Y7_N21
\uart_module|u_RX|r_MEM~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~469feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~469_q\);

-- Location: FF_X12_Y10_N17
\uart_module|u_RX|r_MEM~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~85_q\);

-- Location: LCCOMB_X12_Y10_N16
\uart_module|u_RX|r_MEM~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1865_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~469_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~85_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~469_q\,
	datac => \uart_module|u_RX|r_MEM~85_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1865_combout\);

-- Location: LCCOMB_X12_Y10_N18
\uart_module|u_RX|r_MEM~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1866_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1865_combout\ & ((\uart_module|u_RX|r_MEM~1237_q\))) # (!\uart_module|u_RX|r_MEM~1865_combout\ & (\uart_module|u_RX|r_MEM~853_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~853_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1237_q\,
	datad => \uart_module|u_RX|r_MEM~1865_combout\,
	combout => \uart_module|u_RX|r_MEM~1866_combout\);

-- Location: LCCOMB_X23_Y16_N14
\uart_module|u_RX|r_MEM~565feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~565feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~565feeder_combout\);

-- Location: FF_X23_Y16_N15
\uart_module|u_RX|r_MEM~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~565feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~565_q\);

-- Location: FF_X22_Y15_N19
\uart_module|u_RX|r_MEM~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1333_q\);

-- Location: LCCOMB_X24_Y11_N26
\uart_module|u_RX|r_MEM~949feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~949feeder_combout\ = \uart_module|u_RX|rgb[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][6]~q\,
	combout => \uart_module|u_RX|r_MEM~949feeder_combout\);

-- Location: FF_X24_Y11_N27
\uart_module|u_RX|r_MEM~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~949feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~949_q\);

-- Location: FF_X22_Y15_N25
\uart_module|u_RX|r_MEM~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~181_q\);

-- Location: LCCOMB_X22_Y15_N24
\uart_module|u_RX|r_MEM~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1863_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~949_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~181_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~949_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~181_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1863_combout\);

-- Location: LCCOMB_X22_Y15_N18
\uart_module|u_RX|r_MEM~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1864_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1863_combout\ & ((\uart_module|u_RX|r_MEM~1333_q\))) # (!\uart_module|u_RX|r_MEM~1863_combout\ & (\uart_module|u_RX|r_MEM~565_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~565_q\,
	datac => \uart_module|u_RX|r_MEM~1333_q\,
	datad => \uart_module|u_RX|r_MEM~1863_combout\,
	combout => \uart_module|u_RX|r_MEM~1864_combout\);

-- Location: LCCOMB_X16_Y12_N24
\uart_module|u_RX|r_MEM~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1867_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1864_combout\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1866_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1866_combout\,
	datad => \uart_module|u_RX|r_MEM~1864_combout\,
	combout => \uart_module|u_RX|r_MEM~1867_combout\);

-- Location: LCCOMB_X16_Y12_N2
\uart_module|u_RX|r_MEM~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1870_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1867_combout\ & (\uart_module|u_RX|r_MEM~1869_combout\)) # (!\uart_module|u_RX|r_MEM~1867_combout\ & ((\uart_module|u_RX|r_MEM~1862_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1869_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1862_combout\,
	datad => \uart_module|u_RX|r_MEM~1867_combout\,
	combout => \uart_module|u_RX|r_MEM~1870_combout\);

-- Location: LCCOMB_X16_Y12_N18
\uart_module|u_RX|r_MEM~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1902_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1891_combout\ & (\uart_module|u_RX|r_MEM~1901_combout\)) # (!\uart_module|u_RX|r_MEM~1891_combout\ & ((\uart_module|u_RX|r_MEM~1870_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1901_combout\,
	datac => \uart_module|u_RX|r_MEM~1891_combout\,
	datad => \uart_module|u_RX|r_MEM~1870_combout\,
	combout => \uart_module|u_RX|r_MEM~1902_combout\);

-- Location: LCCOMB_X19_Y19_N8
\uart_module|u_RX|rgb[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][5]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(6),
	combout => \uart_module|u_RX|rgb[2][5]~feeder_combout\);

-- Location: FF_X19_Y19_N9
\uart_module|u_RX|rgb[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][5]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][5]~q\);

-- Location: LCCOMB_X21_Y9_N22
\uart_module|u_RX|r_MEM~1044feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1044feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1044feeder_combout\);

-- Location: FF_X21_Y9_N23
\uart_module|u_RX|r_MEM~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1044feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1044_q\);

-- Location: FF_X17_Y9_N3
\uart_module|u_RX|r_MEM~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1068_q\);

-- Location: LCCOMB_X18_Y9_N14
\uart_module|u_RX|r_MEM~1020feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1020feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1020feeder_combout\);

-- Location: FF_X18_Y9_N15
\uart_module|u_RX|r_MEM~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1020feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1020_q\);

-- Location: FF_X17_Y9_N29
\uart_module|u_RX|r_MEM~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~996_q\);

-- Location: LCCOMB_X17_Y9_N28
\uart_module|u_RX|r_MEM~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1903_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1020_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~996_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1020_q\,
	datac => \uart_module|u_RX|r_MEM~996_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1903_combout\);

-- Location: LCCOMB_X17_Y9_N2
\uart_module|u_RX|r_MEM~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1904_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1903_combout\ & ((\uart_module|u_RX|r_MEM~1068_q\))) # (!\uart_module|u_RX|r_MEM~1903_combout\ & (\uart_module|u_RX|r_MEM~1044_q\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1044_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1068_q\,
	datad => \uart_module|u_RX|r_MEM~1903_combout\,
	combout => \uart_module|u_RX|r_MEM~1904_combout\);

-- Location: LCCOMB_X23_Y17_N6
\uart_module|u_RX|r_MEM~1404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1404feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1404feeder_combout\);

-- Location: FF_X23_Y17_N7
\uart_module|u_RX|r_MEM~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1404feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1404_q\);

-- Location: FF_X23_Y13_N21
\uart_module|u_RX|r_MEM~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1452_q\);

-- Location: LCCOMB_X24_Y13_N6
\uart_module|u_RX|r_MEM~1428feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1428feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1428feeder_combout\);

-- Location: FF_X24_Y13_N7
\uart_module|u_RX|r_MEM~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1428feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1428_q\);

-- Location: FF_X23_Y13_N11
\uart_module|u_RX|r_MEM~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1380_q\);

-- Location: LCCOMB_X23_Y13_N10
\uart_module|u_RX|r_MEM~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1910_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1428_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~1380_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1428_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1380_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1910_combout\);

-- Location: LCCOMB_X23_Y13_N20
\uart_module|u_RX|r_MEM~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1911_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1910_combout\ & ((\uart_module|u_RX|r_MEM~1452_q\))) # (!\uart_module|u_RX|r_MEM~1910_combout\ & (\uart_module|u_RX|r_MEM~1404_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1404_q\,
	datac => \uart_module|u_RX|r_MEM~1452_q\,
	datad => \uart_module|u_RX|r_MEM~1910_combout\,
	combout => \uart_module|u_RX|r_MEM~1911_combout\);

-- Location: LCCOMB_X21_Y9_N8
\uart_module|u_RX|r_MEM~276feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~276feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~276feeder_combout\);

-- Location: FF_X21_Y9_N9
\uart_module|u_RX|r_MEM~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~276feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~276_q\);

-- Location: FF_X19_Y13_N15
\uart_module|u_RX|r_MEM~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~300_q\);

-- Location: LCCOMB_X18_Y9_N24
\uart_module|u_RX|r_MEM~252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~252feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~252feeder_combout\);

-- Location: FF_X18_Y9_N25
\uart_module|u_RX|r_MEM~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~252feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~252_q\);

-- Location: FF_X19_Y13_N25
\uart_module|u_RX|r_MEM~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~228_q\);

-- Location: LCCOMB_X19_Y13_N24
\uart_module|u_RX|r_MEM~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1907_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~252_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~228_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~252_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~228_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1907_combout\);

-- Location: LCCOMB_X19_Y13_N14
\uart_module|u_RX|r_MEM~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1908_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1907_combout\ & ((\uart_module|u_RX|r_MEM~300_q\))) # (!\uart_module|u_RX|r_MEM~1907_combout\ & (\uart_module|u_RX|r_MEM~276_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~276_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~300_q\,
	datad => \uart_module|u_RX|r_MEM~1907_combout\,
	combout => \uart_module|u_RX|r_MEM~1908_combout\);

-- Location: LCCOMB_X22_Y17_N18
\uart_module|u_RX|r_MEM~636feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~636feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~636feeder_combout\);

-- Location: FF_X22_Y17_N19
\uart_module|u_RX|r_MEM~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~636feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~636_q\);

-- Location: FF_X17_Y17_N5
\uart_module|u_RX|r_MEM~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~684_q\);

-- Location: LCCOMB_X13_Y14_N12
\uart_module|u_RX|r_MEM~660feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~660feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~660feeder_combout\);

-- Location: FF_X13_Y14_N13
\uart_module|u_RX|r_MEM~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~660feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~660_q\);

-- Location: FF_X17_Y17_N7
\uart_module|u_RX|r_MEM~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~612_q\);

-- Location: LCCOMB_X17_Y17_N6
\uart_module|u_RX|r_MEM~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1905_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~660_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~660_q\,
	datac => \uart_module|u_RX|r_MEM~612_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1905_combout\);

-- Location: LCCOMB_X17_Y17_N4
\uart_module|u_RX|r_MEM~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1906_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1905_combout\ & ((\uart_module|u_RX|r_MEM~684_q\))) # (!\uart_module|u_RX|r_MEM~1905_combout\ & (\uart_module|u_RX|r_MEM~636_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~636_q\,
	datac => \uart_module|u_RX|r_MEM~684_q\,
	datad => \uart_module|u_RX|r_MEM~1905_combout\,
	combout => \uart_module|u_RX|r_MEM~1906_combout\);

-- Location: LCCOMB_X16_Y13_N16
\uart_module|u_RX|r_MEM~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1909_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1906_combout\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~1908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1908_combout\,
	datad => \uart_module|u_RX|r_MEM~1906_combout\,
	combout => \uart_module|u_RX|r_MEM~1909_combout\);

-- Location: LCCOMB_X16_Y13_N14
\uart_module|u_RX|r_MEM~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1912_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1909_combout\ & ((\uart_module|u_RX|r_MEM~1911_combout\))) # (!\uart_module|u_RX|r_MEM~1909_combout\ & (\uart_module|u_RX|r_MEM~1904_combout\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1904_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1911_combout\,
	datad => \uart_module|u_RX|r_MEM~1909_combout\,
	combout => \uart_module|u_RX|r_MEM~1912_combout\);

-- Location: LCCOMB_X13_Y16_N4
\uart_module|u_RX|r_MEM~852feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~852feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~852feeder_combout\);

-- Location: FF_X13_Y16_N5
\uart_module|u_RX|r_MEM~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~852feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~852_q\);

-- Location: FF_X17_Y13_N7
\uart_module|u_RX|r_MEM~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~876_q\);

-- Location: FF_X17_Y13_N13
\uart_module|u_RX|r_MEM~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~804_q\);

-- Location: LCCOMB_X13_Y10_N30
\uart_module|u_RX|r_MEM~828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~828feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~828feeder_combout\);

-- Location: FF_X13_Y10_N31
\uart_module|u_RX|r_MEM~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~828feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~828_q\);

-- Location: LCCOMB_X17_Y13_N12
\uart_module|u_RX|r_MEM~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1923_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~828_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~804_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~804_q\,
	datad => \uart_module|u_RX|r_MEM~828_q\,
	combout => \uart_module|u_RX|r_MEM~1923_combout\);

-- Location: LCCOMB_X17_Y13_N6
\uart_module|u_RX|r_MEM~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1924_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1923_combout\ & ((\uart_module|u_RX|r_MEM~876_q\))) # (!\uart_module|u_RX|r_MEM~1923_combout\ & (\uart_module|u_RX|r_MEM~852_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~852_q\,
	datac => \uart_module|u_RX|r_MEM~876_q\,
	datad => \uart_module|u_RX|r_MEM~1923_combout\,
	combout => \uart_module|u_RX|r_MEM~1924_combout\);

-- Location: LCCOMB_X19_Y17_N4
\uart_module|u_RX|r_MEM~1212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1212feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1212feeder_combout\);

-- Location: FF_X19_Y17_N5
\uart_module|u_RX|r_MEM~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1212feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1212_q\);

-- Location: FF_X18_Y17_N9
\uart_module|u_RX|r_MEM~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1260_q\);

-- Location: LCCOMB_X19_Y16_N18
\uart_module|u_RX|r_MEM~1236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1236feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1236feeder_combout\);

-- Location: FF_X19_Y16_N19
\uart_module|u_RX|r_MEM~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1236feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1236_q\);

-- Location: FF_X18_Y17_N11
\uart_module|u_RX|r_MEM~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1188_q\);

-- Location: LCCOMB_X18_Y17_N10
\uart_module|u_RX|r_MEM~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1930_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1236_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~1188_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1236_q\,
	datac => \uart_module|u_RX|r_MEM~1188_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1930_combout\);

-- Location: LCCOMB_X18_Y17_N8
\uart_module|u_RX|r_MEM~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1931_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1930_combout\ & ((\uart_module|u_RX|r_MEM~1260_q\))) # (!\uart_module|u_RX|r_MEM~1930_combout\ & (\uart_module|u_RX|r_MEM~1212_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1212_q\,
	datac => \uart_module|u_RX|r_MEM~1260_q\,
	datad => \uart_module|u_RX|r_MEM~1930_combout\,
	combout => \uart_module|u_RX|r_MEM~1931_combout\);

-- Location: LCCOMB_X16_Y14_N18
\uart_module|u_RX|r_MEM~444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~444feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~444feeder_combout\);

-- Location: FF_X16_Y14_N19
\uart_module|u_RX|r_MEM~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~444feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~444_q\);

-- Location: FF_X19_Y11_N23
\uart_module|u_RX|r_MEM~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~492_q\);

-- Location: LCCOMB_X18_Y7_N24
\uart_module|u_RX|r_MEM~468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~468feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~468feeder_combout\);

-- Location: FF_X18_Y7_N25
\uart_module|u_RX|r_MEM~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~468feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~468_q\);

-- Location: FF_X19_Y11_N21
\uart_module|u_RX|r_MEM~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~420_q\);

-- Location: LCCOMB_X19_Y11_N20
\uart_module|u_RX|r_MEM~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1925_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~468_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~420_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~468_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~420_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1925_combout\);

-- Location: LCCOMB_X19_Y11_N22
\uart_module|u_RX|r_MEM~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1926_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1925_combout\ & ((\uart_module|u_RX|r_MEM~492_q\))) # (!\uart_module|u_RX|r_MEM~1925_combout\ & (\uart_module|u_RX|r_MEM~444_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~444_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~492_q\,
	datad => \uart_module|u_RX|r_MEM~1925_combout\,
	combout => \uart_module|u_RX|r_MEM~1926_combout\);

-- Location: LCCOMB_X21_Y10_N24
\uart_module|u_RX|r_MEM~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~84feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~84feeder_combout\);

-- Location: FF_X21_Y10_N25
\uart_module|u_RX|r_MEM~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~84feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~84_q\);

-- Location: FF_X16_Y13_N19
\uart_module|u_RX|r_MEM~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~108_q\);

-- Location: LCCOMB_X13_Y10_N4
\uart_module|u_RX|r_MEM~60feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~60feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~60feeder_combout\);

-- Location: FF_X13_Y10_N5
\uart_module|u_RX|r_MEM~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~60feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~60_q\);

-- Location: FF_X16_Y13_N25
\uart_module|u_RX|r_MEM~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~36_q\);

-- Location: LCCOMB_X16_Y13_N24
\uart_module|u_RX|r_MEM~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1927_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~60_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~36_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~60_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~36_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1927_combout\);

-- Location: LCCOMB_X16_Y13_N18
\uart_module|u_RX|r_MEM~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1928_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1927_combout\ & ((\uart_module|u_RX|r_MEM~108_q\))) # (!\uart_module|u_RX|r_MEM~1927_combout\ & (\uart_module|u_RX|r_MEM~84_q\)))) # (!\controller_module|k\(1) & 
-- (((\uart_module|u_RX|r_MEM~1927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~84_q\,
	datac => \uart_module|u_RX|r_MEM~108_q\,
	datad => \uart_module|u_RX|r_MEM~1927_combout\,
	combout => \uart_module|u_RX|r_MEM~1928_combout\);

-- Location: LCCOMB_X16_Y13_N20
\uart_module|u_RX|r_MEM~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1929_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~1926_combout\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~1928_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1926_combout\,
	datad => \uart_module|u_RX|r_MEM~1928_combout\,
	combout => \uart_module|u_RX|r_MEM~1929_combout\);

-- Location: LCCOMB_X16_Y13_N22
\uart_module|u_RX|r_MEM~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1932_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1929_combout\ & ((\uart_module|u_RX|r_MEM~1931_combout\))) # (!\uart_module|u_RX|r_MEM~1929_combout\ & (\uart_module|u_RX|r_MEM~1924_combout\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1924_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1931_combout\,
	datad => \uart_module|u_RX|r_MEM~1929_combout\,
	combout => \uart_module|u_RX|r_MEM~1932_combout\);

-- Location: LCCOMB_X22_Y13_N18
\uart_module|u_RX|r_MEM~540feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~540feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~540feeder_combout\);

-- Location: FF_X22_Y13_N19
\uart_module|u_RX|r_MEM~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~540feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~540_q\);

-- Location: FF_X25_Y13_N27
\uart_module|u_RX|r_MEM~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~588_q\);

-- Location: LCCOMB_X25_Y15_N22
\uart_module|u_RX|r_MEM~564feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~564feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~564feeder_combout\);

-- Location: FF_X25_Y15_N23
\uart_module|u_RX|r_MEM~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~564feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~564_q\);

-- Location: FF_X25_Y13_N21
\uart_module|u_RX|r_MEM~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~516_q\);

-- Location: LCCOMB_X25_Y13_N20
\uart_module|u_RX|r_MEM~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1913_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~564_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~516_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~564_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~516_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1913_combout\);

-- Location: LCCOMB_X25_Y13_N26
\uart_module|u_RX|r_MEM~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1914_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1913_combout\ & ((\uart_module|u_RX|r_MEM~588_q\))) # (!\uart_module|u_RX|r_MEM~1913_combout\ & (\uart_module|u_RX|r_MEM~540_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~1913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~540_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~588_q\,
	datad => \uart_module|u_RX|r_MEM~1913_combout\,
	combout => \uart_module|u_RX|r_MEM~1914_combout\);

-- Location: LCCOMB_X21_Y17_N20
\uart_module|u_RX|r_MEM~1308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1308feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1308feeder_combout\);

-- Location: FF_X21_Y17_N21
\uart_module|u_RX|r_MEM~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1308feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1308_q\);

-- Location: FF_X21_Y13_N15
\uart_module|u_RX|r_MEM~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1356_q\);

-- Location: LCCOMB_X24_Y13_N16
\uart_module|u_RX|r_MEM~1332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1332feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1332feeder_combout\);

-- Location: FF_X24_Y13_N17
\uart_module|u_RX|r_MEM~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1332feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1332_q\);

-- Location: FF_X21_Y13_N13
\uart_module|u_RX|r_MEM~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1284_q\);

-- Location: LCCOMB_X21_Y13_N12
\uart_module|u_RX|r_MEM~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1920_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1332_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1284_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1332_q\,
	datac => \uart_module|u_RX|r_MEM~1284_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1920_combout\);

-- Location: LCCOMB_X21_Y13_N14
\uart_module|u_RX|r_MEM~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1921_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1920_combout\ & ((\uart_module|u_RX|r_MEM~1356_q\))) # (!\uart_module|u_RX|r_MEM~1920_combout\ & (\uart_module|u_RX|r_MEM~1308_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1308_q\,
	datac => \uart_module|u_RX|r_MEM~1356_q\,
	datad => \uart_module|u_RX|r_MEM~1920_combout\,
	combout => \uart_module|u_RX|r_MEM~1921_combout\);

-- Location: LCCOMB_X21_Y18_N14
\uart_module|u_RX|r_MEM~180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~180feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~180feeder_combout\);

-- Location: FF_X21_Y18_N15
\uart_module|u_RX|r_MEM~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~180feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~180_q\);

-- Location: FF_X17_Y14_N19
\uart_module|u_RX|r_MEM~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~204_q\);

-- Location: LCCOMB_X14_Y11_N2
\uart_module|u_RX|r_MEM~156feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~156feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~156feeder_combout\);

-- Location: FF_X14_Y11_N3
\uart_module|u_RX|r_MEM~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~156feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~156_q\);

-- Location: FF_X17_Y14_N25
\uart_module|u_RX|r_MEM~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~132_q\);

-- Location: LCCOMB_X17_Y14_N24
\uart_module|u_RX|r_MEM~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1917_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~156_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~132_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~156_q\,
	datac => \uart_module|u_RX|r_MEM~132_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1917_combout\);

-- Location: LCCOMB_X17_Y14_N18
\uart_module|u_RX|r_MEM~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1918_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1917_combout\ & ((\uart_module|u_RX|r_MEM~204_q\))) # (!\uart_module|u_RX|r_MEM~1917_combout\ & (\uart_module|u_RX|r_MEM~180_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~180_q\,
	datac => \uart_module|u_RX|r_MEM~204_q\,
	datad => \uart_module|u_RX|r_MEM~1917_combout\,
	combout => \uart_module|u_RX|r_MEM~1918_combout\);

-- Location: LCCOMB_X24_Y11_N24
\uart_module|u_RX|r_MEM~948feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~948feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~948feeder_combout\);

-- Location: FF_X24_Y11_N25
\uart_module|u_RX|r_MEM~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~948feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~948_q\);

-- Location: FF_X17_Y11_N3
\uart_module|u_RX|r_MEM~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~972_q\);

-- Location: FF_X17_Y11_N29
\uart_module|u_RX|r_MEM~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~900_q\);

-- Location: LCCOMB_X14_Y17_N2
\uart_module|u_RX|r_MEM~924feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~924feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~924feeder_combout\);

-- Location: FF_X14_Y17_N3
\uart_module|u_RX|r_MEM~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~924feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~924_q\);

-- Location: LCCOMB_X17_Y11_N28
\uart_module|u_RX|r_MEM~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1915_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~924_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~900_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~900_q\,
	datad => \uart_module|u_RX|r_MEM~924_q\,
	combout => \uart_module|u_RX|r_MEM~1915_combout\);

-- Location: LCCOMB_X17_Y11_N2
\uart_module|u_RX|r_MEM~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1916_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1915_combout\ & ((\uart_module|u_RX|r_MEM~972_q\))) # (!\uart_module|u_RX|r_MEM~1915_combout\ & (\uart_module|u_RX|r_MEM~948_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~1915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~948_q\,
	datac => \uart_module|u_RX|r_MEM~972_q\,
	datad => \uart_module|u_RX|r_MEM~1915_combout\,
	combout => \uart_module|u_RX|r_MEM~1916_combout\);

-- Location: LCCOMB_X16_Y13_N12
\uart_module|u_RX|r_MEM~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1919_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1916_combout\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~1918_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1918_combout\,
	datad => \uart_module|u_RX|r_MEM~1916_combout\,
	combout => \uart_module|u_RX|r_MEM~1919_combout\);

-- Location: LCCOMB_X16_Y13_N10
\uart_module|u_RX|r_MEM~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1922_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1919_combout\ & ((\uart_module|u_RX|r_MEM~1921_combout\))) # (!\uart_module|u_RX|r_MEM~1919_combout\ & (\uart_module|u_RX|r_MEM~1914_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~1919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1914_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1921_combout\,
	datad => \uart_module|u_RX|r_MEM~1919_combout\,
	combout => \uart_module|u_RX|r_MEM~1922_combout\);

-- Location: LCCOMB_X16_Y13_N28
\uart_module|u_RX|r_MEM~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1933_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1922_combout\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1932_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1932_combout\,
	datad => \uart_module|u_RX|r_MEM~1922_combout\,
	combout => \uart_module|u_RX|r_MEM~1933_combout\);

-- Location: LCCOMB_X14_Y8_N16
\uart_module|u_RX|r_MEM~756feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~756feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~756feeder_combout\);

-- Location: FF_X14_Y8_N17
\uart_module|u_RX|r_MEM~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~756feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~756_q\);

-- Location: FF_X18_Y8_N5
\uart_module|u_RX|r_MEM~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1524_q\);

-- Location: LCCOMB_X22_Y8_N2
\uart_module|u_RX|r_MEM~1140feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1140feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1140feeder_combout\);

-- Location: FF_X22_Y8_N3
\uart_module|u_RX|r_MEM~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1140feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1140_q\);

-- Location: FF_X18_Y8_N19
\uart_module|u_RX|r_MEM~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~372_q\);

-- Location: LCCOMB_X18_Y8_N18
\uart_module|u_RX|r_MEM~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1934_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1140_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~372_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1140_q\,
	datac => \uart_module|u_RX|r_MEM~372_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1934_combout\);

-- Location: LCCOMB_X18_Y8_N4
\uart_module|u_RX|r_MEM~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1935_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1934_combout\ & ((\uart_module|u_RX|r_MEM~1524_q\))) # (!\uart_module|u_RX|r_MEM~1934_combout\ & (\uart_module|u_RX|r_MEM~756_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~756_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1524_q\,
	datad => \uart_module|u_RX|r_MEM~1934_combout\,
	combout => \uart_module|u_RX|r_MEM~1935_combout\);

-- Location: LCCOMB_X19_Y8_N16
\uart_module|u_RX|r_MEM~1164feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1164feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1164feeder_combout\);

-- Location: FF_X19_Y8_N17
\uart_module|u_RX|r_MEM~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1164feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1164_q\);

-- Location: FF_X19_Y10_N23
\uart_module|u_RX|r_MEM~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1548_q\);

-- Location: LCCOMB_X23_Y10_N22
\uart_module|u_RX|r_MEM~780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~780feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~780feeder_combout\);

-- Location: FF_X23_Y10_N23
\uart_module|u_RX|r_MEM~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~780feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~780_q\);

-- Location: FF_X19_Y10_N21
\uart_module|u_RX|r_MEM~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~396_q\);

-- Location: LCCOMB_X19_Y10_N20
\uart_module|u_RX|r_MEM~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1941_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~780_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~396_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~780_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~396_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1941_combout\);

-- Location: LCCOMB_X19_Y10_N22
\uart_module|u_RX|r_MEM~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1942_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1941_combout\ & ((\uart_module|u_RX|r_MEM~1548_q\))) # (!\uart_module|u_RX|r_MEM~1941_combout\ & (\uart_module|u_RX|r_MEM~1164_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1164_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1548_q\,
	datad => \uart_module|u_RX|r_MEM~1941_combout\,
	combout => \uart_module|u_RX|r_MEM~1942_combout\);

-- Location: LCCOMB_X23_Y12_N26
\uart_module|u_RX|r_MEM~708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~708feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~708feeder_combout\);

-- Location: FF_X23_Y12_N27
\uart_module|u_RX|r_MEM~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~708feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~708_q\);

-- Location: FF_X19_Y12_N27
\uart_module|u_RX|r_MEM~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1476_q\);

-- Location: LCCOMB_X19_Y8_N18
\uart_module|u_RX|r_MEM~1092feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1092feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1092feeder_combout\);

-- Location: FF_X19_Y8_N19
\uart_module|u_RX|r_MEM~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1092feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1092_q\);

-- Location: FF_X19_Y12_N29
\uart_module|u_RX|r_MEM~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~324_q\);

-- Location: LCCOMB_X19_Y12_N28
\uart_module|u_RX|r_MEM~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1938_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1092_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~324_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1092_q\,
	datac => \uart_module|u_RX|r_MEM~324_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1938_combout\);

-- Location: LCCOMB_X19_Y12_N26
\uart_module|u_RX|r_MEM~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1939_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1938_combout\ & ((\uart_module|u_RX|r_MEM~1476_q\))) # (!\uart_module|u_RX|r_MEM~1938_combout\ & (\uart_module|u_RX|r_MEM~708_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~708_q\,
	datac => \uart_module|u_RX|r_MEM~1476_q\,
	datad => \uart_module|u_RX|r_MEM~1938_combout\,
	combout => \uart_module|u_RX|r_MEM~1939_combout\);

-- Location: LCCOMB_X16_Y8_N4
\uart_module|u_RX|r_MEM~1116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1116feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1116feeder_combout\);

-- Location: FF_X16_Y8_N5
\uart_module|u_RX|r_MEM~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1116feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1116_q\);

-- Location: FF_X17_Y8_N31
\uart_module|u_RX|r_MEM~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1500_q\);

-- Location: LCCOMB_X14_Y8_N26
\uart_module|u_RX|r_MEM~732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~732feeder_combout\ = \uart_module|u_RX|rgb[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][5]~q\,
	combout => \uart_module|u_RX|r_MEM~732feeder_combout\);

-- Location: FF_X14_Y8_N27
\uart_module|u_RX|r_MEM~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~732feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~732_q\);

-- Location: FF_X17_Y8_N17
\uart_module|u_RX|r_MEM~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~348_q\);

-- Location: LCCOMB_X17_Y8_N16
\uart_module|u_RX|r_MEM~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1936_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~732_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~348_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~732_q\,
	datac => \uart_module|u_RX|r_MEM~348_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1936_combout\);

-- Location: LCCOMB_X17_Y8_N30
\uart_module|u_RX|r_MEM~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1937_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1936_combout\ & ((\uart_module|u_RX|r_MEM~1500_q\))) # (!\uart_module|u_RX|r_MEM~1936_combout\ & (\uart_module|u_RX|r_MEM~1116_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~1936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1116_q\,
	datac => \uart_module|u_RX|r_MEM~1500_q\,
	datad => \uart_module|u_RX|r_MEM~1936_combout\,
	combout => \uart_module|u_RX|r_MEM~1937_combout\);

-- Location: LCCOMB_X18_Y10_N16
\uart_module|u_RX|r_MEM~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1940_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1937_combout\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~1939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1939_combout\,
	datad => \uart_module|u_RX|r_MEM~1937_combout\,
	combout => \uart_module|u_RX|r_MEM~1940_combout\);

-- Location: LCCOMB_X17_Y12_N28
\uart_module|u_RX|r_MEM~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1943_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1940_combout\ & ((\uart_module|u_RX|r_MEM~1942_combout\))) # (!\uart_module|u_RX|r_MEM~1940_combout\ & (\uart_module|u_RX|r_MEM~1935_combout\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1935_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1942_combout\,
	datad => \uart_module|u_RX|r_MEM~1940_combout\,
	combout => \uart_module|u_RX|r_MEM~1943_combout\);

-- Location: LCCOMB_X17_Y12_N30
\uart_module|u_RX|r_MEM~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1944_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1933_combout\ & ((\uart_module|u_RX|r_MEM~1943_combout\))) # (!\uart_module|u_RX|r_MEM~1933_combout\ & (\uart_module|u_RX|r_MEM~1912_combout\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1912_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1933_combout\,
	datad => \uart_module|u_RX|r_MEM~1943_combout\,
	combout => \uart_module|u_RX|r_MEM~1944_combout\);

-- Location: LCCOMB_X17_Y12_N18
\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \uart_module|u_RX|r_MEM~1944_combout\ $ (VCC)
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\uart_module|u_RX|r_MEM~1944_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1944_combout\,
	datad => VCC,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y12_N20
\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\uart_module|u_RX|r_MEM~1902_combout\ & (\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\uart_module|u_RX|r_MEM~1902_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\uart_module|u_RX|r_MEM~1902_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~1902_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y12_N22
\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\uart_module|u_RX|r_MEM~1860_combout\ & (\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\uart_module|u_RX|r_MEM~1860_combout\ 
-- & (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\uart_module|u_RX|r_MEM~1860_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~1860_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y12_N24
\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X17_Y12_N26
\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X17_Y12_N12
\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\uart_module|u_RX|r_MEM~1860_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~1860_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X16_Y12_N16
\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\uart_module|u_RX|r_MEM~1902_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~1902_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X17_Y12_N14
\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X16_Y12_N14
\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X17_Y12_N16
\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\uart_module|u_RX|r_MEM~1944_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1944_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X19_Y19_N18
\uart_module|u_RX|rgb[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][4]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(5),
	combout => \uart_module|u_RX|rgb[2][4]~feeder_combout\);

-- Location: FF_X19_Y19_N19
\uart_module|u_RX|rgb[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][4]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][4]~q\);

-- Location: LCCOMB_X13_Y14_N6
\uart_module|u_RX|r_MEM~659feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~659feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~659feeder_combout\);

-- Location: FF_X13_Y14_N7
\uart_module|u_RX|r_MEM~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~659feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~659_q\);

-- Location: FF_X18_Y16_N5
\uart_module|u_RX|r_MEM~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~755_q\);

-- Location: LCCOMB_X23_Y16_N4
\uart_module|u_RX|r_MEM~563feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~563feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~563feeder_combout\);

-- Location: FF_X23_Y16_N5
\uart_module|u_RX|r_MEM~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~563feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~563_q\);

-- Location: FF_X18_Y16_N11
\uart_module|u_RX|r_MEM~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~467_q\);

-- Location: LCCOMB_X18_Y16_N10
\uart_module|u_RX|r_MEM~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1945_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~563_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~467_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~563_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~467_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1945_combout\);

-- Location: LCCOMB_X18_Y16_N4
\uart_module|u_RX|r_MEM~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1946_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1945_combout\ & ((\uart_module|u_RX|r_MEM~755_q\))) # (!\uart_module|u_RX|r_MEM~1945_combout\ & (\uart_module|u_RX|r_MEM~659_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~659_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~755_q\,
	datad => \uart_module|u_RX|r_MEM~1945_combout\,
	combout => \uart_module|u_RX|r_MEM~1946_combout\);

-- Location: LCCOMB_X23_Y15_N28
\uart_module|u_RX|r_MEM~587feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~587feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~587feeder_combout\);

-- Location: FF_X23_Y15_N29
\uart_module|u_RX|r_MEM~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~587feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~587_q\);

-- Location: FF_X19_Y15_N27
\uart_module|u_RX|r_MEM~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~779_q\);

-- Location: LCCOMB_X18_Y19_N14
\uart_module|u_RX|r_MEM~683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~683feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~683feeder_combout\);

-- Location: FF_X18_Y19_N15
\uart_module|u_RX|r_MEM~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~683feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~683_q\);

-- Location: FF_X19_Y15_N1
\uart_module|u_RX|r_MEM~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~491_q\);

-- Location: LCCOMB_X19_Y15_N0
\uart_module|u_RX|r_MEM~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1952_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~683_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~491_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~683_q\,
	datac => \uart_module|u_RX|r_MEM~491_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1952_combout\);

-- Location: LCCOMB_X19_Y15_N26
\uart_module|u_RX|r_MEM~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1953_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1952_combout\ & ((\uart_module|u_RX|r_MEM~779_q\))) # (!\uart_module|u_RX|r_MEM~1952_combout\ & (\uart_module|u_RX|r_MEM~587_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~587_q\,
	datac => \uart_module|u_RX|r_MEM~779_q\,
	datad => \uart_module|u_RX|r_MEM~1952_combout\,
	combout => \uart_module|u_RX|r_MEM~1953_combout\);

-- Location: FF_X21_Y14_N15
\uart_module|u_RX|r_MEM~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~443_q\);

-- Location: LCCOMB_X21_Y14_N12
\uart_module|u_RX|r_MEM~635feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~635feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~635feeder_combout\);

-- Location: FF_X21_Y14_N13
\uart_module|u_RX|r_MEM~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~635feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~635_q\);

-- Location: LCCOMB_X21_Y14_N14
\uart_module|u_RX|r_MEM~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1947_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~635_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~443_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~443_q\,
	datad => \uart_module|u_RX|r_MEM~635_q\,
	combout => \uart_module|u_RX|r_MEM~1947_combout\);

-- Location: LCCOMB_X22_Y13_N24
\uart_module|u_RX|r_MEM~539feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~539feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~539feeder_combout\);

-- Location: FF_X22_Y13_N25
\uart_module|u_RX|r_MEM~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~539feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~539_q\);

-- Location: FF_X22_Y13_N31
\uart_module|u_RX|r_MEM~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~731_q\);

-- Location: LCCOMB_X22_Y13_N30
\uart_module|u_RX|r_MEM~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1948_combout\ = (\uart_module|u_RX|r_MEM~1947_combout\ & (((\uart_module|u_RX|r_MEM~731_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~1947_combout\ & (\uart_module|u_RX|r_MEM~539_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1947_combout\,
	datab => \uart_module|u_RX|r_MEM~539_q\,
	datac => \uart_module|u_RX|r_MEM~731_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1948_combout\);

-- Location: LCCOMB_X25_Y12_N18
\uart_module|u_RX|r_MEM~611feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~611feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~611feeder_combout\);

-- Location: FF_X25_Y12_N19
\uart_module|u_RX|r_MEM~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~611feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~611_q\);

-- Location: FF_X24_Y15_N27
\uart_module|u_RX|r_MEM~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~707_q\);

-- Location: LCCOMB_X24_Y16_N0
\uart_module|u_RX|r_MEM~515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~515feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~515feeder_combout\);

-- Location: FF_X24_Y16_N1
\uart_module|u_RX|r_MEM~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~515feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~515_q\);

-- Location: FF_X24_Y15_N25
\uart_module|u_RX|r_MEM~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~419_q\);

-- Location: LCCOMB_X24_Y15_N24
\uart_module|u_RX|r_MEM~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1949_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~515_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~419_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~515_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~419_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1949_combout\);

-- Location: LCCOMB_X24_Y15_N26
\uart_module|u_RX|r_MEM~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1950_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1949_combout\ & ((\uart_module|u_RX|r_MEM~707_q\))) # (!\uart_module|u_RX|r_MEM~1949_combout\ & (\uart_module|u_RX|r_MEM~611_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~611_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~707_q\,
	datad => \uart_module|u_RX|r_MEM~1949_combout\,
	combout => \uart_module|u_RX|r_MEM~1950_combout\);

-- Location: LCCOMB_X22_Y12_N28
\uart_module|u_RX|r_MEM~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1951_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1948_combout\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1950_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1948_combout\,
	datad => \uart_module|u_RX|r_MEM~1950_combout\,
	combout => \uart_module|u_RX|r_MEM~1951_combout\);

-- Location: LCCOMB_X22_Y12_N14
\uart_module|u_RX|r_MEM~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1954_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1951_combout\ & ((\uart_module|u_RX|r_MEM~1953_combout\))) # (!\uart_module|u_RX|r_MEM~1951_combout\ & (\uart_module|u_RX|r_MEM~1946_combout\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1946_combout\,
	datac => \uart_module|u_RX|r_MEM~1953_combout\,
	datad => \uart_module|u_RX|r_MEM~1951_combout\,
	combout => \uart_module|u_RX|r_MEM~1954_combout\);

-- Location: FF_X18_Y17_N27
\uart_module|u_RX|r_MEM~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1187_q\);

-- Location: LCCOMB_X19_Y17_N2
\uart_module|u_RX|r_MEM~1211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1211feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1211feeder_combout\);

-- Location: FF_X19_Y17_N3
\uart_module|u_RX|r_MEM~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1211feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1211_q\);

-- Location: LCCOMB_X18_Y17_N26
\uart_module|u_RX|r_MEM~1980\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1980_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1211_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1187_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1187_q\,
	datad => \uart_module|u_RX|r_MEM~1211_q\,
	combout => \uart_module|u_RX|r_MEM~1980_combout\);

-- Location: LCCOMB_X19_Y16_N0
\uart_module|u_RX|r_MEM~1235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1235feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1235feeder_combout\);

-- Location: FF_X19_Y16_N1
\uart_module|u_RX|r_MEM~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1235feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1235_q\);

-- Location: FF_X18_Y17_N5
\uart_module|u_RX|r_MEM~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1259_q\);

-- Location: LCCOMB_X18_Y17_N4
\uart_module|u_RX|r_MEM~1981\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1981_combout\ = (\uart_module|u_RX|r_MEM~1980_combout\ & (((\uart_module|u_RX|r_MEM~1259_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~1980_combout\ & (\uart_module|u_RX|r_MEM~1235_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1980_combout\,
	datab => \uart_module|u_RX|r_MEM~1235_q\,
	datac => \uart_module|u_RX|r_MEM~1259_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1981_combout\);

-- Location: LCCOMB_X22_Y15_N12
\uart_module|u_RX|r_MEM~1331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1331feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1331feeder_combout\);

-- Location: FF_X22_Y15_N13
\uart_module|u_RX|r_MEM~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1331feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1331_q\);

-- Location: FF_X21_Y13_N9
\uart_module|u_RX|r_MEM~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1283_q\);

-- Location: LCCOMB_X21_Y13_N8
\uart_module|u_RX|r_MEM~1978\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1978_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1331_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1283_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1331_q\,
	datac => \uart_module|u_RX|r_MEM~1283_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1978_combout\);

-- Location: FF_X21_Y13_N7
\uart_module|u_RX|r_MEM~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1355_q\);

-- Location: LCCOMB_X21_Y17_N6
\uart_module|u_RX|r_MEM~1307feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1307feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1307feeder_combout\);

-- Location: FF_X21_Y17_N7
\uart_module|u_RX|r_MEM~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1307feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1307_q\);

-- Location: LCCOMB_X21_Y13_N6
\uart_module|u_RX|r_MEM~1979\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1979_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1978_combout\ & (\uart_module|u_RX|r_MEM~1355_q\)) # (!\uart_module|u_RX|r_MEM~1978_combout\ & ((\uart_module|u_RX|r_MEM~1307_q\))))) # 
-- (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1978_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1978_combout\,
	datac => \uart_module|u_RX|r_MEM~1355_q\,
	datad => \uart_module|u_RX|r_MEM~1307_q\,
	combout => \uart_module|u_RX|r_MEM~1979_combout\);

-- Location: LCCOMB_X22_Y12_N6
\uart_module|u_RX|r_MEM~1982\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1982_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3)) # (\uart_module|u_RX|r_MEM~1979_combout\)))) # (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~1981_combout\ & (!\controller_module|k\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1981_combout\,
	datab => \controller_module|k\(2),
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~1979_combout\,
	combout => \uart_module|u_RX|r_MEM~1982_combout\);

-- Location: LCCOMB_X25_Y12_N8
\uart_module|u_RX|r_MEM~1523feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1523feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1523feeder_combout\);

-- Location: FF_X25_Y12_N9
\uart_module|u_RX|r_MEM~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1523feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1523_q\);

-- Location: FF_X24_Y12_N13
\uart_module|u_RX|r_MEM~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1475_q\);

-- Location: LCCOMB_X24_Y12_N12
\uart_module|u_RX|r_MEM~1983\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1983_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1523_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1475_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1523_q\,
	datac => \uart_module|u_RX|r_MEM~1475_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1983_combout\);

-- Location: FF_X12_Y12_N31
\uart_module|u_RX|r_MEM~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1499_q\);

-- Location: FF_X24_Y12_N15
\uart_module|u_RX|r_MEM~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1547_q\);

-- Location: LCCOMB_X24_Y12_N14
\uart_module|u_RX|r_MEM~1984\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1984_combout\ = (\uart_module|u_RX|r_MEM~1983_combout\ & (((\uart_module|u_RX|r_MEM~1547_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~1983_combout\ & (\uart_module|u_RX|r_MEM~1499_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1983_combout\,
	datab => \uart_module|u_RX|r_MEM~1499_q\,
	datac => \uart_module|u_RX|r_MEM~1547_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~1984_combout\);

-- Location: LCCOMB_X24_Y13_N14
\uart_module|u_RX|r_MEM~1427feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1427feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1427feeder_combout\);

-- Location: FF_X24_Y13_N15
\uart_module|u_RX|r_MEM~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1427feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1427_q\);

-- Location: FF_X23_Y13_N9
\uart_module|u_RX|r_MEM~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1451_q\);

-- Location: LCCOMB_X23_Y17_N28
\uart_module|u_RX|r_MEM~1403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1403feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1403feeder_combout\);

-- Location: FF_X23_Y17_N29
\uart_module|u_RX|r_MEM~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1403feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1403_q\);

-- Location: FF_X23_Y13_N3
\uart_module|u_RX|r_MEM~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1379_q\);

-- Location: LCCOMB_X23_Y13_N2
\uart_module|u_RX|r_MEM~1976\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1976_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1403_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1379_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1403_q\,
	datac => \uart_module|u_RX|r_MEM~1379_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~1976_combout\);

-- Location: LCCOMB_X23_Y13_N8
\uart_module|u_RX|r_MEM~1977\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1977_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1976_combout\ & ((\uart_module|u_RX|r_MEM~1451_q\))) # (!\uart_module|u_RX|r_MEM~1976_combout\ & (\uart_module|u_RX|r_MEM~1427_q\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1427_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1451_q\,
	datad => \uart_module|u_RX|r_MEM~1976_combout\,
	combout => \uart_module|u_RX|r_MEM~1977_combout\);

-- Location: LCCOMB_X22_Y12_N8
\uart_module|u_RX|r_MEM~1985\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1985_combout\ = (\uart_module|u_RX|r_MEM~1982_combout\ & (((\uart_module|u_RX|r_MEM~1984_combout\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~1982_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~1977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1982_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1984_combout\,
	datad => \uart_module|u_RX|r_MEM~1977_combout\,
	combout => \uart_module|u_RX|r_MEM~1985_combout\);

-- Location: LCCOMB_X14_Y17_N28
\uart_module|u_RX|r_MEM~923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~923feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~923feeder_combout\);

-- Location: FF_X14_Y17_N29
\uart_module|u_RX|r_MEM~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~923feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~923_q\);

-- Location: FF_X14_Y9_N21
\uart_module|u_RX|r_MEM~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1115_q\);

-- Location: LCCOMB_X11_Y9_N16
\uart_module|u_RX|r_MEM~1019feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1019feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1019feeder_combout\);

-- Location: FF_X11_Y9_N17
\uart_module|u_RX|r_MEM~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1019feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1019_q\);

-- Location: FF_X14_Y9_N3
\uart_module|u_RX|r_MEM~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~827_q\);

-- Location: LCCOMB_X14_Y9_N2
\uart_module|u_RX|r_MEM~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1955_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1019_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~827_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1019_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~827_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1955_combout\);

-- Location: LCCOMB_X14_Y9_N20
\uart_module|u_RX|r_MEM~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1956_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1955_combout\ & ((\uart_module|u_RX|r_MEM~1115_q\))) # (!\uart_module|u_RX|r_MEM~1955_combout\ & (\uart_module|u_RX|r_MEM~923_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~923_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1115_q\,
	datad => \uart_module|u_RX|r_MEM~1955_combout\,
	combout => \uart_module|u_RX|r_MEM~1956_combout\);

-- Location: LCCOMB_X22_Y8_N12
\uart_module|u_RX|r_MEM~1043feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1043feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1043feeder_combout\);

-- Location: FF_X22_Y8_N13
\uart_module|u_RX|r_MEM~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1043feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1043_q\);

-- Location: FF_X21_Y8_N11
\uart_module|u_RX|r_MEM~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1139_q\);

-- Location: LCCOMB_X24_Y8_N20
\uart_module|u_RX|r_MEM~947feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~947feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~947feeder_combout\);

-- Location: FF_X24_Y8_N21
\uart_module|u_RX|r_MEM~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~947feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~947_q\);

-- Location: FF_X21_Y8_N25
\uart_module|u_RX|r_MEM~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~851_q\);

-- Location: LCCOMB_X21_Y8_N24
\uart_module|u_RX|r_MEM~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1957_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~947_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~851_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~947_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~851_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1957_combout\);

-- Location: LCCOMB_X21_Y8_N10
\uart_module|u_RX|r_MEM~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1958_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1957_combout\ & ((\uart_module|u_RX|r_MEM~1139_q\))) # (!\uart_module|u_RX|r_MEM~1957_combout\ & (\uart_module|u_RX|r_MEM~1043_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1043_q\,
	datac => \uart_module|u_RX|r_MEM~1139_q\,
	datad => \uart_module|u_RX|r_MEM~1957_combout\,
	combout => \uart_module|u_RX|r_MEM~1958_combout\);

-- Location: LCCOMB_X23_Y16_N18
\uart_module|u_RX|r_MEM~995feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~995feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~995feeder_combout\);

-- Location: FF_X23_Y16_N19
\uart_module|u_RX|r_MEM~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~995feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~995_q\);

-- Location: FF_X22_Y16_N11
\uart_module|u_RX|r_MEM~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1091_q\);

-- Location: FF_X22_Y16_N13
\uart_module|u_RX|r_MEM~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~803_q\);

-- Location: LCCOMB_X21_Y16_N2
\uart_module|u_RX|r_MEM~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~899feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~899feeder_combout\);

-- Location: FF_X21_Y16_N3
\uart_module|u_RX|r_MEM~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~899feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~899_q\);

-- Location: LCCOMB_X22_Y16_N12
\uart_module|u_RX|r_MEM~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1959_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~899_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~803_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~803_q\,
	datad => \uart_module|u_RX|r_MEM~899_q\,
	combout => \uart_module|u_RX|r_MEM~1959_combout\);

-- Location: LCCOMB_X22_Y16_N10
\uart_module|u_RX|r_MEM~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1960_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1959_combout\ & ((\uart_module|u_RX|r_MEM~1091_q\))) # (!\uart_module|u_RX|r_MEM~1959_combout\ & (\uart_module|u_RX|r_MEM~995_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~995_q\,
	datac => \uart_module|u_RX|r_MEM~1091_q\,
	datad => \uart_module|u_RX|r_MEM~1959_combout\,
	combout => \uart_module|u_RX|r_MEM~1960_combout\);

-- Location: LCCOMB_X22_Y12_N24
\uart_module|u_RX|r_MEM~1961\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1961_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~1958_combout\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1958_combout\,
	datad => \uart_module|u_RX|r_MEM~1960_combout\,
	combout => \uart_module|u_RX|r_MEM~1961_combout\);

-- Location: LCCOMB_X16_Y18_N20
\uart_module|u_RX|r_MEM~971feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~971feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~971feeder_combout\);

-- Location: FF_X16_Y18_N21
\uart_module|u_RX|r_MEM~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~971feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~971_q\);

-- Location: FF_X17_Y18_N15
\uart_module|u_RX|r_MEM~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1163_q\);

-- Location: FF_X17_Y18_N21
\uart_module|u_RX|r_MEM~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~875_q\);

-- Location: LCCOMB_X18_Y18_N24
\uart_module|u_RX|r_MEM~1067feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1067feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1067feeder_combout\);

-- Location: FF_X18_Y18_N25
\uart_module|u_RX|r_MEM~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1067feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1067_q\);

-- Location: LCCOMB_X17_Y18_N20
\uart_module|u_RX|r_MEM~1962\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1962_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1067_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~875_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~875_q\,
	datad => \uart_module|u_RX|r_MEM~1067_q\,
	combout => \uart_module|u_RX|r_MEM~1962_combout\);

-- Location: LCCOMB_X17_Y18_N14
\uart_module|u_RX|r_MEM~1963\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1963_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1962_combout\ & ((\uart_module|u_RX|r_MEM~1163_q\))) # (!\uart_module|u_RX|r_MEM~1962_combout\ & (\uart_module|u_RX|r_MEM~971_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~971_q\,
	datac => \uart_module|u_RX|r_MEM~1163_q\,
	datad => \uart_module|u_RX|r_MEM~1962_combout\,
	combout => \uart_module|u_RX|r_MEM~1963_combout\);

-- Location: LCCOMB_X22_Y12_N22
\uart_module|u_RX|r_MEM~1964\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1964_combout\ = (\uart_module|u_RX|r_MEM~1961_combout\ & (((\uart_module|u_RX|r_MEM~1963_combout\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~1961_combout\ & (\uart_module|u_RX|r_MEM~1956_combout\ & 
-- (\controller_module|k\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1956_combout\,
	datab => \uart_module|u_RX|r_MEM~1961_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1963_combout\,
	combout => \uart_module|u_RX|r_MEM~1964_combout\);

-- Location: LCCOMB_X14_Y10_N16
\uart_module|u_RX|r_MEM~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~203feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~203feeder_combout\);

-- Location: FF_X14_Y10_N17
\uart_module|u_RX|r_MEM~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~203feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~203_q\);

-- Location: FF_X13_Y9_N3
\uart_module|u_RX|r_MEM~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~395_q\);

-- Location: LCCOMB_X16_Y10_N24
\uart_module|u_RX|r_MEM~299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~299feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~299feeder_combout\);

-- Location: FF_X16_Y10_N25
\uart_module|u_RX|r_MEM~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~299feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~299_q\);

-- Location: FF_X13_Y9_N1
\uart_module|u_RX|r_MEM~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~107_q\);

-- Location: LCCOMB_X13_Y9_N0
\uart_module|u_RX|r_MEM~1972\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1972_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~299_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~107_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~299_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~107_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1972_combout\);

-- Location: LCCOMB_X13_Y9_N2
\uart_module|u_RX|r_MEM~1973\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1973_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1972_combout\ & ((\uart_module|u_RX|r_MEM~395_q\))) # (!\uart_module|u_RX|r_MEM~1972_combout\ & (\uart_module|u_RX|r_MEM~203_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1972_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~203_q\,
	datac => \uart_module|u_RX|r_MEM~395_q\,
	datad => \uart_module|u_RX|r_MEM~1972_combout\,
	combout => \uart_module|u_RX|r_MEM~1973_combout\);

-- Location: LCCOMB_X19_Y14_N20
\uart_module|u_RX|r_MEM~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~227feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~227feeder_combout\);

-- Location: FF_X19_Y14_N21
\uart_module|u_RX|r_MEM~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~227feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~227_q\);

-- Location: FF_X22_Y12_N27
\uart_module|u_RX|r_MEM~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~323_q\);

-- Location: LCCOMB_X26_Y14_N4
\uart_module|u_RX|r_MEM~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~131feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~131feeder_combout\);

-- Location: FF_X26_Y14_N5
\uart_module|u_RX|r_MEM~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~131feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~131_q\);

-- Location: FF_X22_Y14_N1
\uart_module|u_RX|r_MEM~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~35_q\);

-- Location: LCCOMB_X22_Y14_N0
\uart_module|u_RX|r_MEM~1969\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1969_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~131_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~35_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~131_q\,
	datac => \uart_module|u_RX|r_MEM~35_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1969_combout\);

-- Location: LCCOMB_X22_Y12_N26
\uart_module|u_RX|r_MEM~1970\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1970_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1969_combout\ & ((\uart_module|u_RX|r_MEM~323_q\))) # (!\uart_module|u_RX|r_MEM~1969_combout\ & (\uart_module|u_RX|r_MEM~227_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~227_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~323_q\,
	datad => \uart_module|u_RX|r_MEM~1969_combout\,
	combout => \uart_module|u_RX|r_MEM~1970_combout\);

-- Location: FF_X21_Y12_N3
\uart_module|u_RX|r_MEM~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~83_q\);

-- Location: LCCOMB_X21_Y18_N28
\uart_module|u_RX|r_MEM~179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~179feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~179feeder_combout\);

-- Location: FF_X21_Y18_N29
\uart_module|u_RX|r_MEM~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~179feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~179_q\);

-- Location: LCCOMB_X21_Y12_N2
\uart_module|u_RX|r_MEM~1967\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1967_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~179_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~83_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~83_q\,
	datad => \uart_module|u_RX|r_MEM~179_q\,
	combout => \uart_module|u_RX|r_MEM~1967_combout\);

-- Location: FF_X22_Y12_N17
\uart_module|u_RX|r_MEM~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~371_q\);

-- Location: LCCOMB_X22_Y9_N18
\uart_module|u_RX|r_MEM~275feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~275feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~275feeder_combout\);

-- Location: FF_X22_Y9_N19
\uart_module|u_RX|r_MEM~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~275feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~275_q\);

-- Location: LCCOMB_X22_Y12_N16
\uart_module|u_RX|r_MEM~1968\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1968_combout\ = (\uart_module|u_RX|r_MEM~1967_combout\ & (((\uart_module|u_RX|r_MEM~371_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~1967_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~275_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1967_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~371_q\,
	datad => \uart_module|u_RX|r_MEM~275_q\,
	combout => \uart_module|u_RX|r_MEM~1968_combout\);

-- Location: LCCOMB_X22_Y12_N0
\uart_module|u_RX|r_MEM~1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1971_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~1968_combout\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1970_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1970_combout\,
	datad => \uart_module|u_RX|r_MEM~1968_combout\,
	combout => \uart_module|u_RX|r_MEM~1971_combout\);

-- Location: LCCOMB_X14_Y11_N24
\uart_module|u_RX|r_MEM~155feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~155feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~155feeder_combout\);

-- Location: FF_X14_Y11_N25
\uart_module|u_RX|r_MEM~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~155feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~155_q\);

-- Location: LCCOMB_X19_Y14_N14
\uart_module|u_RX|r_MEM~251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~251feeder_combout\ = \uart_module|u_RX|rgb[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][4]~q\,
	combout => \uart_module|u_RX|r_MEM~251feeder_combout\);

-- Location: FF_X19_Y14_N15
\uart_module|u_RX|r_MEM~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~251feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~251_q\);

-- Location: FF_X14_Y14_N21
\uart_module|u_RX|r_MEM~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~59_q\);

-- Location: LCCOMB_X14_Y14_N20
\uart_module|u_RX|r_MEM~1965\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1965_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~251_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~59_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~251_q\,
	datac => \uart_module|u_RX|r_MEM~59_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1965_combout\);

-- Location: FF_X14_Y14_N11
\uart_module|u_RX|r_MEM~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~347_q\);

-- Location: LCCOMB_X14_Y14_N10
\uart_module|u_RX|r_MEM~1966\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1966_combout\ = (\uart_module|u_RX|r_MEM~1965_combout\ & (((\uart_module|u_RX|r_MEM~347_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~1965_combout\ & (\uart_module|u_RX|r_MEM~155_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~155_q\,
	datab => \uart_module|u_RX|r_MEM~1965_combout\,
	datac => \uart_module|u_RX|r_MEM~347_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~1966_combout\);

-- Location: LCCOMB_X22_Y12_N18
\uart_module|u_RX|r_MEM~1974\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1974_combout\ = (\uart_module|u_RX|r_MEM~1971_combout\ & ((\uart_module|u_RX|r_MEM~1973_combout\) # ((!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~1971_combout\ & (((\controller_module|k\(0) & 
-- \uart_module|u_RX|r_MEM~1966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1973_combout\,
	datab => \uart_module|u_RX|r_MEM~1971_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~1966_combout\,
	combout => \uart_module|u_RX|r_MEM~1974_combout\);

-- Location: LCCOMB_X22_Y12_N20
\uart_module|u_RX|r_MEM~1975\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1975_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1964_combout\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~1974_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1964_combout\,
	datad => \uart_module|u_RX|r_MEM~1974_combout\,
	combout => \uart_module|u_RX|r_MEM~1975_combout\);

-- Location: LCCOMB_X22_Y12_N30
\uart_module|u_RX|r_MEM~1986\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1986_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1975_combout\ & ((\uart_module|u_RX|r_MEM~1985_combout\))) # (!\uart_module|u_RX|r_MEM~1975_combout\ & (\uart_module|u_RX|r_MEM~1954_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~1975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1954_combout\,
	datac => \uart_module|u_RX|r_MEM~1985_combout\,
	datad => \uart_module|u_RX|r_MEM~1975_combout\,
	combout => \uart_module|u_RX|r_MEM~1986_combout\);

-- Location: LCCOMB_X22_Y12_N2
\uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\uart_module|u_RX|r_MEM~1986_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~1986_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X22_Y12_N12
\uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\uart_module|u_RX|r_MEM~1986_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~1986_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X17_Y12_N0
\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datad => VCC,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X17_Y12_N2
\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X17_Y12_N4
\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\)))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X17_Y12_N6
\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X17_Y12_N8
\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y19_N12
\uart_module|u_RX|rgb[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][3]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(4),
	combout => \uart_module|u_RX|rgb[2][3]~feeder_combout\);

-- Location: FF_X19_Y19_N13
\uart_module|u_RX|rgb[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][3]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][3]~q\);

-- Location: FF_X11_Y11_N9
\uart_module|u_RX|r_MEM~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1018_q\);

-- Location: FF_X11_Y12_N13
\uart_module|u_RX|r_MEM~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~250_q\);

-- Location: LCCOMB_X11_Y12_N12
\uart_module|u_RX|r_MEM~1987\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1987_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1018_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~250_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1018_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~250_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1987_combout\);

-- Location: FF_X11_Y12_N31
\uart_module|u_RX|r_MEM~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1402_q\);

-- Location: FF_X12_Y12_N15
\uart_module|u_RX|r_MEM~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~634_q\);

-- Location: LCCOMB_X11_Y12_N30
\uart_module|u_RX|r_MEM~1988\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1988_combout\ = (\uart_module|u_RX|r_MEM~1987_combout\ & (((\uart_module|u_RX|r_MEM~1402_q\)) # (!\controller_module|k\(4)))) # (!\uart_module|u_RX|r_MEM~1987_combout\ & (\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~634_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1987_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1402_q\,
	datad => \uart_module|u_RX|r_MEM~634_q\,
	combout => \uart_module|u_RX|r_MEM~1988_combout\);

-- Location: LCCOMB_X16_Y8_N14
\uart_module|u_RX|r_MEM~1114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1114feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1114feeder_combout\);

-- Location: FF_X16_Y8_N15
\uart_module|u_RX|r_MEM~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1114feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1114_q\);

-- Location: LCCOMB_X14_Y8_N0
\uart_module|u_RX|r_MEM~730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~730feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~730feeder_combout\);

-- Location: FF_X14_Y8_N1
\uart_module|u_RX|r_MEM~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~730feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~730_q\);

-- Location: FF_X17_Y8_N9
\uart_module|u_RX|r_MEM~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~346_q\);

-- Location: LCCOMB_X17_Y8_N8
\uart_module|u_RX|r_MEM~1994\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1994_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~730_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~346_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~730_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~346_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~1994_combout\);

-- Location: FF_X17_Y8_N23
\uart_module|u_RX|r_MEM~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1498_q\);

-- Location: LCCOMB_X17_Y8_N22
\uart_module|u_RX|r_MEM~1995\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1995_combout\ = (\uart_module|u_RX|r_MEM~1994_combout\ & (((\uart_module|u_RX|r_MEM~1498_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~1994_combout\ & (\uart_module|u_RX|r_MEM~1114_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1114_q\,
	datab => \uart_module|u_RX|r_MEM~1994_combout\,
	datac => \uart_module|u_RX|r_MEM~1498_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1995_combout\);

-- Location: LCCOMB_X14_Y17_N10
\uart_module|u_RX|r_MEM~922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~922feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~922feeder_combout\);

-- Location: FF_X14_Y17_N11
\uart_module|u_RX|r_MEM~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~922feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~922_q\);

-- Location: FF_X16_Y17_N31
\uart_module|u_RX|r_MEM~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1306_q\);

-- Location: LCCOMB_X12_Y17_N26
\uart_module|u_RX|r_MEM~538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~538feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~538feeder_combout\);

-- Location: FF_X12_Y17_N27
\uart_module|u_RX|r_MEM~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~538feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~538_q\);

-- Location: FF_X16_Y17_N29
\uart_module|u_RX|r_MEM~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~154_q\);

-- Location: LCCOMB_X16_Y17_N28
\uart_module|u_RX|r_MEM~1989\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1989_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~538_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~154_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~538_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~154_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~1989_combout\);

-- Location: LCCOMB_X16_Y17_N30
\uart_module|u_RX|r_MEM~1990\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1990_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1989_combout\ & ((\uart_module|u_RX|r_MEM~1306_q\))) # (!\uart_module|u_RX|r_MEM~1989_combout\ & (\uart_module|u_RX|r_MEM~922_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~1989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~922_q\,
	datac => \uart_module|u_RX|r_MEM~1306_q\,
	datad => \uart_module|u_RX|r_MEM~1989_combout\,
	combout => \uart_module|u_RX|r_MEM~1990_combout\);

-- Location: LCCOMB_X12_Y16_N28
\uart_module|u_RX|r_MEM~442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~442feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~442feeder_combout\);

-- Location: FF_X12_Y16_N29
\uart_module|u_RX|r_MEM~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~442feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~442_q\);

-- Location: FF_X12_Y16_N23
\uart_module|u_RX|r_MEM~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1210_q\);

-- Location: FF_X13_Y10_N25
\uart_module|u_RX|r_MEM~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~58_q\);

-- Location: LCCOMB_X13_Y10_N6
\uart_module|u_RX|r_MEM~826feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~826feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~826feeder_combout\);

-- Location: FF_X13_Y10_N7
\uart_module|u_RX|r_MEM~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~826feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~826_q\);

-- Location: LCCOMB_X13_Y10_N24
\uart_module|u_RX|r_MEM~1991\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1991_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~826_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~58_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~58_q\,
	datad => \uart_module|u_RX|r_MEM~826_q\,
	combout => \uart_module|u_RX|r_MEM~1991_combout\);

-- Location: LCCOMB_X12_Y16_N22
\uart_module|u_RX|r_MEM~1992\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1992_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~1991_combout\ & ((\uart_module|u_RX|r_MEM~1210_q\))) # (!\uart_module|u_RX|r_MEM~1991_combout\ & (\uart_module|u_RX|r_MEM~442_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~1991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~442_q\,
	datac => \uart_module|u_RX|r_MEM~1210_q\,
	datad => \uart_module|u_RX|r_MEM~1991_combout\,
	combout => \uart_module|u_RX|r_MEM~1992_combout\);

-- Location: LCCOMB_X11_Y12_N24
\uart_module|u_RX|r_MEM~1993\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1993_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1990_combout\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1992_combout\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1990_combout\,
	datac => \uart_module|u_RX|r_MEM~1992_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1993_combout\);

-- Location: LCCOMB_X11_Y12_N22
\uart_module|u_RX|r_MEM~1996\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1996_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1993_combout\ & ((\uart_module|u_RX|r_MEM~1995_combout\))) # (!\uart_module|u_RX|r_MEM~1993_combout\ & (\uart_module|u_RX|r_MEM~1988_combout\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~1993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1988_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1995_combout\,
	datad => \uart_module|u_RX|r_MEM~1993_combout\,
	combout => \uart_module|u_RX|r_MEM~1996_combout\);

-- Location: LCCOMB_X23_Y15_N30
\uart_module|u_RX|r_MEM~586feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~586feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~586feeder_combout\);

-- Location: FF_X23_Y15_N31
\uart_module|u_RX|r_MEM~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~586feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~586_q\);

-- Location: FF_X16_Y15_N11
\uart_module|u_RX|r_MEM~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1354_q\);

-- Location: FF_X16_Y15_N1
\uart_module|u_RX|r_MEM~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~202_q\);

-- Location: LCCOMB_X16_Y18_N26
\uart_module|u_RX|r_MEM~970feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~970feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~970feeder_combout\);

-- Location: FF_X16_Y18_N27
\uart_module|u_RX|r_MEM~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~970feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~970_q\);

-- Location: LCCOMB_X16_Y15_N0
\uart_module|u_RX|r_MEM~2018\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2018_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~970_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~202_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~202_q\,
	datad => \uart_module|u_RX|r_MEM~970_q\,
	combout => \uart_module|u_RX|r_MEM~2018_combout\);

-- Location: LCCOMB_X16_Y15_N10
\uart_module|u_RX|r_MEM~2019\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2019_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2018_combout\ & ((\uart_module|u_RX|r_MEM~1354_q\))) # (!\uart_module|u_RX|r_MEM~2018_combout\ & (\uart_module|u_RX|r_MEM~586_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~586_q\,
	datac => \uart_module|u_RX|r_MEM~1354_q\,
	datad => \uart_module|u_RX|r_MEM~2018_combout\,
	combout => \uart_module|u_RX|r_MEM~2019_combout\);

-- Location: LCCOMB_X23_Y10_N4
\uart_module|u_RX|r_MEM~778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~778feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~778feeder_combout\);

-- Location: FF_X23_Y10_N5
\uart_module|u_RX|r_MEM~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~778feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~778_q\);

-- Location: LCCOMB_X19_Y8_N12
\uart_module|u_RX|r_MEM~1162feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1162feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1162feeder_combout\);

-- Location: FF_X19_Y8_N13
\uart_module|u_RX|r_MEM~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1162feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1162_q\);

-- Location: FF_X19_Y10_N5
\uart_module|u_RX|r_MEM~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~394_q\);

-- Location: LCCOMB_X19_Y10_N4
\uart_module|u_RX|r_MEM~2025\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2025_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1162_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~394_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1162_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~394_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2025_combout\);

-- Location: FF_X19_Y10_N3
\uart_module|u_RX|r_MEM~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1546_q\);

-- Location: LCCOMB_X19_Y10_N2
\uart_module|u_RX|r_MEM~2026\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2026_combout\ = (\uart_module|u_RX|r_MEM~2025_combout\ & (((\uart_module|u_RX|r_MEM~1546_q\) # (!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~2025_combout\ & (\uart_module|u_RX|r_MEM~778_q\ & 
-- ((\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~778_q\,
	datab => \uart_module|u_RX|r_MEM~2025_combout\,
	datac => \uart_module|u_RX|r_MEM~1546_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2026_combout\);

-- Location: LCCOMB_X18_Y18_N22
\uart_module|u_RX|r_MEM~1066feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1066feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1066feeder_combout\);

-- Location: FF_X18_Y18_N23
\uart_module|u_RX|r_MEM~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1066feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1066_q\);

-- Location: FF_X17_Y16_N3
\uart_module|u_RX|r_MEM~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1450_q\);

-- Location: LCCOMB_X18_Y19_N16
\uart_module|u_RX|r_MEM~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~682feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~682feeder_combout\);

-- Location: FF_X18_Y19_N17
\uart_module|u_RX|r_MEM~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~682feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~682_q\);

-- Location: FF_X17_Y16_N21
\uart_module|u_RX|r_MEM~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~298_q\);

-- Location: LCCOMB_X17_Y16_N20
\uart_module|u_RX|r_MEM~2020\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2020_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~682_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~682_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~298_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2020_combout\);

-- Location: LCCOMB_X17_Y16_N2
\uart_module|u_RX|r_MEM~2021\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2021_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2020_combout\ & ((\uart_module|u_RX|r_MEM~1450_q\))) # (!\uart_module|u_RX|r_MEM~2020_combout\ & (\uart_module|u_RX|r_MEM~1066_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1066_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1450_q\,
	datad => \uart_module|u_RX|r_MEM~2020_combout\,
	combout => \uart_module|u_RX|r_MEM~2021_combout\);

-- Location: LCCOMB_X17_Y7_N18
\uart_module|u_RX|r_MEM~490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~490feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~490feeder_combout\);

-- Location: FF_X17_Y7_N19
\uart_module|u_RX|r_MEM~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~490feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~490_q\);

-- Location: FF_X16_Y9_N31
\uart_module|u_RX|r_MEM~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~106_q\);

-- Location: LCCOMB_X16_Y9_N30
\uart_module|u_RX|r_MEM~2022\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2022_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~490_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~106_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~490_q\,
	datac => \uart_module|u_RX|r_MEM~106_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2022_combout\);

-- Location: FF_X16_Y9_N5
\uart_module|u_RX|r_MEM~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1258_q\);

-- Location: LCCOMB_X12_Y9_N18
\uart_module|u_RX|r_MEM~874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~874feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~874feeder_combout\);

-- Location: FF_X12_Y9_N19
\uart_module|u_RX|r_MEM~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~874feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~874_q\);

-- Location: LCCOMB_X16_Y9_N4
\uart_module|u_RX|r_MEM~2023\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2023_combout\ = (\uart_module|u_RX|r_MEM~2022_combout\ & (((\uart_module|u_RX|r_MEM~1258_q\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2022_combout\ & (\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~874_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2022_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1258_q\,
	datad => \uart_module|u_RX|r_MEM~874_q\,
	combout => \uart_module|u_RX|r_MEM~2023_combout\);

-- Location: LCCOMB_X10_Y12_N30
\uart_module|u_RX|r_MEM~2024\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2024_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~2021_combout\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2023_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2021_combout\,
	datad => \uart_module|u_RX|r_MEM~2023_combout\,
	combout => \uart_module|u_RX|r_MEM~2024_combout\);

-- Location: LCCOMB_X11_Y12_N8
\uart_module|u_RX|r_MEM~2027\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2027_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2024_combout\ & ((\uart_module|u_RX|r_MEM~2026_combout\))) # (!\uart_module|u_RX|r_MEM~2024_combout\ & (\uart_module|u_RX|r_MEM~2019_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2019_combout\,
	datac => \uart_module|u_RX|r_MEM~2026_combout\,
	datad => \uart_module|u_RX|r_MEM~2024_combout\,
	combout => \uart_module|u_RX|r_MEM~2027_combout\);

-- Location: LCCOMB_X13_Y14_N16
\uart_module|u_RX|r_MEM~658feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~658feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~658feeder_combout\);

-- Location: FF_X13_Y14_N17
\uart_module|u_RX|r_MEM~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~658feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~658_q\);

-- Location: FF_X18_Y16_N1
\uart_module|u_RX|r_MEM~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~754_q\);

-- Location: LCCOMB_X14_Y16_N20
\uart_module|u_RX|r_MEM~562feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~562feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~562feeder_combout\);

-- Location: FF_X14_Y16_N21
\uart_module|u_RX|r_MEM~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~562feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~562_q\);

-- Location: FF_X18_Y16_N3
\uart_module|u_RX|r_MEM~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~466_q\);

-- Location: LCCOMB_X18_Y16_N2
\uart_module|u_RX|r_MEM~1997\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1997_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~562_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~466_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~562_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~466_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~1997_combout\);

-- Location: LCCOMB_X18_Y16_N0
\uart_module|u_RX|r_MEM~1998\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1998_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1997_combout\ & ((\uart_module|u_RX|r_MEM~754_q\))) # (!\uart_module|u_RX|r_MEM~1997_combout\ & (\uart_module|u_RX|r_MEM~658_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~1997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~658_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~754_q\,
	datad => \uart_module|u_RX|r_MEM~1997_combout\,
	combout => \uart_module|u_RX|r_MEM~1998_combout\);

-- Location: LCCOMB_X22_Y15_N2
\uart_module|u_RX|r_MEM~178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~178feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~178feeder_combout\);

-- Location: FF_X22_Y15_N3
\uart_module|u_RX|r_MEM~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~178feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~178_q\);

-- Location: FF_X21_Y12_N19
\uart_module|u_RX|r_MEM~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~370_q\);

-- Location: FF_X21_Y12_N29
\uart_module|u_RX|r_MEM~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~82_q\);

-- Location: LCCOMB_X22_Y9_N24
\uart_module|u_RX|r_MEM~274feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~274feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~274feeder_combout\);

-- Location: FF_X22_Y9_N25
\uart_module|u_RX|r_MEM~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~274feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~274_q\);

-- Location: LCCOMB_X21_Y12_N28
\uart_module|u_RX|r_MEM~2001\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2001_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~274_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~82_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~82_q\,
	datad => \uart_module|u_RX|r_MEM~274_q\,
	combout => \uart_module|u_RX|r_MEM~2001_combout\);

-- Location: LCCOMB_X21_Y12_N18
\uart_module|u_RX|r_MEM~2002\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2002_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2001_combout\ & ((\uart_module|u_RX|r_MEM~370_q\))) # (!\uart_module|u_RX|r_MEM~2001_combout\ & (\uart_module|u_RX|r_MEM~178_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~178_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~370_q\,
	datad => \uart_module|u_RX|r_MEM~2001_combout\,
	combout => \uart_module|u_RX|r_MEM~2002_combout\);

-- Location: LCCOMB_X24_Y11_N10
\uart_module|u_RX|r_MEM~946feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~946feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~946feeder_combout\);

-- Location: FF_X24_Y11_N11
\uart_module|u_RX|r_MEM~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~946feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~946_q\);

-- Location: FF_X21_Y8_N7
\uart_module|u_RX|r_MEM~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1138_q\);

-- Location: FF_X21_Y8_N21
\uart_module|u_RX|r_MEM~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~850_q\);

-- Location: LCCOMB_X22_Y8_N18
\uart_module|u_RX|r_MEM~1042feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1042feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1042feeder_combout\);

-- Location: FF_X22_Y8_N19
\uart_module|u_RX|r_MEM~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1042feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1042_q\);

-- Location: LCCOMB_X21_Y8_N20
\uart_module|u_RX|r_MEM~1999\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1999_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~1042_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~850_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~850_q\,
	datad => \uart_module|u_RX|r_MEM~1042_q\,
	combout => \uart_module|u_RX|r_MEM~1999_combout\);

-- Location: LCCOMB_X21_Y8_N6
\uart_module|u_RX|r_MEM~2000\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2000_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1999_combout\ & ((\uart_module|u_RX|r_MEM~1138_q\))) # (!\uart_module|u_RX|r_MEM~1999_combout\ & (\uart_module|u_RX|r_MEM~946_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~1999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~946_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1138_q\,
	datad => \uart_module|u_RX|r_MEM~1999_combout\,
	combout => \uart_module|u_RX|r_MEM~2000_combout\);

-- Location: LCCOMB_X11_Y12_N4
\uart_module|u_RX|r_MEM~2003\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2003_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~2000_combout\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~2002_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~2002_combout\,
	datad => \uart_module|u_RX|r_MEM~2000_combout\,
	combout => \uart_module|u_RX|r_MEM~2003_combout\);

-- Location: LCCOMB_X23_Y14_N8
\uart_module|u_RX|r_MEM~1426feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1426feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1426feeder_combout\);

-- Location: FF_X23_Y14_N9
\uart_module|u_RX|r_MEM~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1426feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1426_q\);

-- Location: FF_X18_Y15_N27
\uart_module|u_RX|r_MEM~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1522_q\);

-- Location: FF_X18_Y15_N25
\uart_module|u_RX|r_MEM~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1234_q\);

-- Location: LCCOMB_X22_Y15_N28
\uart_module|u_RX|r_MEM~1330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1330feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1330feeder_combout\);

-- Location: FF_X22_Y15_N29
\uart_module|u_RX|r_MEM~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1330feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1330_q\);

-- Location: LCCOMB_X18_Y15_N24
\uart_module|u_RX|r_MEM~2004\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2004_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1330_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1234_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1234_q\,
	datad => \uart_module|u_RX|r_MEM~1330_q\,
	combout => \uart_module|u_RX|r_MEM~2004_combout\);

-- Location: LCCOMB_X18_Y15_N26
\uart_module|u_RX|r_MEM~2005\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2005_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2004_combout\ & ((\uart_module|u_RX|r_MEM~1522_q\))) # (!\uart_module|u_RX|r_MEM~2004_combout\ & (\uart_module|u_RX|r_MEM~1426_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1426_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1522_q\,
	datad => \uart_module|u_RX|r_MEM~2004_combout\,
	combout => \uart_module|u_RX|r_MEM~2005_combout\);

-- Location: LCCOMB_X11_Y12_N26
\uart_module|u_RX|r_MEM~2006\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2006_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2003_combout\ & ((\uart_module|u_RX|r_MEM~2005_combout\))) # (!\uart_module|u_RX|r_MEM~2003_combout\ & (\uart_module|u_RX|r_MEM~1998_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~2003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1998_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~2003_combout\,
	datad => \uart_module|u_RX|r_MEM~2005_combout\,
	combout => \uart_module|u_RX|r_MEM~2006_combout\);

-- Location: LCCOMB_X12_Y13_N24
\uart_module|u_RX|r_MEM~418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~418feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~418feeder_combout\);

-- Location: FF_X12_Y13_N25
\uart_module|u_RX|r_MEM~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~418feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~418_q\);

-- Location: FF_X13_Y13_N11
\uart_module|u_RX|r_MEM~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1186_q\);

-- Location: FF_X13_Y13_N29
\uart_module|u_RX|r_MEM~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~34_q\);

-- Location: LCCOMB_X12_Y13_N2
\uart_module|u_RX|r_MEM~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~802feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~802feeder_combout\);

-- Location: FF_X12_Y13_N3
\uart_module|u_RX|r_MEM~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~802feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~802_q\);

-- Location: LCCOMB_X13_Y13_N28
\uart_module|u_RX|r_MEM~2011\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2011_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~802_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~34_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~34_q\,
	datad => \uart_module|u_RX|r_MEM~802_q\,
	combout => \uart_module|u_RX|r_MEM~2011_combout\);

-- Location: LCCOMB_X13_Y13_N10
\uart_module|u_RX|r_MEM~2012\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2012_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2011_combout\ & ((\uart_module|u_RX|r_MEM~1186_q\))) # (!\uart_module|u_RX|r_MEM~2011_combout\ & (\uart_module|u_RX|r_MEM~418_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~418_q\,
	datac => \uart_module|u_RX|r_MEM~1186_q\,
	datad => \uart_module|u_RX|r_MEM~2011_combout\,
	combout => \uart_module|u_RX|r_MEM~2012_combout\);

-- Location: LCCOMB_X11_Y14_N2
\uart_module|u_RX|r_MEM~994feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~994feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~994feeder_combout\);

-- Location: FF_X11_Y14_N3
\uart_module|u_RX|r_MEM~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~994feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~994_q\);

-- Location: FF_X12_Y14_N31
\uart_module|u_RX|r_MEM~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~226_q\);

-- Location: LCCOMB_X12_Y14_N30
\uart_module|u_RX|r_MEM~2009\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2009_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~994_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~226_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~994_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~226_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2009_combout\);

-- Location: FF_X12_Y14_N29
\uart_module|u_RX|r_MEM~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1378_q\);

-- Location: LCCOMB_X11_Y14_N8
\uart_module|u_RX|r_MEM~610feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~610feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~610feeder_combout\);

-- Location: FF_X11_Y14_N9
\uart_module|u_RX|r_MEM~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~610feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~610_q\);

-- Location: LCCOMB_X12_Y14_N28
\uart_module|u_RX|r_MEM~2010\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2010_combout\ = (\uart_module|u_RX|r_MEM~2009_combout\ & (((\uart_module|u_RX|r_MEM~1378_q\)) # (!\controller_module|k\(4)))) # (!\uart_module|u_RX|r_MEM~2009_combout\ & (\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~610_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2009_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1378_q\,
	datad => \uart_module|u_RX|r_MEM~610_q\,
	combout => \uart_module|u_RX|r_MEM~2010_combout\);

-- Location: LCCOMB_X12_Y14_N26
\uart_module|u_RX|r_MEM~2013\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2013_combout\ = (\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2010_combout\) # (\controller_module|k\(2))))) # (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~2012_combout\ & ((!\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2012_combout\,
	datab => \uart_module|u_RX|r_MEM~2010_combout\,
	datac => \controller_module|k\(3),
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2013_combout\);

-- Location: LCCOMB_X19_Y8_N22
\uart_module|u_RX|r_MEM~1090feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1090feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1090feeder_combout\);

-- Location: FF_X19_Y8_N23
\uart_module|u_RX|r_MEM~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1090feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1090_q\);

-- Location: FF_X19_Y12_N31
\uart_module|u_RX|r_MEM~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1474_q\);

-- Location: FF_X19_Y12_N1
\uart_module|u_RX|r_MEM~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~322_q\);

-- Location: LCCOMB_X23_Y12_N4
\uart_module|u_RX|r_MEM~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~706feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~706feeder_combout\);

-- Location: FF_X23_Y12_N5
\uart_module|u_RX|r_MEM~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~706feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~706_q\);

-- Location: LCCOMB_X19_Y12_N0
\uart_module|u_RX|r_MEM~2014\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2014_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~706_q\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~322_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~322_q\,
	datad => \uart_module|u_RX|r_MEM~706_q\,
	combout => \uart_module|u_RX|r_MEM~2014_combout\);

-- Location: LCCOMB_X19_Y12_N30
\uart_module|u_RX|r_MEM~2015\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2015_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2014_combout\ & ((\uart_module|u_RX|r_MEM~1474_q\))) # (!\uart_module|u_RX|r_MEM~2014_combout\ & (\uart_module|u_RX|r_MEM~1090_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1090_q\,
	datac => \uart_module|u_RX|r_MEM~1474_q\,
	datad => \uart_module|u_RX|r_MEM~2014_combout\,
	combout => \uart_module|u_RX|r_MEM~2015_combout\);

-- Location: LCCOMB_X26_Y14_N18
\uart_module|u_RX|r_MEM~514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~514feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~514feeder_combout\);

-- Location: FF_X26_Y14_N19
\uart_module|u_RX|r_MEM~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~514feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~514_q\);

-- Location: FF_X26_Y14_N1
\uart_module|u_RX|r_MEM~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~130_q\);

-- Location: LCCOMB_X26_Y14_N0
\uart_module|u_RX|r_MEM~2007\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2007_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~514_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~130_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~514_q\,
	datac => \uart_module|u_RX|r_MEM~130_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2007_combout\);

-- Location: LCCOMB_X21_Y16_N0
\uart_module|u_RX|r_MEM~898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~898feeder_combout\ = \uart_module|u_RX|rgb[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][3]~q\,
	combout => \uart_module|u_RX|r_MEM~898feeder_combout\);

-- Location: FF_X21_Y16_N1
\uart_module|u_RX|r_MEM~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~898feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~898_q\);

-- Location: FF_X21_Y16_N11
\uart_module|u_RX|r_MEM~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1282_q\);

-- Location: LCCOMB_X21_Y16_N10
\uart_module|u_RX|r_MEM~2008\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2008_combout\ = (\uart_module|u_RX|r_MEM~2007_combout\ & (((\uart_module|u_RX|r_MEM~1282_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2007_combout\ & (\uart_module|u_RX|r_MEM~898_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2007_combout\,
	datab => \uart_module|u_RX|r_MEM~898_q\,
	datac => \uart_module|u_RX|r_MEM~1282_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2008_combout\);

-- Location: LCCOMB_X11_Y12_N16
\uart_module|u_RX|r_MEM~2016\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2016_combout\ = (\uart_module|u_RX|r_MEM~2013_combout\ & ((\uart_module|u_RX|r_MEM~2015_combout\) # ((!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2013_combout\ & (((\uart_module|u_RX|r_MEM~2008_combout\ & 
-- \controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2013_combout\,
	datab => \uart_module|u_RX|r_MEM~2015_combout\,
	datac => \uart_module|u_RX|r_MEM~2008_combout\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2016_combout\);

-- Location: LCCOMB_X11_Y12_N2
\uart_module|u_RX|r_MEM~2017\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2017_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2006_combout\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((!\controller_module|k\(0) & \uart_module|u_RX|r_MEM~2016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2006_combout\,
	datab => \controller_module|k\(1),
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~2016_combout\,
	combout => \uart_module|u_RX|r_MEM~2017_combout\);

-- Location: LCCOMB_X11_Y12_N14
\uart_module|u_RX|r_MEM~2028\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2028_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2017_combout\ & ((\uart_module|u_RX|r_MEM~2027_combout\))) # (!\uart_module|u_RX|r_MEM~2017_combout\ & (\uart_module|u_RX|r_MEM~1996_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1996_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2027_combout\,
	datad => \uart_module|u_RX|r_MEM~2017_combout\,
	combout => \uart_module|u_RX|r_MEM~2028_combout\);

-- Location: LCCOMB_X16_Y12_N10
\uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~2028_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~2028_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X12_Y12_N28
\uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\uart_module|u_RX|r_MEM~2028_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2028_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X12_Y12_N2
\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y12_N22
\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\uart_module|u_RX|r_MEM~1860_combout\))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1860_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\);

-- Location: LCCOMB_X17_Y12_N10
\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X12_Y12_N30
\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X12_Y12_N0
\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\uart_module|u_RX|r_MEM~1902_combout\)) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \uart_module|u_RX|r_MEM~1902_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\);

-- Location: LCCOMB_X12_Y12_N26
\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\uart_module|u_RX|r_MEM~1944_combout\)) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \uart_module|u_RX|r_MEM~1944_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\);

-- Location: LCCOMB_X12_Y12_N24
\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X16_Y12_N28
\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~1986_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1986_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X12_Y12_N20
\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X12_Y12_N4
\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y12_N6
\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\)))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y12_N8
\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X12_Y12_N10
\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\))))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # (GND))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X12_Y12_N12
\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X13_Y12_N6
\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X13_Y12_N0
\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\uart_module|u_RX|r_MEM~2028_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2028_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X19_Y19_N14
\uart_module|u_RX|rgb[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][2]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(3),
	combout => \uart_module|u_RX|rgb[2][2]~feeder_combout\);

-- Location: FF_X19_Y19_N15
\uart_module|u_RX|rgb[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][2]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][2]~q\);

-- Location: LCCOMB_X22_Y15_N6
\uart_module|u_RX|r_MEM~1329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1329feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1329feeder_combout\);

-- Location: FF_X22_Y15_N7
\uart_module|u_RX|r_MEM~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1329feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1329_q\);

-- Location: FF_X21_Y13_N17
\uart_module|u_RX|r_MEM~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1281_q\);

-- Location: LCCOMB_X21_Y13_N16
\uart_module|u_RX|r_MEM~2036\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2036_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1329_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1281_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1329_q\,
	datac => \uart_module|u_RX|r_MEM~1281_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2036_combout\);

-- Location: FF_X21_Y13_N11
\uart_module|u_RX|r_MEM~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1353_q\);

-- Location: LCCOMB_X21_Y17_N14
\uart_module|u_RX|r_MEM~1305feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1305feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1305feeder_combout\);

-- Location: FF_X21_Y17_N15
\uart_module|u_RX|r_MEM~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1305feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1305_q\);

-- Location: LCCOMB_X21_Y13_N10
\uart_module|u_RX|r_MEM~2037\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2037_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2036_combout\ & (\uart_module|u_RX|r_MEM~1353_q\)) # (!\uart_module|u_RX|r_MEM~2036_combout\ & ((\uart_module|u_RX|r_MEM~1305_q\))))) # 
-- (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~2036_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~2036_combout\,
	datac => \uart_module|u_RX|r_MEM~1353_q\,
	datad => \uart_module|u_RX|r_MEM~1305_q\,
	combout => \uart_module|u_RX|r_MEM~2037_combout\);

-- Location: LCCOMB_X21_Y7_N24
\uart_module|u_RX|r_MEM~177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~177feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~177feeder_combout\);

-- Location: FF_X21_Y7_N25
\uart_module|u_RX|r_MEM~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~177feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~177_q\);

-- Location: LCCOMB_X14_Y11_N30
\uart_module|u_RX|r_MEM~153feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~153feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~153feeder_combout\);

-- Location: FF_X14_Y11_N31
\uart_module|u_RX|r_MEM~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~153feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~153_q\);

-- Location: FF_X14_Y10_N3
\uart_module|u_RX|r_MEM~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~129_q\);

-- Location: LCCOMB_X14_Y10_N2
\uart_module|u_RX|r_MEM~2033\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2033_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~153_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~129_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~153_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~129_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2033_combout\);

-- Location: FF_X14_Y10_N25
\uart_module|u_RX|r_MEM~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~201_q\);

-- Location: LCCOMB_X14_Y10_N24
\uart_module|u_RX|r_MEM~2034\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2034_combout\ = (\uart_module|u_RX|r_MEM~2033_combout\ & (((\uart_module|u_RX|r_MEM~201_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2033_combout\ & (\uart_module|u_RX|r_MEM~177_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~177_q\,
	datab => \uart_module|u_RX|r_MEM~2033_combout\,
	datac => \uart_module|u_RX|r_MEM~201_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2034_combout\);

-- Location: FF_X21_Y15_N27
\uart_module|u_RX|r_MEM~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~897_q\);

-- Location: LCCOMB_X21_Y17_N16
\uart_module|u_RX|r_MEM~921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~921feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~921feeder_combout\);

-- Location: FF_X21_Y17_N17
\uart_module|u_RX|r_MEM~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~921feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~921_q\);

-- Location: LCCOMB_X21_Y15_N26
\uart_module|u_RX|r_MEM~2031\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2031_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~921_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~897_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~897_q\,
	datad => \uart_module|u_RX|r_MEM~921_q\,
	combout => \uart_module|u_RX|r_MEM~2031_combout\);

-- Location: FF_X21_Y15_N21
\uart_module|u_RX|r_MEM~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~969_q\);

-- Location: LCCOMB_X24_Y11_N12
\uart_module|u_RX|r_MEM~945feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~945feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~945feeder_combout\);

-- Location: FF_X24_Y11_N13
\uart_module|u_RX|r_MEM~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~945feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~945_q\);

-- Location: LCCOMB_X21_Y15_N20
\uart_module|u_RX|r_MEM~2032\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2032_combout\ = (\uart_module|u_RX|r_MEM~2031_combout\ & (((\uart_module|u_RX|r_MEM~969_q\)) # (!\controller_module|k\(1)))) # (!\uart_module|u_RX|r_MEM~2031_combout\ & (\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~945_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2031_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~969_q\,
	datad => \uart_module|u_RX|r_MEM~945_q\,
	combout => \uart_module|u_RX|r_MEM~2032_combout\);

-- Location: LCCOMB_X22_Y14_N26
\uart_module|u_RX|r_MEM~2035\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2035_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~2032_combout\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~2034_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~2034_combout\,
	datad => \uart_module|u_RX|r_MEM~2032_combout\,
	combout => \uart_module|u_RX|r_MEM~2035_combout\);

-- Location: LCCOMB_X22_Y13_N0
\uart_module|u_RX|r_MEM~537feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~537feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~537feeder_combout\);

-- Location: FF_X22_Y13_N1
\uart_module|u_RX|r_MEM~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~537feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~537_q\);

-- Location: FF_X25_Y13_N11
\uart_module|u_RX|r_MEM~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~585_q\);

-- Location: FF_X25_Y13_N13
\uart_module|u_RX|r_MEM~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~513_q\);

-- Location: LCCOMB_X25_Y15_N0
\uart_module|u_RX|r_MEM~561feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~561feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~561feeder_combout\);

-- Location: FF_X25_Y15_N1
\uart_module|u_RX|r_MEM~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~561feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~561_q\);

-- Location: LCCOMB_X25_Y13_N12
\uart_module|u_RX|r_MEM~2029\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2029_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~561_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~513_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~513_q\,
	datad => \uart_module|u_RX|r_MEM~561_q\,
	combout => \uart_module|u_RX|r_MEM~2029_combout\);

-- Location: LCCOMB_X25_Y13_N10
\uart_module|u_RX|r_MEM~2030\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2030_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2029_combout\ & ((\uart_module|u_RX|r_MEM~585_q\))) # (!\uart_module|u_RX|r_MEM~2029_combout\ & (\uart_module|u_RX|r_MEM~537_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~2029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~537_q\,
	datac => \uart_module|u_RX|r_MEM~585_q\,
	datad => \uart_module|u_RX|r_MEM~2029_combout\,
	combout => \uart_module|u_RX|r_MEM~2030_combout\);

-- Location: LCCOMB_X22_Y14_N12
\uart_module|u_RX|r_MEM~2038\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2038_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2035_combout\ & (\uart_module|u_RX|r_MEM~2037_combout\)) # (!\uart_module|u_RX|r_MEM~2035_combout\ & ((\uart_module|u_RX|r_MEM~2030_combout\))))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~2035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2037_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~2035_combout\,
	datad => \uart_module|u_RX|r_MEM~2030_combout\,
	combout => \uart_module|u_RX|r_MEM~2038_combout\);

-- Location: LCCOMB_X14_Y8_N22
\uart_module|u_RX|r_MEM~753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~753feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~753feeder_combout\);

-- Location: FF_X14_Y8_N23
\uart_module|u_RX|r_MEM~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~753feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~753_q\);

-- Location: FF_X18_Y8_N17
\uart_module|u_RX|r_MEM~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1521_q\);

-- Location: LCCOMB_X22_Y8_N0
\uart_module|u_RX|r_MEM~1137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1137feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1137feeder_combout\);

-- Location: FF_X22_Y8_N1
\uart_module|u_RX|r_MEM~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1137feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1137_q\);

-- Location: FF_X18_Y8_N7
\uart_module|u_RX|r_MEM~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~369_q\);

-- Location: LCCOMB_X18_Y8_N6
\uart_module|u_RX|r_MEM~2060\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2060_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1137_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~369_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1137_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~369_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2060_combout\);

-- Location: LCCOMB_X18_Y8_N16
\uart_module|u_RX|r_MEM~2061\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2061_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2060_combout\ & ((\uart_module|u_RX|r_MEM~1521_q\))) # (!\uart_module|u_RX|r_MEM~2060_combout\ & (\uart_module|u_RX|r_MEM~753_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~753_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1521_q\,
	datad => \uart_module|u_RX|r_MEM~2060_combout\,
	combout => \uart_module|u_RX|r_MEM~2061_combout\);

-- Location: LCCOMB_X23_Y10_N6
\uart_module|u_RX|r_MEM~777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~777feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~777feeder_combout\);

-- Location: FF_X23_Y10_N7
\uart_module|u_RX|r_MEM~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~777feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~777_q\);

-- Location: FF_X19_Y10_N13
\uart_module|u_RX|r_MEM~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~393_q\);

-- Location: LCCOMB_X19_Y10_N12
\uart_module|u_RX|r_MEM~2067\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2067_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~777_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~393_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~777_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~393_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2067_combout\);

-- Location: LCCOMB_X19_Y8_N2
\uart_module|u_RX|r_MEM~1161feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1161feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1161feeder_combout\);

-- Location: FF_X19_Y8_N3
\uart_module|u_RX|r_MEM~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1161feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1161_q\);

-- Location: FF_X19_Y10_N15
\uart_module|u_RX|r_MEM~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1545_q\);

-- Location: LCCOMB_X19_Y10_N14
\uart_module|u_RX|r_MEM~2068\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2068_combout\ = (\uart_module|u_RX|r_MEM~2067_combout\ & (((\uart_module|u_RX|r_MEM~1545_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2067_combout\ & (\uart_module|u_RX|r_MEM~1161_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2067_combout\,
	datab => \uart_module|u_RX|r_MEM~1161_q\,
	datac => \uart_module|u_RX|r_MEM~1545_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2068_combout\);

-- Location: LCCOMB_X24_Y9_N28
\uart_module|u_RX|r_MEM~705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~705feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~705feeder_combout\);

-- Location: FF_X24_Y9_N29
\uart_module|u_RX|r_MEM~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~705feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~705_q\);

-- Location: FF_X24_Y9_N31
\uart_module|u_RX|r_MEM~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1473_q\);

-- Location: FF_X23_Y11_N21
\uart_module|u_RX|r_MEM~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~321_q\);

-- Location: LCCOMB_X25_Y11_N22
\uart_module|u_RX|r_MEM~1089feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1089feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1089feeder_combout\);

-- Location: FF_X25_Y11_N23
\uart_module|u_RX|r_MEM~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1089feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1089_q\);

-- Location: LCCOMB_X23_Y11_N20
\uart_module|u_RX|r_MEM~2064\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2064_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1089_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~321_q\,
	datad => \uart_module|u_RX|r_MEM~1089_q\,
	combout => \uart_module|u_RX|r_MEM~2064_combout\);

-- Location: LCCOMB_X24_Y9_N30
\uart_module|u_RX|r_MEM~2065\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2065_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2064_combout\ & ((\uart_module|u_RX|r_MEM~1473_q\))) # (!\uart_module|u_RX|r_MEM~2064_combout\ & (\uart_module|u_RX|r_MEM~705_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~705_q\,
	datac => \uart_module|u_RX|r_MEM~1473_q\,
	datad => \uart_module|u_RX|r_MEM~2064_combout\,
	combout => \uart_module|u_RX|r_MEM~2065_combout\);

-- Location: LCCOMB_X16_Y8_N12
\uart_module|u_RX|r_MEM~1113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1113feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1113feeder_combout\);

-- Location: FF_X16_Y8_N13
\uart_module|u_RX|r_MEM~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1113feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1113_q\);

-- Location: LCCOMB_X14_Y8_N20
\uart_module|u_RX|r_MEM~729feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~729feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~729feeder_combout\);

-- Location: FF_X14_Y8_N21
\uart_module|u_RX|r_MEM~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~729feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~729_q\);

-- Location: FF_X17_Y8_N5
\uart_module|u_RX|r_MEM~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~345_q\);

-- Location: LCCOMB_X17_Y8_N4
\uart_module|u_RX|r_MEM~2062\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2062_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~729_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~345_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~729_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~345_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2062_combout\);

-- Location: FF_X17_Y8_N3
\uart_module|u_RX|r_MEM~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1497_q\);

-- Location: LCCOMB_X17_Y8_N2
\uart_module|u_RX|r_MEM~2063\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2063_combout\ = (\uart_module|u_RX|r_MEM~2062_combout\ & (((\uart_module|u_RX|r_MEM~1497_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2062_combout\ & (\uart_module|u_RX|r_MEM~1113_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1113_q\,
	datab => \uart_module|u_RX|r_MEM~2062_combout\,
	datac => \uart_module|u_RX|r_MEM~1497_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2063_combout\);

-- Location: LCCOMB_X23_Y8_N24
\uart_module|u_RX|r_MEM~2066\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2066_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~2063_combout\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~2065_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~2065_combout\,
	datad => \uart_module|u_RX|r_MEM~2063_combout\,
	combout => \uart_module|u_RX|r_MEM~2066_combout\);

-- Location: LCCOMB_X23_Y8_N10
\uart_module|u_RX|r_MEM~2069\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2069_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2066_combout\ & ((\uart_module|u_RX|r_MEM~2068_combout\))) # (!\uart_module|u_RX|r_MEM~2066_combout\ & (\uart_module|u_RX|r_MEM~2061_combout\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2061_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~2068_combout\,
	datad => \uart_module|u_RX|r_MEM~2066_combout\,
	combout => \uart_module|u_RX|r_MEM~2069_combout\);

-- Location: LCCOMB_X18_Y9_N4
\uart_module|u_RX|r_MEM~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~249feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~249feeder_combout\);

-- Location: FF_X18_Y9_N5
\uart_module|u_RX|r_MEM~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~249feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~249_q\);

-- Location: FF_X19_Y13_N9
\uart_module|u_RX|r_MEM~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~225_q\);

-- Location: LCCOMB_X19_Y13_N8
\uart_module|u_RX|r_MEM~2043\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2043_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~249_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~225_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~249_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~225_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2043_combout\);

-- Location: LCCOMB_X21_Y9_N4
\uart_module|u_RX|r_MEM~273feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~273feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~273feeder_combout\);

-- Location: FF_X21_Y9_N5
\uart_module|u_RX|r_MEM~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~273feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~273_q\);

-- Location: FF_X19_Y13_N19
\uart_module|u_RX|r_MEM~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~297_q\);

-- Location: LCCOMB_X19_Y13_N18
\uart_module|u_RX|r_MEM~2044\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2044_combout\ = (\uart_module|u_RX|r_MEM~2043_combout\ & (((\uart_module|u_RX|r_MEM~297_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2043_combout\ & (\uart_module|u_RX|r_MEM~273_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2043_combout\,
	datab => \uart_module|u_RX|r_MEM~273_q\,
	datac => \uart_module|u_RX|r_MEM~297_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2044_combout\);

-- Location: FF_X17_Y17_N23
\uart_module|u_RX|r_MEM~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~609_q\);

-- Location: LCCOMB_X13_Y14_N22
\uart_module|u_RX|r_MEM~657feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~657feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~657feeder_combout\);

-- Location: FF_X13_Y14_N23
\uart_module|u_RX|r_MEM~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~657feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~657_q\);

-- Location: LCCOMB_X17_Y17_N22
\uart_module|u_RX|r_MEM~2041\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2041_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~657_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~609_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~609_q\,
	datad => \uart_module|u_RX|r_MEM~657_q\,
	combout => \uart_module|u_RX|r_MEM~2041_combout\);

-- Location: LCCOMB_X24_Y17_N14
\uart_module|u_RX|r_MEM~633feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~633feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~633feeder_combout\);

-- Location: FF_X24_Y17_N15
\uart_module|u_RX|r_MEM~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~633feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~633_q\);

-- Location: FF_X17_Y17_N29
\uart_module|u_RX|r_MEM~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~681_q\);

-- Location: LCCOMB_X17_Y17_N28
\uart_module|u_RX|r_MEM~2042\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2042_combout\ = (\uart_module|u_RX|r_MEM~2041_combout\ & (((\uart_module|u_RX|r_MEM~681_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2041_combout\ & (\uart_module|u_RX|r_MEM~633_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2041_combout\,
	datab => \uart_module|u_RX|r_MEM~633_q\,
	datac => \uart_module|u_RX|r_MEM~681_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2042_combout\);

-- Location: LCCOMB_X22_Y14_N6
\uart_module|u_RX|r_MEM~2045\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2045_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2042_combout\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~2044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~2044_combout\,
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2042_combout\,
	combout => \uart_module|u_RX|r_MEM~2045_combout\);

-- Location: LCCOMB_X24_Y13_N20
\uart_module|u_RX|r_MEM~1425feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1425feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1425feeder_combout\);

-- Location: FF_X24_Y13_N21
\uart_module|u_RX|r_MEM~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1425feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1425_q\);

-- Location: FF_X23_Y13_N31
\uart_module|u_RX|r_MEM~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1377_q\);

-- Location: LCCOMB_X23_Y13_N30
\uart_module|u_RX|r_MEM~2046\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2046_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1425_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1377_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1425_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1377_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2046_combout\);

-- Location: LCCOMB_X23_Y17_N2
\uart_module|u_RX|r_MEM~1401feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1401feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1401feeder_combout\);

-- Location: FF_X23_Y17_N3
\uart_module|u_RX|r_MEM~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1401feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1401_q\);

-- Location: FF_X23_Y13_N13
\uart_module|u_RX|r_MEM~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1449_q\);

-- Location: LCCOMB_X23_Y13_N12
\uart_module|u_RX|r_MEM~2047\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2047_combout\ = (\uart_module|u_RX|r_MEM~2046_combout\ & (((\uart_module|u_RX|r_MEM~1449_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2046_combout\ & (\uart_module|u_RX|r_MEM~1401_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2046_combout\,
	datab => \uart_module|u_RX|r_MEM~1401_q\,
	datac => \uart_module|u_RX|r_MEM~1449_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2047_combout\);

-- Location: LCCOMB_X21_Y9_N6
\uart_module|u_RX|r_MEM~1041feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1041feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1041feeder_combout\);

-- Location: FF_X21_Y9_N7
\uart_module|u_RX|r_MEM~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1041feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1041_q\);

-- Location: FF_X17_Y9_N11
\uart_module|u_RX|r_MEM~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1065_q\);

-- Location: FF_X17_Y9_N17
\uart_module|u_RX|r_MEM~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~993_q\);

-- Location: LCCOMB_X18_Y9_N2
\uart_module|u_RX|r_MEM~1017feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1017feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1017feeder_combout\);

-- Location: FF_X18_Y9_N3
\uart_module|u_RX|r_MEM~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1017feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1017_q\);

-- Location: LCCOMB_X17_Y9_N16
\uart_module|u_RX|r_MEM~2039\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2039_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1017_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~993_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~993_q\,
	datad => \uart_module|u_RX|r_MEM~1017_q\,
	combout => \uart_module|u_RX|r_MEM~2039_combout\);

-- Location: LCCOMB_X17_Y9_N10
\uart_module|u_RX|r_MEM~2040\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2040_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2039_combout\ & ((\uart_module|u_RX|r_MEM~1065_q\))) # (!\uart_module|u_RX|r_MEM~2039_combout\ & (\uart_module|u_RX|r_MEM~1041_q\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1041_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1065_q\,
	datad => \uart_module|u_RX|r_MEM~2039_combout\,
	combout => \uart_module|u_RX|r_MEM~2040_combout\);

-- Location: LCCOMB_X22_Y14_N8
\uart_module|u_RX|r_MEM~2048\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2048_combout\ = (\uart_module|u_RX|r_MEM~2045_combout\ & ((\uart_module|u_RX|r_MEM~2047_combout\) # ((!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2045_combout\ & (((\controller_module|k\(5) & 
-- \uart_module|u_RX|r_MEM~2040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2045_combout\,
	datab => \uart_module|u_RX|r_MEM~2047_combout\,
	datac => \controller_module|k\(5),
	datad => \uart_module|u_RX|r_MEM~2040_combout\,
	combout => \uart_module|u_RX|r_MEM~2048_combout\);

-- Location: FF_X17_Y13_N25
\uart_module|u_RX|r_MEM~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~801_q\);

-- Location: LCCOMB_X14_Y9_N22
\uart_module|u_RX|r_MEM~825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~825feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~825feeder_combout\);

-- Location: FF_X14_Y9_N23
\uart_module|u_RX|r_MEM~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~825feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~825_q\);

-- Location: LCCOMB_X17_Y13_N24
\uart_module|u_RX|r_MEM~2049\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2049_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~825_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~801_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~801_q\,
	datad => \uart_module|u_RX|r_MEM~825_q\,
	combout => \uart_module|u_RX|r_MEM~2049_combout\);

-- Location: FF_X17_Y13_N27
\uart_module|u_RX|r_MEM~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~873_q\);

-- Location: FF_X17_Y12_N17
\uart_module|u_RX|r_MEM~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~849_q\);

-- Location: LCCOMB_X17_Y13_N26
\uart_module|u_RX|r_MEM~2050\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2050_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2049_combout\ & (\uart_module|u_RX|r_MEM~873_q\)) # (!\uart_module|u_RX|r_MEM~2049_combout\ & ((\uart_module|u_RX|r_MEM~849_q\))))) # (!\controller_module|k\(1) 
-- & (\uart_module|u_RX|r_MEM~2049_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2049_combout\,
	datac => \uart_module|u_RX|r_MEM~873_q\,
	datad => \uart_module|u_RX|r_MEM~849_q\,
	combout => \uart_module|u_RX|r_MEM~2050_combout\);

-- Location: LCCOMB_X14_Y14_N16
\uart_module|u_RX|r_MEM~57feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~57feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~57feeder_combout\);

-- Location: FF_X14_Y14_N17
\uart_module|u_RX|r_MEM~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~57feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~57_q\);

-- Location: FF_X16_Y13_N7
\uart_module|u_RX|r_MEM~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~33_q\);

-- Location: LCCOMB_X16_Y13_N6
\uart_module|u_RX|r_MEM~2053\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2053_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~57_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~33_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~57_q\,
	datac => \uart_module|u_RX|r_MEM~33_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2053_combout\);

-- Location: FF_X18_Y10_N31
\uart_module|u_RX|r_MEM~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~105_q\);

-- Location: LCCOMB_X21_Y10_N26
\uart_module|u_RX|r_MEM~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~81feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~81feeder_combout\);

-- Location: FF_X21_Y10_N27
\uart_module|u_RX|r_MEM~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~81feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~81_q\);

-- Location: LCCOMB_X18_Y10_N30
\uart_module|u_RX|r_MEM~2054\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2054_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2053_combout\ & (\uart_module|u_RX|r_MEM~105_q\)) # (!\uart_module|u_RX|r_MEM~2053_combout\ & ((\uart_module|u_RX|r_MEM~81_q\))))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~2053_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2053_combout\,
	datac => \uart_module|u_RX|r_MEM~105_q\,
	datad => \uart_module|u_RX|r_MEM~81_q\,
	combout => \uart_module|u_RX|r_MEM~2054_combout\);

-- Location: LCCOMB_X16_Y14_N4
\uart_module|u_RX|r_MEM~441feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~441feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~441feeder_combout\);

-- Location: FF_X16_Y14_N5
\uart_module|u_RX|r_MEM~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~441feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~441_q\);

-- Location: FF_X17_Y7_N23
\uart_module|u_RX|r_MEM~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~489_q\);

-- Location: LCCOMB_X18_Y7_N22
\uart_module|u_RX|r_MEM~465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~465feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~465feeder_combout\);

-- Location: FF_X18_Y7_N23
\uart_module|u_RX|r_MEM~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~465feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~465_q\);

-- Location: FF_X17_Y7_N25
\uart_module|u_RX|r_MEM~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~417_q\);

-- Location: LCCOMB_X17_Y7_N24
\uart_module|u_RX|r_MEM~2051\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2051_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~465_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~417_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~465_q\,
	datac => \uart_module|u_RX|r_MEM~417_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2051_combout\);

-- Location: LCCOMB_X17_Y7_N22
\uart_module|u_RX|r_MEM~2052\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2052_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2051_combout\ & ((\uart_module|u_RX|r_MEM~489_q\))) # (!\uart_module|u_RX|r_MEM~2051_combout\ & (\uart_module|u_RX|r_MEM~441_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~2051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~441_q\,
	datac => \uart_module|u_RX|r_MEM~489_q\,
	datad => \uart_module|u_RX|r_MEM~2051_combout\,
	combout => \uart_module|u_RX|r_MEM~2052_combout\);

-- Location: LCCOMB_X18_Y10_N20
\uart_module|u_RX|r_MEM~2055\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2055_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5)) # (\uart_module|u_RX|r_MEM~2052_combout\)))) # (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~2054_combout\ & (!\controller_module|k\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2054_combout\,
	datab => \controller_module|k\(4),
	datac => \controller_module|k\(5),
	datad => \uart_module|u_RX|r_MEM~2052_combout\,
	combout => \uart_module|u_RX|r_MEM~2055_combout\);

-- Location: LCCOMB_X18_Y15_N0
\uart_module|u_RX|r_MEM~1233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1233feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1233feeder_combout\);

-- Location: FF_X18_Y15_N1
\uart_module|u_RX|r_MEM~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1233feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1233_q\);

-- Location: FF_X18_Y17_N15
\uart_module|u_RX|r_MEM~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1185_q\);

-- Location: LCCOMB_X18_Y17_N14
\uart_module|u_RX|r_MEM~2056\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2056_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1233_q\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~1185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1233_q\,
	datac => \uart_module|u_RX|r_MEM~1185_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2056_combout\);

-- Location: FF_X18_Y17_N1
\uart_module|u_RX|r_MEM~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1257_q\);

-- Location: LCCOMB_X19_Y17_N16
\uart_module|u_RX|r_MEM~1209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1209feeder_combout\ = \uart_module|u_RX|rgb[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1209feeder_combout\);

-- Location: FF_X19_Y17_N17
\uart_module|u_RX|r_MEM~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1209feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1209_q\);

-- Location: LCCOMB_X18_Y17_N0
\uart_module|u_RX|r_MEM~2057\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2057_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2056_combout\ & (\uart_module|u_RX|r_MEM~1257_q\)) # (!\uart_module|u_RX|r_MEM~2056_combout\ & ((\uart_module|u_RX|r_MEM~1209_q\))))) # 
-- (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~2056_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~2056_combout\,
	datac => \uart_module|u_RX|r_MEM~1257_q\,
	datad => \uart_module|u_RX|r_MEM~1209_q\,
	combout => \uart_module|u_RX|r_MEM~2057_combout\);

-- Location: LCCOMB_X22_Y14_N18
\uart_module|u_RX|r_MEM~2058\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2058_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2055_combout\ & ((\uart_module|u_RX|r_MEM~2057_combout\))) # (!\uart_module|u_RX|r_MEM~2055_combout\ & (\uart_module|u_RX|r_MEM~2050_combout\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~2050_combout\,
	datac => \uart_module|u_RX|r_MEM~2055_combout\,
	datad => \uart_module|u_RX|r_MEM~2057_combout\,
	combout => \uart_module|u_RX|r_MEM~2058_combout\);

-- Location: LCCOMB_X22_Y14_N20
\uart_module|u_RX|r_MEM~2059\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2059_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~2048_combout\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2048_combout\,
	datad => \uart_module|u_RX|r_MEM~2058_combout\,
	combout => \uart_module|u_RX|r_MEM~2059_combout\);

-- Location: LCCOMB_X22_Y14_N22
\uart_module|u_RX|r_MEM~2070\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2070_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2059_combout\ & ((\uart_module|u_RX|r_MEM~2069_combout\))) # (!\uart_module|u_RX|r_MEM~2059_combout\ & (\uart_module|u_RX|r_MEM~2038_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2038_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2069_combout\,
	datad => \uart_module|u_RX|r_MEM~2059_combout\,
	combout => \uart_module|u_RX|r_MEM~2070_combout\);

-- Location: LCCOMB_X13_Y12_N30
\uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\uart_module|u_RX|r_MEM~2070_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~2070_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X13_Y12_N4
\uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\ = (\uart_module|u_RX|r_MEM~2070_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2070_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X13_Y12_N10
\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datad => VCC,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X13_Y12_N12
\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X13_Y12_N26
\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\);

-- Location: LCCOMB_X12_Y12_N18
\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X14_Y12_N20
\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\) # 
-- ((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\);

-- Location: LCCOMB_X13_Y12_N24
\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X12_Y12_N14
\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X13_Y12_N8
\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\);

-- Location: LCCOMB_X12_Y12_N16
\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X13_Y12_N2
\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\uart_module|u_RX|r_MEM~1986_combout\)) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1986_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\);

-- Location: LCCOMB_X13_Y12_N14
\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\)))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X13_Y12_N16
\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X13_Y12_N18
\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\))))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\) # (GND))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X13_Y12_N20
\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X13_Y12_N22
\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X12_Y11_N26
\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\);

-- Location: LCCOMB_X12_Y11_N18
\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\uart_module|u_RX|r_MEM~2028_combout\))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \uart_module|u_RX|r_MEM~2028_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\);

-- Location: LCCOMB_X12_Y11_N16
\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\);

-- Location: LCCOMB_X14_Y11_N0
\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\ = (\uart_module|u_RX|r_MEM~2070_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2070_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\);

-- Location: LCCOMB_X22_Y20_N22
\uart_module|u_RX|r_DATA_BUFFER[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[2]~8_combout\ = (\uart_module|u_RX|r_INDEX\(2) & (((\uart_module|u_RX|r_DATA_BUFFER\(2))))) # (!\uart_module|u_RX|r_INDEX\(2) & ((\uart_module|u_RX|Decoder0~4_combout\ & (\i_Rx~input_o\)) # 
-- (!\uart_module|u_RX|Decoder0~4_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(2),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(2),
	datad => \uart_module|u_RX|Decoder0~4_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[2]~8_combout\);

-- Location: FF_X22_Y20_N23
\uart_module|u_RX|r_DATA_BUFFER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(2));

-- Location: LCCOMB_X19_Y19_N24
\uart_module|u_RX|rgb[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][1]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|rgb[2][1]~feeder_combout\);

-- Location: FF_X19_Y19_N25
\uart_module|u_RX|rgb[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][1]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][1]~q\);

-- Location: FF_X21_Y12_N21
\uart_module|u_RX|r_MEM~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~80_q\);

-- Location: LCCOMB_X22_Y15_N16
\uart_module|u_RX|r_MEM~176feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~176feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~176feeder_combout\);

-- Location: FF_X22_Y15_N17
\uart_module|u_RX|r_MEM~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~176feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~176_q\);

-- Location: LCCOMB_X21_Y12_N20
\uart_module|u_RX|r_MEM~2093\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2093_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~176_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~80_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~80_q\,
	datad => \uart_module|u_RX|r_MEM~176_q\,
	combout => \uart_module|u_RX|r_MEM~2093_combout\);

-- Location: FF_X21_Y12_N31
\uart_module|u_RX|r_MEM~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~368_q\);

-- Location: LCCOMB_X22_Y9_N6
\uart_module|u_RX|r_MEM~272feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~272feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~272feeder_combout\);

-- Location: FF_X22_Y9_N7
\uart_module|u_RX|r_MEM~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~272feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~272_q\);

-- Location: LCCOMB_X21_Y12_N30
\uart_module|u_RX|r_MEM~2094\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2094_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2093_combout\ & (\uart_module|u_RX|r_MEM~368_q\)) # (!\uart_module|u_RX|r_MEM~2093_combout\ & ((\uart_module|u_RX|r_MEM~272_q\))))) # (!\controller_module|k\(3) 
-- & (\uart_module|u_RX|r_MEM~2093_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~2093_combout\,
	datac => \uart_module|u_RX|r_MEM~368_q\,
	datad => \uart_module|u_RX|r_MEM~272_q\,
	combout => \uart_module|u_RX|r_MEM~2094_combout\);

-- Location: FF_X16_Y13_N1
\uart_module|u_RX|r_MEM~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~32_q\);

-- Location: LCCOMB_X17_Y14_N28
\uart_module|u_RX|r_MEM~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~128feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~128feeder_combout\);

-- Location: FF_X17_Y14_N29
\uart_module|u_RX|r_MEM~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~128feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~128_q\);

-- Location: LCCOMB_X16_Y13_N0
\uart_module|u_RX|r_MEM~2095\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2095_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~128_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~32_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~32_q\,
	datad => \uart_module|u_RX|r_MEM~128_q\,
	combout => \uart_module|u_RX|r_MEM~2095_combout\);

-- Location: FF_X23_Y11_N15
\uart_module|u_RX|r_MEM~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~320_q\);

-- Location: LCCOMB_X19_Y14_N28
\uart_module|u_RX|r_MEM~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~224feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~224feeder_combout\);

-- Location: FF_X19_Y14_N29
\uart_module|u_RX|r_MEM~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~224feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~224_q\);

-- Location: LCCOMB_X23_Y11_N14
\uart_module|u_RX|r_MEM~2096\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2096_combout\ = (\uart_module|u_RX|r_MEM~2095_combout\ & (((\uart_module|u_RX|r_MEM~320_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2095_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~224_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2095_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~320_q\,
	datad => \uart_module|u_RX|r_MEM~224_q\,
	combout => \uart_module|u_RX|r_MEM~2096_combout\);

-- Location: LCCOMB_X24_Y15_N10
\uart_module|u_RX|r_MEM~2097\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2097_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2094_combout\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((!\controller_module|k\(0) & \uart_module|u_RX|r_MEM~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2094_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~2096_combout\,
	combout => \uart_module|u_RX|r_MEM~2097_combout\);

-- Location: FF_X14_Y11_N19
\uart_module|u_RX|r_MEM~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~152_q\);

-- Location: LCCOMB_X19_Y14_N2
\uart_module|u_RX|r_MEM~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~248feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~248feeder_combout\);

-- Location: FF_X19_Y14_N3
\uart_module|u_RX|r_MEM~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~248feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~248_q\);

-- Location: FF_X14_Y14_N19
\uart_module|u_RX|r_MEM~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~56_q\);

-- Location: LCCOMB_X14_Y14_N18
\uart_module|u_RX|r_MEM~2091\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2091_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~248_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~56_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~248_q\,
	datac => \uart_module|u_RX|r_MEM~56_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2091_combout\);

-- Location: FF_X14_Y14_N25
\uart_module|u_RX|r_MEM~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~344_q\);

-- Location: LCCOMB_X14_Y14_N24
\uart_module|u_RX|r_MEM~2092\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2092_combout\ = (\uart_module|u_RX|r_MEM~2091_combout\ & (((\uart_module|u_RX|r_MEM~344_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2091_combout\ & (\uart_module|u_RX|r_MEM~152_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~152_q\,
	datab => \uart_module|u_RX|r_MEM~2091_combout\,
	datac => \uart_module|u_RX|r_MEM~344_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2092_combout\);

-- Location: LCCOMB_X14_Y10_N10
\uart_module|u_RX|r_MEM~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~200feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~200feeder_combout\);

-- Location: FF_X14_Y10_N11
\uart_module|u_RX|r_MEM~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~200feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~200_q\);

-- Location: FF_X13_Y9_N21
\uart_module|u_RX|r_MEM~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~392_q\);

-- Location: FF_X16_Y9_N23
\uart_module|u_RX|r_MEM~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~104_q\);

-- Location: LCCOMB_X16_Y10_N26
\uart_module|u_RX|r_MEM~296feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~296feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~296feeder_combout\);

-- Location: FF_X16_Y10_N27
\uart_module|u_RX|r_MEM~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~296feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~296_q\);

-- Location: LCCOMB_X16_Y9_N22
\uart_module|u_RX|r_MEM~2098\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2098_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~296_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~104_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~104_q\,
	datad => \uart_module|u_RX|r_MEM~296_q\,
	combout => \uart_module|u_RX|r_MEM~2098_combout\);

-- Location: LCCOMB_X13_Y9_N20
\uart_module|u_RX|r_MEM~2099\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2099_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2098_combout\ & ((\uart_module|u_RX|r_MEM~392_q\))) # (!\uart_module|u_RX|r_MEM~2098_combout\ & (\uart_module|u_RX|r_MEM~200_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~200_q\,
	datac => \uart_module|u_RX|r_MEM~392_q\,
	datad => \uart_module|u_RX|r_MEM~2098_combout\,
	combout => \uart_module|u_RX|r_MEM~2099_combout\);

-- Location: LCCOMB_X24_Y15_N8
\uart_module|u_RX|r_MEM~2100\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2100_combout\ = (\uart_module|u_RX|r_MEM~2097_combout\ & (((\uart_module|u_RX|r_MEM~2099_combout\)) # (!\controller_module|k\(0)))) # (!\uart_module|u_RX|r_MEM~2097_combout\ & (\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~2092_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2097_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2092_combout\,
	datad => \uart_module|u_RX|r_MEM~2099_combout\,
	combout => \uart_module|u_RX|r_MEM~2100_combout\);

-- Location: LCCOMB_X18_Y19_N26
\uart_module|u_RX|r_MEM~680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~680feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~680feeder_combout\);

-- Location: FF_X18_Y19_N27
\uart_module|u_RX|r_MEM~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~680feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~680_q\);

-- Location: FF_X19_Y15_N9
\uart_module|u_RX|r_MEM~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~488_q\);

-- Location: LCCOMB_X19_Y15_N8
\uart_module|u_RX|r_MEM~2088\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2088_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~680_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~488_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~680_q\,
	datac => \uart_module|u_RX|r_MEM~488_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2088_combout\);

-- Location: FF_X19_Y15_N11
\uart_module|u_RX|r_MEM~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~776_q\);

-- Location: LCCOMB_X23_Y15_N16
\uart_module|u_RX|r_MEM~584feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~584feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~584feeder_combout\);

-- Location: FF_X23_Y15_N17
\uart_module|u_RX|r_MEM~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~584feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~584_q\);

-- Location: LCCOMB_X19_Y15_N10
\uart_module|u_RX|r_MEM~2089\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2089_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2088_combout\ & (\uart_module|u_RX|r_MEM~776_q\)) # (!\uart_module|u_RX|r_MEM~2088_combout\ & ((\uart_module|u_RX|r_MEM~584_q\))))) # (!\controller_module|k\(2) 
-- & (\uart_module|u_RX|r_MEM~2088_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2088_combout\,
	datac => \uart_module|u_RX|r_MEM~776_q\,
	datad => \uart_module|u_RX|r_MEM~584_q\,
	combout => \uart_module|u_RX|r_MEM~2089_combout\);

-- Location: LCCOMB_X23_Y16_N8
\uart_module|u_RX|r_MEM~560feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~560feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~560feeder_combout\);

-- Location: FF_X23_Y16_N9
\uart_module|u_RX|r_MEM~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~560feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~560_q\);

-- Location: FF_X18_Y16_N23
\uart_module|u_RX|r_MEM~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~464_q\);

-- Location: LCCOMB_X18_Y16_N22
\uart_module|u_RX|r_MEM~2081\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2081_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~560_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~464_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~560_q\,
	datac => \uart_module|u_RX|r_MEM~464_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2081_combout\);

-- Location: FF_X18_Y16_N21
\uart_module|u_RX|r_MEM~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~752_q\);

-- Location: LCCOMB_X13_Y14_N0
\uart_module|u_RX|r_MEM~656feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~656feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~656feeder_combout\);

-- Location: FF_X13_Y14_N1
\uart_module|u_RX|r_MEM~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~656feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~656_q\);

-- Location: LCCOMB_X18_Y16_N20
\uart_module|u_RX|r_MEM~2082\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2082_combout\ = (\uart_module|u_RX|r_MEM~2081_combout\ & (((\uart_module|u_RX|r_MEM~752_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2081_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~656_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2081_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~752_q\,
	datad => \uart_module|u_RX|r_MEM~656_q\,
	combout => \uart_module|u_RX|r_MEM~2082_combout\);

-- Location: LCCOMB_X22_Y13_N10
\uart_module|u_RX|r_MEM~536feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~536feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~536feeder_combout\);

-- Location: FF_X22_Y13_N11
\uart_module|u_RX|r_MEM~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~536feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~536_q\);

-- Location: FF_X21_Y14_N31
\uart_module|u_RX|r_MEM~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~440_q\);

-- Location: LCCOMB_X21_Y14_N24
\uart_module|u_RX|r_MEM~632feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~632feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~632feeder_combout\);

-- Location: FF_X21_Y14_N25
\uart_module|u_RX|r_MEM~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~632feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~632_q\);

-- Location: LCCOMB_X21_Y14_N30
\uart_module|u_RX|r_MEM~2083\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2083_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~632_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~440_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~440_q\,
	datad => \uart_module|u_RX|r_MEM~632_q\,
	combout => \uart_module|u_RX|r_MEM~2083_combout\);

-- Location: FF_X22_Y13_N5
\uart_module|u_RX|r_MEM~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~728_q\);

-- Location: LCCOMB_X22_Y13_N4
\uart_module|u_RX|r_MEM~2084\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2084_combout\ = (\uart_module|u_RX|r_MEM~2083_combout\ & (((\uart_module|u_RX|r_MEM~728_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2083_combout\ & (\uart_module|u_RX|r_MEM~536_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~536_q\,
	datab => \uart_module|u_RX|r_MEM~2083_combout\,
	datac => \uart_module|u_RX|r_MEM~728_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2084_combout\);

-- Location: LCCOMB_X24_Y16_N22
\uart_module|u_RX|r_MEM~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~512feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~512feeder_combout\);

-- Location: FF_X24_Y16_N23
\uart_module|u_RX|r_MEM~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~512feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~512_q\);

-- Location: FF_X24_Y16_N29
\uart_module|u_RX|r_MEM~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~416_q\);

-- Location: LCCOMB_X24_Y16_N28
\uart_module|u_RX|r_MEM~2085\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2085_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~512_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~416_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~512_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~416_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2085_combout\);

-- Location: FF_X24_Y15_N21
\uart_module|u_RX|r_MEM~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~704_q\);

-- Location: LCCOMB_X25_Y12_N26
\uart_module|u_RX|r_MEM~608feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~608feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~608feeder_combout\);

-- Location: FF_X25_Y12_N27
\uart_module|u_RX|r_MEM~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~608feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~608_q\);

-- Location: LCCOMB_X24_Y15_N20
\uart_module|u_RX|r_MEM~2086\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2086_combout\ = (\uart_module|u_RX|r_MEM~2085_combout\ & (((\uart_module|u_RX|r_MEM~704_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2085_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~608_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2085_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~704_q\,
	datad => \uart_module|u_RX|r_MEM~608_q\,
	combout => \uart_module|u_RX|r_MEM~2086_combout\);

-- Location: LCCOMB_X24_Y15_N22
\uart_module|u_RX|r_MEM~2087\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2087_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~2084_combout\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~2086_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2084_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~2086_combout\,
	combout => \uart_module|u_RX|r_MEM~2087_combout\);

-- Location: LCCOMB_X24_Y15_N0
\uart_module|u_RX|r_MEM~2090\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2090_combout\ = (\uart_module|u_RX|r_MEM~2087_combout\ & ((\uart_module|u_RX|r_MEM~2089_combout\) # ((!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2087_combout\ & (((\uart_module|u_RX|r_MEM~2082_combout\ & 
-- \controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2089_combout\,
	datab => \uart_module|u_RX|r_MEM~2082_combout\,
	datac => \uart_module|u_RX|r_MEM~2087_combout\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2090_combout\);

-- Location: LCCOMB_X24_Y15_N30
\uart_module|u_RX|r_MEM~2101\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2101_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~2090_combout\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~2100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2100_combout\,
	datad => \uart_module|u_RX|r_MEM~2090_combout\,
	combout => \uart_module|u_RX|r_MEM~2101_combout\);

-- Location: LCCOMB_X14_Y17_N16
\uart_module|u_RX|r_MEM~920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~920feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~920feeder_combout\);

-- Location: FF_X14_Y17_N17
\uart_module|u_RX|r_MEM~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~920feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~920_q\);

-- Location: LCCOMB_X11_Y9_N14
\uart_module|u_RX|r_MEM~1016feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1016feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1016feeder_combout\);

-- Location: FF_X11_Y9_N15
\uart_module|u_RX|r_MEM~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1016feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1016_q\);

-- Location: FF_X14_Y9_N9
\uart_module|u_RX|r_MEM~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~824_q\);

-- Location: LCCOMB_X14_Y9_N8
\uart_module|u_RX|r_MEM~2071\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2071_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1016_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~824_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1016_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~824_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2071_combout\);

-- Location: FF_X14_Y9_N19
\uart_module|u_RX|r_MEM~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1112_q\);

-- Location: LCCOMB_X14_Y9_N18
\uart_module|u_RX|r_MEM~2072\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2072_combout\ = (\uart_module|u_RX|r_MEM~2071_combout\ & (((\uart_module|u_RX|r_MEM~1112_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2071_combout\ & (\uart_module|u_RX|r_MEM~920_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~920_q\,
	datab => \uart_module|u_RX|r_MEM~2071_combout\,
	datac => \uart_module|u_RX|r_MEM~1112_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2072_combout\);

-- Location: LCCOMB_X16_Y18_N16
\uart_module|u_RX|r_MEM~968feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~968feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~968feeder_combout\);

-- Location: FF_X16_Y18_N17
\uart_module|u_RX|r_MEM~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~968feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~968_q\);

-- Location: FF_X17_Y18_N31
\uart_module|u_RX|r_MEM~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1160_q\);

-- Location: FF_X17_Y18_N17
\uart_module|u_RX|r_MEM~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~872_q\);

-- Location: LCCOMB_X18_Y18_N28
\uart_module|u_RX|r_MEM~1064feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1064feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1064feeder_combout\);

-- Location: FF_X18_Y18_N29
\uart_module|u_RX|r_MEM~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1064feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1064_q\);

-- Location: LCCOMB_X17_Y18_N16
\uart_module|u_RX|r_MEM~2078\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2078_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1064_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~872_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~872_q\,
	datad => \uart_module|u_RX|r_MEM~1064_q\,
	combout => \uart_module|u_RX|r_MEM~2078_combout\);

-- Location: LCCOMB_X17_Y18_N30
\uart_module|u_RX|r_MEM~2079\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2079_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2078_combout\ & ((\uart_module|u_RX|r_MEM~1160_q\))) # (!\uart_module|u_RX|r_MEM~2078_combout\ & (\uart_module|u_RX|r_MEM~968_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~968_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1160_q\,
	datad => \uart_module|u_RX|r_MEM~2078_combout\,
	combout => \uart_module|u_RX|r_MEM~2079_combout\);

-- Location: LCCOMB_X21_Y19_N14
\uart_module|u_RX|r_MEM~992feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~992feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~992feeder_combout\);

-- Location: FF_X21_Y19_N15
\uart_module|u_RX|r_MEM~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~992feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~992_q\);

-- Location: FF_X22_Y16_N27
\uart_module|u_RX|r_MEM~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1088_q\);

-- Location: FF_X22_Y16_N21
\uart_module|u_RX|r_MEM~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~800_q\);

-- Location: LCCOMB_X21_Y16_N28
\uart_module|u_RX|r_MEM~896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~896feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~896feeder_combout\);

-- Location: FF_X21_Y16_N29
\uart_module|u_RX|r_MEM~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~896feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~896_q\);

-- Location: LCCOMB_X22_Y16_N20
\uart_module|u_RX|r_MEM~2075\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2075_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~896_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~800_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~800_q\,
	datad => \uart_module|u_RX|r_MEM~896_q\,
	combout => \uart_module|u_RX|r_MEM~2075_combout\);

-- Location: LCCOMB_X22_Y16_N26
\uart_module|u_RX|r_MEM~2076\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2076_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2075_combout\ & ((\uart_module|u_RX|r_MEM~1088_q\))) # (!\uart_module|u_RX|r_MEM~2075_combout\ & (\uart_module|u_RX|r_MEM~992_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~992_q\,
	datac => \uart_module|u_RX|r_MEM~1088_q\,
	datad => \uart_module|u_RX|r_MEM~2075_combout\,
	combout => \uart_module|u_RX|r_MEM~2076_combout\);

-- Location: LCCOMB_X23_Y8_N8
\uart_module|u_RX|r_MEM~944feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~944feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~944feeder_combout\);

-- Location: FF_X23_Y8_N9
\uart_module|u_RX|r_MEM~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~944feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~944_q\);

-- Location: FF_X22_Y11_N15
\uart_module|u_RX|r_MEM~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~848_q\);

-- Location: LCCOMB_X22_Y11_N14
\uart_module|u_RX|r_MEM~2073\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2073_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~944_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~848_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~944_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~848_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2073_combout\);

-- Location: LCCOMB_X22_Y8_N22
\uart_module|u_RX|r_MEM~1040feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1040feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1040feeder_combout\);

-- Location: FF_X22_Y8_N23
\uart_module|u_RX|r_MEM~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1040feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1040_q\);

-- Location: FF_X23_Y8_N23
\uart_module|u_RX|r_MEM~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1136_q\);

-- Location: LCCOMB_X23_Y8_N22
\uart_module|u_RX|r_MEM~2074\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2074_combout\ = (\uart_module|u_RX|r_MEM~2073_combout\ & (((\uart_module|u_RX|r_MEM~1136_q\) # (!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~2073_combout\ & (\uart_module|u_RX|r_MEM~1040_q\ & 
-- ((\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2073_combout\,
	datab => \uart_module|u_RX|r_MEM~1040_q\,
	datac => \uart_module|u_RX|r_MEM~1136_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2074_combout\);

-- Location: LCCOMB_X24_Y9_N12
\uart_module|u_RX|r_MEM~2077\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2077_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2074_combout\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~2076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2076_combout\,
	datab => \controller_module|k\(0),
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~2074_combout\,
	combout => \uart_module|u_RX|r_MEM~2077_combout\);

-- Location: LCCOMB_X24_Y9_N2
\uart_module|u_RX|r_MEM~2080\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2080_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2077_combout\ & ((\uart_module|u_RX|r_MEM~2079_combout\))) # (!\uart_module|u_RX|r_MEM~2077_combout\ & (\uart_module|u_RX|r_MEM~2072_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2072_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2079_combout\,
	datad => \uart_module|u_RX|r_MEM~2077_combout\,
	combout => \uart_module|u_RX|r_MEM~2080_combout\);

-- Location: LCCOMB_X23_Y14_N26
\uart_module|u_RX|r_MEM~1424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1424feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1424feeder_combout\);

-- Location: FF_X23_Y14_N27
\uart_module|u_RX|r_MEM~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1424feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1424_q\);

-- Location: LCCOMB_X23_Y17_N24
\uart_module|u_RX|r_MEM~1400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1400feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1400feeder_combout\);

-- Location: FF_X23_Y17_N25
\uart_module|u_RX|r_MEM~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1400feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1400_q\);

-- Location: FF_X25_Y14_N11
\uart_module|u_RX|r_MEM~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1376_q\);

-- Location: LCCOMB_X25_Y14_N10
\uart_module|u_RX|r_MEM~2102\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2102_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1400_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1376_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1400_q\,
	datac => \uart_module|u_RX|r_MEM~1376_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2102_combout\);

-- Location: FF_X23_Y14_N17
\uart_module|u_RX|r_MEM~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1448_q\);

-- Location: LCCOMB_X23_Y14_N16
\uart_module|u_RX|r_MEM~2103\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2103_combout\ = (\uart_module|u_RX|r_MEM~2102_combout\ & (((\uart_module|u_RX|r_MEM~1448_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2102_combout\ & (\uart_module|u_RX|r_MEM~1424_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1424_q\,
	datab => \uart_module|u_RX|r_MEM~2102_combout\,
	datac => \uart_module|u_RX|r_MEM~1448_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2103_combout\);

-- Location: LCCOMB_X13_Y16_N18
\uart_module|u_RX|r_MEM~1496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1496feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1496feeder_combout\);

-- Location: FF_X13_Y16_N19
\uart_module|u_RX|r_MEM~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1496feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1496_q\);

-- Location: FF_X24_Y12_N31
\uart_module|u_RX|r_MEM~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1544_q\);

-- Location: LCCOMB_X25_Y12_N0
\uart_module|u_RX|r_MEM~1520feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1520feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1520feeder_combout\);

-- Location: FF_X25_Y12_N1
\uart_module|u_RX|r_MEM~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1520feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1520_q\);

-- Location: FF_X24_Y12_N29
\uart_module|u_RX|r_MEM~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1472_q\);

-- Location: LCCOMB_X24_Y12_N28
\uart_module|u_RX|r_MEM~2109\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2109_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1520_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1472_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1520_q\,
	datac => \uart_module|u_RX|r_MEM~1472_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2109_combout\);

-- Location: LCCOMB_X24_Y12_N30
\uart_module|u_RX|r_MEM~2110\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2110_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2109_combout\ & ((\uart_module|u_RX|r_MEM~1544_q\))) # (!\uart_module|u_RX|r_MEM~2109_combout\ & (\uart_module|u_RX|r_MEM~1496_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1496_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1544_q\,
	datad => \uart_module|u_RX|r_MEM~2109_combout\,
	combout => \uart_module|u_RX|r_MEM~2110_combout\);

-- Location: FF_X18_Y17_N23
\uart_module|u_RX|r_MEM~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1184_q\);

-- Location: LCCOMB_X19_Y17_N22
\uart_module|u_RX|r_MEM~1208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1208feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1208feeder_combout\);

-- Location: FF_X19_Y17_N23
\uart_module|u_RX|r_MEM~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1208feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1208_q\);

-- Location: LCCOMB_X18_Y17_N22
\uart_module|u_RX|r_MEM~2106\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2106_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1208_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1184_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1184_q\,
	datad => \uart_module|u_RX|r_MEM~1208_q\,
	combout => \uart_module|u_RX|r_MEM~2106_combout\);

-- Location: FF_X18_Y17_N13
\uart_module|u_RX|r_MEM~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1256_q\);

-- Location: LCCOMB_X19_Y16_N6
\uart_module|u_RX|r_MEM~1232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1232feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1232feeder_combout\);

-- Location: FF_X19_Y16_N7
\uart_module|u_RX|r_MEM~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1232feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1232_q\);

-- Location: LCCOMB_X18_Y17_N12
\uart_module|u_RX|r_MEM~2107\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2107_combout\ = (\uart_module|u_RX|r_MEM~2106_combout\ & (((\uart_module|u_RX|r_MEM~1256_q\)) # (!\controller_module|k\(1)))) # (!\uart_module|u_RX|r_MEM~2106_combout\ & (\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~1232_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2106_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1256_q\,
	datad => \uart_module|u_RX|r_MEM~1232_q\,
	combout => \uart_module|u_RX|r_MEM~2107_combout\);

-- Location: LCCOMB_X21_Y17_N4
\uart_module|u_RX|r_MEM~1304feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1304feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1304feeder_combout\);

-- Location: FF_X21_Y17_N5
\uart_module|u_RX|r_MEM~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1304feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1304_q\);

-- Location: FF_X21_Y13_N27
\uart_module|u_RX|r_MEM~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1352_q\);

-- Location: LCCOMB_X22_Y15_N26
\uart_module|u_RX|r_MEM~1328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1328feeder_combout\ = \uart_module|u_RX|rgb[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1328feeder_combout\);

-- Location: FF_X22_Y15_N27
\uart_module|u_RX|r_MEM~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1328feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1328_q\);

-- Location: FF_X21_Y13_N1
\uart_module|u_RX|r_MEM~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1280_q\);

-- Location: LCCOMB_X21_Y13_N0
\uart_module|u_RX|r_MEM~2104\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2104_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1328_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1280_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1328_q\,
	datac => \uart_module|u_RX|r_MEM~1280_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2104_combout\);

-- Location: LCCOMB_X21_Y13_N26
\uart_module|u_RX|r_MEM~2105\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2105_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2104_combout\ & ((\uart_module|u_RX|r_MEM~1352_q\))) # (!\uart_module|u_RX|r_MEM~2104_combout\ & (\uart_module|u_RX|r_MEM~1304_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1304_q\,
	datac => \uart_module|u_RX|r_MEM~1352_q\,
	datad => \uart_module|u_RX|r_MEM~2104_combout\,
	combout => \uart_module|u_RX|r_MEM~2105_combout\);

-- Location: LCCOMB_X24_Y15_N28
\uart_module|u_RX|r_MEM~2108\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2108_combout\ = (\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2105_combout\) # (\controller_module|k\(3))))) # (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~2107_combout\ & ((!\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2107_combout\,
	datac => \uart_module|u_RX|r_MEM~2105_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2108_combout\);

-- Location: LCCOMB_X24_Y15_N6
\uart_module|u_RX|r_MEM~2111\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2111_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2108_combout\ & ((\uart_module|u_RX|r_MEM~2110_combout\))) # (!\uart_module|u_RX|r_MEM~2108_combout\ & (\uart_module|u_RX|r_MEM~2103_combout\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2103_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2110_combout\,
	datad => \uart_module|u_RX|r_MEM~2108_combout\,
	combout => \uart_module|u_RX|r_MEM~2111_combout\);

-- Location: LCCOMB_X24_Y15_N4
\uart_module|u_RX|r_MEM~2112\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2112_combout\ = (\uart_module|u_RX|r_MEM~2101_combout\ & (((\uart_module|u_RX|r_MEM~2111_combout\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2101_combout\ & (\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~2080_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2101_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2080_combout\,
	datad => \uart_module|u_RX|r_MEM~2111_combout\,
	combout => \uart_module|u_RX|r_MEM~2112_combout\);

-- Location: LCCOMB_X14_Y11_N20
\uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\ = (\uart_module|u_RX|r_MEM~2112_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2112_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\);

-- Location: LCCOMB_X14_Y11_N18
\uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\ = (\uart_module|u_RX|r_MEM~2112_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~2112_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\);

-- Location: LCCOMB_X13_Y11_N4
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\) # (\uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\,
	datad => VCC,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X13_Y11_N6
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X13_Y11_N8
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\)))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X13_Y11_N30
\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\);

-- Location: LCCOMB_X12_Y11_N20
\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\) # 
-- ((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\);

-- Location: LCCOMB_X14_Y12_N2
\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- ((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\);

-- Location: LCCOMB_X13_Y11_N20
\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\);

-- Location: LCCOMB_X13_Y12_N28
\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\ = (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\);

-- Location: LCCOMB_X14_Y11_N10
\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\) # 
-- ((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\);

-- Location: LCCOMB_X12_Y11_N2
\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\) # 
-- ((!\uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\);

-- Location: LCCOMB_X12_Y11_N4
\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\);

-- Location: LCCOMB_X13_Y11_N10
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X13_Y11_N12
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\))))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\) # (GND))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\) # ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\) # 
-- (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X13_Y11_N14
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ & 
-- (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\)))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ & (!\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\ & 
-- !\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X13_Y11_N16
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\))))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\) # (GND))))
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\) # ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\) # 
-- (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\,
	datad => VCC,
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X13_Y11_N18
\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X12_Y11_N0
\sevs_module|curr_val~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~24_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~24_combout\);

-- Location: LCCOMB_X12_Y11_N28
\sevs_module|curr_val~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~25_combout\ = (\sevs_module|curr_val~23_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~23_combout\,
	datad => \sevs_module|curr_val~24_combout\,
	combout => \sevs_module|curr_val~25_combout\);

-- Location: FF_X12_Y11_N29
\sevs_module|curr_val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~25_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(3));

-- Location: LCCOMB_X11_Y13_N28
\sevs_module|curr_val~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~2_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \sevs_module|curr_val~2_combout\);

-- Location: LCCOMB_X12_Y11_N30
\sevs_module|curr_val~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~3_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\sevs_module|curr_val~2_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal1~0_combout\,
	datab => \sevs_module|curr_val~2_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~3_combout\);

-- Location: LCCOMB_X12_Y11_N6
\sevs_module|curr_val~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~4_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~4_combout\);

-- Location: LCCOMB_X12_Y11_N12
\sevs_module|curr_val~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~5_combout\ = (\sevs_module|curr_val~3_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~3_combout\,
	datad => \sevs_module|curr_val~4_combout\,
	combout => \sevs_module|curr_val~5_combout\);

-- Location: FF_X12_Y11_N13
\sevs_module|curr_val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~5_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(4));

-- Location: LCCOMB_X13_Y11_N26
\sevs_module|curr_val~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~7_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~7_combout\);

-- Location: LCCOMB_X11_Y11_N6
\sevs_module|curr_val~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~6_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\,
	datab => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \sevs_module|Equal1~0_combout\,
	combout => \sevs_module|curr_val~6_combout\);

-- Location: LCCOMB_X13_Y11_N28
\sevs_module|curr_val~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~8_combout\ = (\sevs_module|curr_val~6_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~7_combout\,
	datad => \sevs_module|curr_val~6_combout\,
	combout => \sevs_module|curr_val~8_combout\);

-- Location: FF_X13_Y11_N29
\sevs_module|curr_val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~8_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(5));

-- Location: LCCOMB_X11_Y11_N4
\sevs_module|curr_val~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~9_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\,
	datab => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \sevs_module|Equal1~0_combout\,
	combout => \sevs_module|curr_val~9_combout\);

-- Location: LCCOMB_X13_Y11_N0
\sevs_module|curr_val~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~10_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~10_combout\);

-- Location: LCCOMB_X13_Y11_N2
\sevs_module|curr_val~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~11_combout\ = (\sevs_module|curr_val~9_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~9_combout\,
	datad => \sevs_module|curr_val~10_combout\,
	combout => \sevs_module|curr_val~11_combout\);

-- Location: FF_X13_Y11_N3
\sevs_module|curr_val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~11_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(6));

-- Location: LCCOMB_X13_Y11_N22
\sevs_module|curr_val~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~13_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\) # 
-- ((\uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~13_combout\);

-- Location: LCCOMB_X11_Y11_N2
\sevs_module|curr_val~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~12_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\,
	datab => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \sevs_module|Equal1~0_combout\,
	combout => \sevs_module|curr_val~12_combout\);

-- Location: LCCOMB_X13_Y11_N24
\sevs_module|curr_val~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~14_combout\ = (\sevs_module|curr_val~12_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~13_combout\,
	datad => \sevs_module|curr_val~12_combout\,
	combout => \sevs_module|curr_val~14_combout\);

-- Location: FF_X13_Y11_N25
\sevs_module|curr_val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~14_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(7));

-- Location: LCCOMB_X11_Y17_N24
\sevs_module|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal12~0_combout\ = (!\sevs_module|curr_val\(4) & (!\sevs_module|curr_val\(5) & (!\sevs_module|curr_val\(6) & !\sevs_module|curr_val\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(4),
	datab => \sevs_module|curr_val\(5),
	datac => \sevs_module|curr_val\(6),
	datad => \sevs_module|curr_val\(7),
	combout => \sevs_module|Equal12~0_combout\);

-- Location: LCCOMB_X10_Y15_N10
\uart_module|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X10_Y15_N8
\uart_module|Div1|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X10_Y15_N22
\uart_module|Div1|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|r_MEM~1776_combout\))) # (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1776_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X10_Y15_N0
\uart_module|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X10_Y15_N26
\uart_module|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~1818_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~1818_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X10_Y15_N4
\uart_module|Div1|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X23_Y19_N18
\uart_module|u_RX|rgb[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][1]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|rgb[1][1]~feeder_combout\);

-- Location: FF_X23_Y19_N19
\uart_module|u_RX|rgb[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][1]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1]~q\);

-- Location: LCCOMB_X23_Y15_N12
\uart_module|u_RX|r_MEM~592feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~592feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~592feeder_combout\);

-- Location: FF_X23_Y15_N13
\uart_module|u_RX|r_MEM~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~592feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~592_q\);

-- Location: FF_X16_Y15_N19
\uart_module|u_RX|r_MEM~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1360_q\);

-- Location: LCCOMB_X16_Y18_N4
\uart_module|u_RX|r_MEM~976feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~976feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~976feeder_combout\);

-- Location: FF_X16_Y18_N5
\uart_module|u_RX|r_MEM~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~976feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~976_q\);

-- Location: FF_X16_Y15_N17
\uart_module|u_RX|r_MEM~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~208_q\);

-- Location: LCCOMB_X16_Y15_N16
\uart_module|u_RX|r_MEM~2354\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2354_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~976_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~208_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~976_q\,
	datac => \uart_module|u_RX|r_MEM~208_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2354_combout\);

-- Location: LCCOMB_X16_Y15_N18
\uart_module|u_RX|r_MEM~2355\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2355_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2354_combout\ & ((\uart_module|u_RX|r_MEM~1360_q\))) # (!\uart_module|u_RX|r_MEM~2354_combout\ & (\uart_module|u_RX|r_MEM~592_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~592_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1360_q\,
	datad => \uart_module|u_RX|r_MEM~2354_combout\,
	combout => \uart_module|u_RX|r_MEM~2355_combout\);

-- Location: LCCOMB_X17_Y7_N14
\uart_module|u_RX|r_MEM~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~496feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~496feeder_combout\);

-- Location: FF_X17_Y7_N15
\uart_module|u_RX|r_MEM~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~496feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~496_q\);

-- Location: FF_X16_Y9_N27
\uart_module|u_RX|r_MEM~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~112_q\);

-- Location: LCCOMB_X16_Y9_N26
\uart_module|u_RX|r_MEM~2358\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2358_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~496_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~112_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~496_q\,
	datac => \uart_module|u_RX|r_MEM~112_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2358_combout\);

-- Location: LCCOMB_X12_Y8_N4
\uart_module|u_RX|r_MEM~880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~880feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~880feeder_combout\);

-- Location: FF_X12_Y8_N5
\uart_module|u_RX|r_MEM~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~880feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~880_q\);

-- Location: FF_X12_Y8_N15
\uart_module|u_RX|r_MEM~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1264_q\);

-- Location: LCCOMB_X12_Y8_N14
\uart_module|u_RX|r_MEM~2359\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2359_combout\ = (\uart_module|u_RX|r_MEM~2358_combout\ & (((\uart_module|u_RX|r_MEM~1264_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2358_combout\ & (\uart_module|u_RX|r_MEM~880_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2358_combout\,
	datab => \uart_module|u_RX|r_MEM~880_q\,
	datac => \uart_module|u_RX|r_MEM~1264_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2359_combout\);

-- Location: LCCOMB_X18_Y18_N26
\uart_module|u_RX|r_MEM~1072feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1072feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1072feeder_combout\);

-- Location: FF_X18_Y18_N27
\uart_module|u_RX|r_MEM~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1072feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1072_q\);

-- Location: FF_X17_Y16_N29
\uart_module|u_RX|r_MEM~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1456_q\);

-- Location: LCCOMB_X18_Y19_N2
\uart_module|u_RX|r_MEM~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~688feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~688feeder_combout\);

-- Location: FF_X18_Y19_N3
\uart_module|u_RX|r_MEM~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~688feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~688_q\);

-- Location: FF_X17_Y16_N11
\uart_module|u_RX|r_MEM~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~304_q\);

-- Location: LCCOMB_X17_Y16_N10
\uart_module|u_RX|r_MEM~2356\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2356_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~688_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~304_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~688_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~304_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2356_combout\);

-- Location: LCCOMB_X17_Y16_N28
\uart_module|u_RX|r_MEM~2357\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2357_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2356_combout\ & ((\uart_module|u_RX|r_MEM~1456_q\))) # (!\uart_module|u_RX|r_MEM~2356_combout\ & (\uart_module|u_RX|r_MEM~1072_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1072_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1456_q\,
	datad => \uart_module|u_RX|r_MEM~2356_combout\,
	combout => \uart_module|u_RX|r_MEM~2357_combout\);

-- Location: LCCOMB_X16_Y8_N26
\uart_module|u_RX|r_MEM~2360\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2360_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2)) # (\uart_module|u_RX|r_MEM~2357_combout\)))) # (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~2359_combout\ & (!\controller_module|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2359_combout\,
	datab => \controller_module|k\(3),
	datac => \controller_module|k\(2),
	datad => \uart_module|u_RX|r_MEM~2357_combout\,
	combout => \uart_module|u_RX|r_MEM~2360_combout\);

-- Location: LCCOMB_X25_Y10_N18
\uart_module|u_RX|r_MEM~784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~784feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~784feeder_combout\);

-- Location: FF_X25_Y10_N19
\uart_module|u_RX|r_MEM~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~784feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~784_q\);

-- Location: FF_X25_Y10_N5
\uart_module|u_RX|r_MEM~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1552_q\);

-- Location: FF_X24_Y10_N19
\uart_module|u_RX|r_MEM~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~400_q\);

-- Location: LCCOMB_X24_Y10_N20
\uart_module|u_RX|r_MEM~1168feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1168feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1168feeder_combout\);

-- Location: FF_X24_Y10_N21
\uart_module|u_RX|r_MEM~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1168feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1168_q\);

-- Location: LCCOMB_X24_Y10_N18
\uart_module|u_RX|r_MEM~2361\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2361_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1168_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~400_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~400_q\,
	datad => \uart_module|u_RX|r_MEM~1168_q\,
	combout => \uart_module|u_RX|r_MEM~2361_combout\);

-- Location: LCCOMB_X25_Y10_N4
\uart_module|u_RX|r_MEM~2362\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2362_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2361_combout\ & ((\uart_module|u_RX|r_MEM~1552_q\))) # (!\uart_module|u_RX|r_MEM~2361_combout\ & (\uart_module|u_RX|r_MEM~784_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~784_q\,
	datac => \uart_module|u_RX|r_MEM~1552_q\,
	datad => \uart_module|u_RX|r_MEM~2361_combout\,
	combout => \uart_module|u_RX|r_MEM~2362_combout\);

-- Location: LCCOMB_X16_Y8_N0
\uart_module|u_RX|r_MEM~2363\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2363_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2360_combout\ & ((\uart_module|u_RX|r_MEM~2362_combout\))) # (!\uart_module|u_RX|r_MEM~2360_combout\ & (\uart_module|u_RX|r_MEM~2355_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2355_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2360_combout\,
	datad => \uart_module|u_RX|r_MEM~2362_combout\,
	combout => \uart_module|u_RX|r_MEM~2363_combout\);

-- Location: LCCOMB_X25_Y11_N30
\uart_module|u_RX|r_MEM~1096feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1096feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1096feeder_combout\);

-- Location: FF_X25_Y11_N31
\uart_module|u_RX|r_MEM~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1096feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1096_q\);

-- Location: FF_X24_Y12_N3
\uart_module|u_RX|r_MEM~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1480_q\);

-- Location: FF_X23_Y11_N27
\uart_module|u_RX|r_MEM~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~328_q\);

-- Location: LCCOMB_X23_Y12_N20
\uart_module|u_RX|r_MEM~712feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~712feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~712feeder_combout\);

-- Location: FF_X23_Y12_N21
\uart_module|u_RX|r_MEM~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~712feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~712_q\);

-- Location: LCCOMB_X23_Y11_N26
\uart_module|u_RX|r_MEM~2350\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2350_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~712_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~328_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~328_q\,
	datad => \uart_module|u_RX|r_MEM~712_q\,
	combout => \uart_module|u_RX|r_MEM~2350_combout\);

-- Location: LCCOMB_X24_Y12_N2
\uart_module|u_RX|r_MEM~2351\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2351_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2350_combout\ & ((\uart_module|u_RX|r_MEM~1480_q\))) # (!\uart_module|u_RX|r_MEM~2350_combout\ & (\uart_module|u_RX|r_MEM~1096_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1096_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1480_q\,
	datad => \uart_module|u_RX|r_MEM~2350_combout\,
	combout => \uart_module|u_RX|r_MEM~2351_combout\);

-- Location: LCCOMB_X12_Y13_N18
\uart_module|u_RX|r_MEM~424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~424feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~424feeder_combout\);

-- Location: FF_X12_Y13_N19
\uart_module|u_RX|r_MEM~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~424feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~424_q\);

-- Location: FF_X13_Y13_N7
\uart_module|u_RX|r_MEM~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1192_q\);

-- Location: LCCOMB_X12_Y13_N4
\uart_module|u_RX|r_MEM~808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~808feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~808feeder_combout\);

-- Location: FF_X12_Y13_N5
\uart_module|u_RX|r_MEM~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~808feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~808_q\);

-- Location: FF_X13_Y13_N1
\uart_module|u_RX|r_MEM~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~40_q\);

-- Location: LCCOMB_X13_Y13_N0
\uart_module|u_RX|r_MEM~2347\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2347_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~808_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~808_q\,
	datac => \uart_module|u_RX|r_MEM~40_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2347_combout\);

-- Location: LCCOMB_X13_Y13_N6
\uart_module|u_RX|r_MEM~2348\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2348_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2347_combout\ & ((\uart_module|u_RX|r_MEM~1192_q\))) # (!\uart_module|u_RX|r_MEM~2347_combout\ & (\uart_module|u_RX|r_MEM~424_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~424_q\,
	datac => \uart_module|u_RX|r_MEM~1192_q\,
	datad => \uart_module|u_RX|r_MEM~2347_combout\,
	combout => \uart_module|u_RX|r_MEM~2348_combout\);

-- Location: LCCOMB_X11_Y14_N20
\uart_module|u_RX|r_MEM~616feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~616feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~616feeder_combout\);

-- Location: FF_X11_Y14_N21
\uart_module|u_RX|r_MEM~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~616feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~616_q\);

-- Location: FF_X12_Y14_N7
\uart_module|u_RX|r_MEM~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1384_q\);

-- Location: FF_X13_Y15_N15
\uart_module|u_RX|r_MEM~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1000_q\);

-- Location: FF_X12_Y14_N17
\uart_module|u_RX|r_MEM~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~232_q\);

-- Location: LCCOMB_X12_Y14_N16
\uart_module|u_RX|r_MEM~2345\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2345_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1000_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~232_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1000_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~232_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2345_combout\);

-- Location: LCCOMB_X12_Y14_N6
\uart_module|u_RX|r_MEM~2346\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2346_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2345_combout\ & ((\uart_module|u_RX|r_MEM~1384_q\))) # (!\uart_module|u_RX|r_MEM~2345_combout\ & (\uart_module|u_RX|r_MEM~616_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~616_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1384_q\,
	datad => \uart_module|u_RX|r_MEM~2345_combout\,
	combout => \uart_module|u_RX|r_MEM~2346_combout\);

-- Location: LCCOMB_X13_Y13_N16
\uart_module|u_RX|r_MEM~2349\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2349_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2346_combout\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~2348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2348_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2346_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2349_combout\);

-- Location: LCCOMB_X21_Y16_N30
\uart_module|u_RX|r_MEM~904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~904feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~904feeder_combout\);

-- Location: FF_X21_Y16_N31
\uart_module|u_RX|r_MEM~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~904feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~904_q\);

-- Location: LCCOMB_X26_Y14_N2
\uart_module|u_RX|r_MEM~520feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~520feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~520feeder_combout\);

-- Location: FF_X26_Y14_N3
\uart_module|u_RX|r_MEM~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~520feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~520_q\);

-- Location: FF_X26_Y14_N17
\uart_module|u_RX|r_MEM~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~136_q\);

-- Location: LCCOMB_X26_Y14_N16
\uart_module|u_RX|r_MEM~2343\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2343_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~520_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~136_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~520_q\,
	datac => \uart_module|u_RX|r_MEM~136_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2343_combout\);

-- Location: FF_X21_Y16_N9
\uart_module|u_RX|r_MEM~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1288_q\);

-- Location: LCCOMB_X21_Y16_N8
\uart_module|u_RX|r_MEM~2344\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2344_combout\ = (\uart_module|u_RX|r_MEM~2343_combout\ & (((\uart_module|u_RX|r_MEM~1288_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2343_combout\ & (\uart_module|u_RX|r_MEM~904_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~904_q\,
	datab => \uart_module|u_RX|r_MEM~2343_combout\,
	datac => \uart_module|u_RX|r_MEM~1288_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2344_combout\);

-- Location: LCCOMB_X25_Y13_N4
\uart_module|u_RX|r_MEM~2352\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2352_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2349_combout\ & (\uart_module|u_RX|r_MEM~2351_combout\)) # (!\uart_module|u_RX|r_MEM~2349_combout\ & ((\uart_module|u_RX|r_MEM~2344_combout\))))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2351_combout\,
	datac => \uart_module|u_RX|r_MEM~2349_combout\,
	datad => \uart_module|u_RX|r_MEM~2344_combout\,
	combout => \uart_module|u_RX|r_MEM~2352_combout\);

-- Location: LCCOMB_X16_Y10_N18
\uart_module|u_RX|r_MEM~568feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~568feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~568feeder_combout\);

-- Location: FF_X16_Y10_N19
\uart_module|u_RX|r_MEM~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~568feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~568_q\);

-- Location: FF_X18_Y7_N13
\uart_module|u_RX|r_MEM~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~472_q\);

-- Location: LCCOMB_X18_Y7_N12
\uart_module|u_RX|r_MEM~2333\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2333_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~568_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~472_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~568_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~472_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2333_combout\);

-- Location: FF_X18_Y7_N3
\uart_module|u_RX|r_MEM~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~760_q\);

-- Location: LCCOMB_X21_Y7_N20
\uart_module|u_RX|r_MEM~664feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~664feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~664feeder_combout\);

-- Location: FF_X21_Y7_N21
\uart_module|u_RX|r_MEM~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~664feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~664_q\);

-- Location: LCCOMB_X18_Y7_N2
\uart_module|u_RX|r_MEM~2334\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2334_combout\ = (\uart_module|u_RX|r_MEM~2333_combout\ & (((\uart_module|u_RX|r_MEM~760_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2333_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~664_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2333_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~760_q\,
	datad => \uart_module|u_RX|r_MEM~664_q\,
	combout => \uart_module|u_RX|r_MEM~2334_combout\);

-- Location: FF_X21_Y8_N13
\uart_module|u_RX|r_MEM~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~856_q\);

-- Location: LCCOMB_X21_Y9_N16
\uart_module|u_RX|r_MEM~1048feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1048feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1048feeder_combout\);

-- Location: FF_X21_Y9_N17
\uart_module|u_RX|r_MEM~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1048feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1048_q\);

-- Location: LCCOMB_X21_Y8_N12
\uart_module|u_RX|r_MEM~2335\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2335_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~1048_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~856_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~856_q\,
	datad => \uart_module|u_RX|r_MEM~1048_q\,
	combout => \uart_module|u_RX|r_MEM~2335_combout\);

-- Location: FF_X21_Y8_N3
\uart_module|u_RX|r_MEM~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1144_q\);

-- Location: LCCOMB_X24_Y11_N0
\uart_module|u_RX|r_MEM~952feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~952feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~952feeder_combout\);

-- Location: FF_X24_Y11_N1
\uart_module|u_RX|r_MEM~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~952feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~952_q\);

-- Location: LCCOMB_X21_Y8_N2
\uart_module|u_RX|r_MEM~2336\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2336_combout\ = (\uart_module|u_RX|r_MEM~2335_combout\ & (((\uart_module|u_RX|r_MEM~1144_q\)) # (!\controller_module|k\(2)))) # (!\uart_module|u_RX|r_MEM~2335_combout\ & (\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~952_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2335_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1144_q\,
	datad => \uart_module|u_RX|r_MEM~952_q\,
	combout => \uart_module|u_RX|r_MEM~2336_combout\);

-- Location: LCCOMB_X21_Y7_N6
\uart_module|u_RX|r_MEM~184feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~184feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~184feeder_combout\);

-- Location: FF_X21_Y7_N7
\uart_module|u_RX|r_MEM~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~184feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~184_q\);

-- Location: FF_X22_Y10_N17
\uart_module|u_RX|r_MEM~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~376_q\);

-- Location: FF_X21_Y10_N13
\uart_module|u_RX|r_MEM~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~88_q\);

-- Location: LCCOMB_X21_Y10_N30
\uart_module|u_RX|r_MEM~280feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~280feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~280feeder_combout\);

-- Location: FF_X21_Y10_N31
\uart_module|u_RX|r_MEM~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~280feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~280_q\);

-- Location: LCCOMB_X21_Y10_N12
\uart_module|u_RX|r_MEM~2337\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2337_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~280_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~88_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~88_q\,
	datad => \uart_module|u_RX|r_MEM~280_q\,
	combout => \uart_module|u_RX|r_MEM~2337_combout\);

-- Location: LCCOMB_X22_Y10_N16
\uart_module|u_RX|r_MEM~2338\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2338_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2337_combout\ & ((\uart_module|u_RX|r_MEM~376_q\))) # (!\uart_module|u_RX|r_MEM~2337_combout\ & (\uart_module|u_RX|r_MEM~184_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~184_q\,
	datac => \uart_module|u_RX|r_MEM~376_q\,
	datad => \uart_module|u_RX|r_MEM~2337_combout\,
	combout => \uart_module|u_RX|r_MEM~2338_combout\);

-- Location: LCCOMB_X22_Y10_N14
\uart_module|u_RX|r_MEM~2339\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2339_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~2336_combout\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~2338_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2336_combout\,
	datad => \uart_module|u_RX|r_MEM~2338_combout\,
	combout => \uart_module|u_RX|r_MEM~2339_combout\);

-- Location: FF_X18_Y15_N15
\uart_module|u_RX|r_MEM~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1240_q\);

-- Location: LCCOMB_X22_Y15_N22
\uart_module|u_RX|r_MEM~1336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1336feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1336feeder_combout\);

-- Location: FF_X22_Y15_N23
\uart_module|u_RX|r_MEM~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1336feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1336_q\);

-- Location: LCCOMB_X18_Y15_N14
\uart_module|u_RX|r_MEM~2340\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2340_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1336_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1240_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1240_q\,
	datad => \uart_module|u_RX|r_MEM~1336_q\,
	combout => \uart_module|u_RX|r_MEM~2340_combout\);

-- Location: FF_X25_Y12_N31
\uart_module|u_RX|r_MEM~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1528_q\);

-- Location: LCCOMB_X24_Y13_N0
\uart_module|u_RX|r_MEM~1432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1432feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1432feeder_combout\);

-- Location: FF_X24_Y13_N1
\uart_module|u_RX|r_MEM~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1432feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1432_q\);

-- Location: LCCOMB_X25_Y12_N30
\uart_module|u_RX|r_MEM~2341\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2341_combout\ = (\uart_module|u_RX|r_MEM~2340_combout\ & (((\uart_module|u_RX|r_MEM~1528_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2340_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~1432_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2340_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1528_q\,
	datad => \uart_module|u_RX|r_MEM~1432_q\,
	combout => \uart_module|u_RX|r_MEM~2341_combout\);

-- Location: LCCOMB_X22_Y10_N28
\uart_module|u_RX|r_MEM~2342\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2342_combout\ = (\uart_module|u_RX|r_MEM~2339_combout\ & (((\uart_module|u_RX|r_MEM~2341_combout\) # (!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~2339_combout\ & (\uart_module|u_RX|r_MEM~2334_combout\ & 
-- (\controller_module|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2334_combout\,
	datab => \uart_module|u_RX|r_MEM~2339_combout\,
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2341_combout\,
	combout => \uart_module|u_RX|r_MEM~2342_combout\);

-- Location: LCCOMB_X22_Y10_N2
\uart_module|u_RX|r_MEM~2353\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2353_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~2342_combout\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~2352_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2352_combout\,
	datad => \uart_module|u_RX|r_MEM~2342_combout\,
	combout => \uart_module|u_RX|r_MEM~2353_combout\);

-- Location: LCCOMB_X14_Y8_N8
\uart_module|u_RX|r_MEM~736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~736feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~736feeder_combout\);

-- Location: FF_X14_Y8_N9
\uart_module|u_RX|r_MEM~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~736feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~736_q\);

-- Location: FF_X13_Y8_N7
\uart_module|u_RX|r_MEM~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~352_q\);

-- Location: LCCOMB_X13_Y8_N6
\uart_module|u_RX|r_MEM~2330\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2330_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~736_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~352_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~736_q\,
	datac => \uart_module|u_RX|r_MEM~352_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2330_combout\);

-- Location: LCCOMB_X11_Y10_N24
\uart_module|u_RX|r_MEM~1120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1120feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1120feeder_combout\);

-- Location: FF_X11_Y10_N25
\uart_module|u_RX|r_MEM~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1120feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1120_q\);

-- Location: FF_X11_Y10_N11
\uart_module|u_RX|r_MEM~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1504_q\);

-- Location: LCCOMB_X11_Y10_N10
\uart_module|u_RX|r_MEM~2331\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2331_combout\ = (\uart_module|u_RX|r_MEM~2330_combout\ & (((\uart_module|u_RX|r_MEM~1504_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2330_combout\ & (\uart_module|u_RX|r_MEM~1120_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2330_combout\,
	datab => \uart_module|u_RX|r_MEM~1120_q\,
	datac => \uart_module|u_RX|r_MEM~1504_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2331_combout\);

-- Location: LCCOMB_X10_Y13_N12
\uart_module|u_RX|r_MEM~1408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1408feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1408feeder_combout\);

-- Location: FF_X10_Y13_N13
\uart_module|u_RX|r_MEM~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1408feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1408_q\);

-- Location: LCCOMB_X18_Y9_N8
\uart_module|u_RX|r_MEM~1024feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1024feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~1024feeder_combout\);

-- Location: FF_X18_Y9_N9
\uart_module|u_RX|r_MEM~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1024feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1024_q\);

-- Location: FF_X18_Y9_N19
\uart_module|u_RX|r_MEM~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~256_q\);

-- Location: LCCOMB_X18_Y9_N18
\uart_module|u_RX|r_MEM~2323\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2323_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1024_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~256_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1024_q\,
	datac => \uart_module|u_RX|r_MEM~256_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2323_combout\);

-- Location: FF_X10_Y13_N31
\uart_module|u_RX|r_MEM~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~640_q\);

-- Location: LCCOMB_X10_Y13_N30
\uart_module|u_RX|r_MEM~2324\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2324_combout\ = (\uart_module|u_RX|r_MEM~2323_combout\ & ((\uart_module|u_RX|r_MEM~1408_q\) # ((!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~2323_combout\ & (((\uart_module|u_RX|r_MEM~640_q\ & 
-- \controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1408_q\,
	datab => \uart_module|u_RX|r_MEM~2323_combout\,
	datac => \uart_module|u_RX|r_MEM~640_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2324_combout\);

-- Location: LCCOMB_X14_Y17_N8
\uart_module|u_RX|r_MEM~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~928feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~928feeder_combout\);

-- Location: FF_X14_Y17_N9
\uart_module|u_RX|r_MEM~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~928feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~928_q\);

-- Location: LCCOMB_X24_Y17_N10
\uart_module|u_RX|r_MEM~544feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~544feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~544feeder_combout\);

-- Location: FF_X24_Y17_N11
\uart_module|u_RX|r_MEM~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~544feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~544_q\);

-- Location: FF_X16_Y17_N5
\uart_module|u_RX|r_MEM~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~160_q\);

-- Location: LCCOMB_X16_Y17_N4
\uart_module|u_RX|r_MEM~2325\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2325_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~544_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~160_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~544_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~160_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2325_combout\);

-- Location: FF_X16_Y17_N3
\uart_module|u_RX|r_MEM~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1312_q\);

-- Location: LCCOMB_X16_Y17_N2
\uart_module|u_RX|r_MEM~2326\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2326_combout\ = (\uart_module|u_RX|r_MEM~2325_combout\ & (((\uart_module|u_RX|r_MEM~1312_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2325_combout\ & (\uart_module|u_RX|r_MEM~928_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~928_q\,
	datab => \uart_module|u_RX|r_MEM~2325_combout\,
	datac => \uart_module|u_RX|r_MEM~1312_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2326_combout\);

-- Location: LCCOMB_X16_Y14_N26
\uart_module|u_RX|r_MEM~448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~448feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~448feeder_combout\);

-- Location: FF_X16_Y14_N27
\uart_module|u_RX|r_MEM~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~448feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~448_q\);

-- Location: FF_X16_Y14_N21
\uart_module|u_RX|r_MEM~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1216_q\);

-- Location: FF_X13_Y10_N11
\uart_module|u_RX|r_MEM~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~64_q\);

-- Location: LCCOMB_X13_Y10_N0
\uart_module|u_RX|r_MEM~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~832feeder_combout\ = \uart_module|u_RX|rgb[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[1][1]~q\,
	combout => \uart_module|u_RX|r_MEM~832feeder_combout\);

-- Location: FF_X13_Y10_N1
\uart_module|u_RX|r_MEM~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~832feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~832_q\);

-- Location: LCCOMB_X13_Y10_N10
\uart_module|u_RX|r_MEM~2327\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2327_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~832_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~64_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~64_q\,
	datad => \uart_module|u_RX|r_MEM~832_q\,
	combout => \uart_module|u_RX|r_MEM~2327_combout\);

-- Location: LCCOMB_X16_Y14_N20
\uart_module|u_RX|r_MEM~2328\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2328_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2327_combout\ & ((\uart_module|u_RX|r_MEM~1216_q\))) # (!\uart_module|u_RX|r_MEM~2327_combout\ & (\uart_module|u_RX|r_MEM~448_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~448_q\,
	datac => \uart_module|u_RX|r_MEM~1216_q\,
	datad => \uart_module|u_RX|r_MEM~2327_combout\,
	combout => \uart_module|u_RX|r_MEM~2328_combout\);

-- Location: LCCOMB_X17_Y10_N8
\uart_module|u_RX|r_MEM~2329\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2329_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~2326_combout\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2326_combout\,
	datad => \uart_module|u_RX|r_MEM~2328_combout\,
	combout => \uart_module|u_RX|r_MEM~2329_combout\);

-- Location: LCCOMB_X11_Y8_N24
\uart_module|u_RX|r_MEM~2332\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2332_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2329_combout\ & (\uart_module|u_RX|r_MEM~2331_combout\)) # (!\uart_module|u_RX|r_MEM~2329_combout\ & ((\uart_module|u_RX|r_MEM~2324_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~2331_combout\,
	datac => \uart_module|u_RX|r_MEM~2324_combout\,
	datad => \uart_module|u_RX|r_MEM~2329_combout\,
	combout => \uart_module|u_RX|r_MEM~2332_combout\);

-- Location: LCCOMB_X12_Y8_N12
\uart_module|u_RX|r_MEM~2364\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2364_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2353_combout\ & (\uart_module|u_RX|r_MEM~2363_combout\)) # (!\uart_module|u_RX|r_MEM~2353_combout\ & ((\uart_module|u_RX|r_MEM~2332_combout\))))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2363_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2353_combout\,
	datad => \uart_module|u_RX|r_MEM~2332_combout\,
	combout => \uart_module|u_RX|r_MEM~2364_combout\);

-- Location: LCCOMB_X10_Y15_N6
\uart_module|Div1|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~2364_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~2364_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X10_Y15_N2
\uart_module|Div1|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ = (!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \uart_module|u_RX|r_MEM~2364_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|r_MEM~2364_combout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X10_Y15_N12
\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\uart_module|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\) # (\uart_module|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datad => VCC,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X10_Y15_N14
\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X10_Y15_N16
\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\uart_module|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\uart_module|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X10_Y15_N18
\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\uart_module|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \uart_module|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y15_N20
\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y19_N28
\uart_module|u_RX|rgb[0][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[0][7]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(8),
	combout => \uart_module|u_RX|rgb[0][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N4
\uart_module|u_RX|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder1~5_combout\ = (!\uart_module|u_RX|rgb_elcount\(1) & (!\uart_module|u_RX|rgb_elcount\(0) & (\uart_module|u_RX|isFirstRun~0_combout\ & \uart_module|u_RX|r_INDEX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(1),
	datab => \uart_module|u_RX|rgb_elcount\(0),
	datac => \uart_module|u_RX|isFirstRun~0_combout\,
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|Decoder1~5_combout\);

-- Location: FF_X23_Y19_N29
\uart_module|u_RX|rgb[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[0][7]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[0][7]~q\);

-- Location: LCCOMB_X21_Y8_N8
\uart_module|u_RX|r_MEM~1158feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1158feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1158feeder_combout\);

-- Location: FF_X21_Y8_N9
\uart_module|u_RX|r_MEM~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1158feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1158_q\);

-- Location: FF_X18_Y8_N15
\uart_module|u_RX|r_MEM~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~390_q\);

-- Location: LCCOMB_X18_Y8_N14
\uart_module|u_RX|r_MEM~2144\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2144_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1158_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~390_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1158_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~390_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2144_combout\);

-- Location: FF_X18_Y8_N25
\uart_module|u_RX|r_MEM~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1542_q\);

-- Location: LCCOMB_X18_Y7_N26
\uart_module|u_RX|r_MEM~774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~774feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~774feeder_combout\);

-- Location: FF_X18_Y7_N27
\uart_module|u_RX|r_MEM~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~774feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~774_q\);

-- Location: LCCOMB_X18_Y8_N24
\uart_module|u_RX|r_MEM~2145\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2145_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2144_combout\ & (\uart_module|u_RX|r_MEM~1542_q\)) # (!\uart_module|u_RX|r_MEM~2144_combout\ & ((\uart_module|u_RX|r_MEM~774_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~2144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2144_combout\,
	datac => \uart_module|u_RX|r_MEM~1542_q\,
	datad => \uart_module|u_RX|r_MEM~774_q\,
	combout => \uart_module|u_RX|r_MEM~2145_combout\);

-- Location: FF_X13_Y8_N27
\uart_module|u_RX|r_MEM~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~366_q\);

-- Location: LCCOMB_X13_Y8_N28
\uart_module|u_RX|r_MEM~750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~750feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~750feeder_combout\);

-- Location: FF_X13_Y8_N29
\uart_module|u_RX|r_MEM~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~750feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~750_q\);

-- Location: LCCOMB_X13_Y8_N26
\uart_module|u_RX|r_MEM~2146\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2146_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~750_q\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~366_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~366_q\,
	datad => \uart_module|u_RX|r_MEM~750_q\,
	combout => \uart_module|u_RX|r_MEM~2146_combout\);

-- Location: LCCOMB_X11_Y10_N8
\uart_module|u_RX|r_MEM~1134feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1134feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1134feeder_combout\);

-- Location: FF_X11_Y10_N9
\uart_module|u_RX|r_MEM~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1134feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1134_q\);

-- Location: FF_X11_Y10_N19
\uart_module|u_RX|r_MEM~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1518_q\);

-- Location: LCCOMB_X11_Y10_N18
\uart_module|u_RX|r_MEM~2147\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2147_combout\ = (\uart_module|u_RX|r_MEM~2146_combout\ & (((\uart_module|u_RX|r_MEM~1518_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2146_combout\ & (\uart_module|u_RX|r_MEM~1134_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2146_combout\,
	datab => \uart_module|u_RX|r_MEM~1134_q\,
	datac => \uart_module|u_RX|r_MEM~1518_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2147_combout\);

-- Location: LCCOMB_X23_Y12_N10
\uart_module|u_RX|r_MEM~726feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~726feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~726feeder_combout\);

-- Location: FF_X23_Y12_N11
\uart_module|u_RX|r_MEM~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~726feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~726_q\);

-- Location: FF_X24_Y12_N5
\uart_module|u_RX|r_MEM~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1494_q\);

-- Location: FF_X23_Y11_N17
\uart_module|u_RX|r_MEM~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~342_q\);

-- Location: LCCOMB_X25_Y11_N28
\uart_module|u_RX|r_MEM~1110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1110feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1110feeder_combout\);

-- Location: FF_X25_Y11_N29
\uart_module|u_RX|r_MEM~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1110feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1110_q\);

-- Location: LCCOMB_X23_Y11_N16
\uart_module|u_RX|r_MEM~2148\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2148_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1110_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~342_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~342_q\,
	datad => \uart_module|u_RX|r_MEM~1110_q\,
	combout => \uart_module|u_RX|r_MEM~2148_combout\);

-- Location: LCCOMB_X24_Y12_N4
\uart_module|u_RX|r_MEM~2149\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2149_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2148_combout\ & ((\uart_module|u_RX|r_MEM~1494_q\))) # (!\uart_module|u_RX|r_MEM~2148_combout\ & (\uart_module|u_RX|r_MEM~726_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~726_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1494_q\,
	datad => \uart_module|u_RX|r_MEM~2148_combout\,
	combout => \uart_module|u_RX|r_MEM~2149_combout\);

-- Location: LCCOMB_X18_Y10_N8
\uart_module|u_RX|r_MEM~2150\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2150_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~2147_combout\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~2149_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2147_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~2149_combout\,
	combout => \uart_module|u_RX|r_MEM~2150_combout\);

-- Location: FF_X24_Y10_N23
\uart_module|u_RX|r_MEM~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~414_q\);

-- Location: LCCOMB_X23_Y10_N8
\uart_module|u_RX|r_MEM~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~798feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~798feeder_combout\);

-- Location: FF_X23_Y10_N9
\uart_module|u_RX|r_MEM~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~798feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~798_q\);

-- Location: LCCOMB_X24_Y10_N22
\uart_module|u_RX|r_MEM~2151\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2151_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~798_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~414_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~414_q\,
	datad => \uart_module|u_RX|r_MEM~798_q\,
	combout => \uart_module|u_RX|r_MEM~2151_combout\);

-- Location: FF_X18_Y14_N7
\uart_module|u_RX|r_MEM~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1566_q\);

-- Location: LCCOMB_X24_Y10_N0
\uart_module|u_RX|r_MEM~1182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1182feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1182feeder_combout\);

-- Location: FF_X24_Y10_N1
\uart_module|u_RX|r_MEM~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1182feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1182_q\);

-- Location: LCCOMB_X18_Y14_N6
\uart_module|u_RX|r_MEM~2152\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2152_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2151_combout\ & (\uart_module|u_RX|r_MEM~1566_q\)) # (!\uart_module|u_RX|r_MEM~2151_combout\ & ((\uart_module|u_RX|r_MEM~1182_q\))))) # 
-- (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~2151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~2151_combout\,
	datac => \uart_module|u_RX|r_MEM~1566_q\,
	datad => \uart_module|u_RX|r_MEM~1182_q\,
	combout => \uart_module|u_RX|r_MEM~2152_combout\);

-- Location: LCCOMB_X18_Y10_N6
\uart_module|u_RX|r_MEM~2153\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2153_combout\ = (\uart_module|u_RX|r_MEM~2150_combout\ & (((\uart_module|u_RX|r_MEM~2152_combout\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2150_combout\ & (\uart_module|u_RX|r_MEM~2145_combout\ & 
-- (\controller_module|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2145_combout\,
	datab => \uart_module|u_RX|r_MEM~2150_combout\,
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~2152_combout\,
	combout => \uart_module|u_RX|r_MEM~2153_combout\);

-- Location: LCCOMB_X25_Y14_N28
\uart_module|u_RX|r_MEM~1446feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1446feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1446feeder_combout\);

-- Location: FF_X25_Y14_N29
\uart_module|u_RX|r_MEM~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1446feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1446_q\);

-- Location: FF_X25_Y14_N27
\uart_module|u_RX|r_MEM~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1398_q\);

-- Location: LCCOMB_X25_Y14_N26
\uart_module|u_RX|r_MEM~2120\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2120_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1446_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1398_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1446_q\,
	datac => \uart_module|u_RX|r_MEM~1398_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2120_combout\);

-- Location: LCCOMB_X23_Y17_N18
\uart_module|u_RX|r_MEM~1422feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1422feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1422feeder_combout\);

-- Location: FF_X23_Y17_N19
\uart_module|u_RX|r_MEM~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1422feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1422_q\);

-- Location: FF_X23_Y17_N5
\uart_module|u_RX|r_MEM~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1470_q\);

-- Location: LCCOMB_X23_Y17_N4
\uart_module|u_RX|r_MEM~2121\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2121_combout\ = (\uart_module|u_RX|r_MEM~2120_combout\ & (((\uart_module|u_RX|r_MEM~1470_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2120_combout\ & (\uart_module|u_RX|r_MEM~1422_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2120_combout\,
	datab => \uart_module|u_RX|r_MEM~1422_q\,
	datac => \uart_module|u_RX|r_MEM~1470_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2121_combout\);

-- Location: FF_X17_Y17_N19
\uart_module|u_RX|r_MEM~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~630_q\);

-- Location: LCCOMB_X13_Y14_N2
\uart_module|u_RX|r_MEM~678feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~678feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~678feeder_combout\);

-- Location: FF_X13_Y14_N3
\uart_module|u_RX|r_MEM~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~678feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~678_q\);

-- Location: LCCOMB_X17_Y17_N18
\uart_module|u_RX|r_MEM~2115\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2115_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~678_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~630_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~630_q\,
	datad => \uart_module|u_RX|r_MEM~678_q\,
	combout => \uart_module|u_RX|r_MEM~2115_combout\);

-- Location: FF_X17_Y17_N1
\uart_module|u_RX|r_MEM~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~702_q\);

-- Location: LCCOMB_X24_Y17_N24
\uart_module|u_RX|r_MEM~654feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~654feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~654feeder_combout\);

-- Location: FF_X24_Y17_N25
\uart_module|u_RX|r_MEM~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~654feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~654_q\);

-- Location: LCCOMB_X17_Y17_N0
\uart_module|u_RX|r_MEM~2116\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2116_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2115_combout\ & (\uart_module|u_RX|r_MEM~702_q\)) # (!\uart_module|u_RX|r_MEM~2115_combout\ & ((\uart_module|u_RX|r_MEM~654_q\))))) # (!\controller_module|k\(0) 
-- & (\uart_module|u_RX|r_MEM~2115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~2115_combout\,
	datac => \uart_module|u_RX|r_MEM~702_q\,
	datad => \uart_module|u_RX|r_MEM~654_q\,
	combout => \uart_module|u_RX|r_MEM~2116_combout\);

-- Location: LCCOMB_X22_Y9_N4
\uart_module|u_RX|r_MEM~294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~294feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~294feeder_combout\);

-- Location: FF_X22_Y9_N5
\uart_module|u_RX|r_MEM~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~294feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~294_q\);

-- Location: FF_X19_Y13_N27
\uart_module|u_RX|r_MEM~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~318_q\);

-- Location: LCCOMB_X19_Y14_N22
\uart_module|u_RX|r_MEM~270feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~270feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~270feeder_combout\);

-- Location: FF_X19_Y14_N23
\uart_module|u_RX|r_MEM~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~270feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~270_q\);

-- Location: FF_X19_Y13_N17
\uart_module|u_RX|r_MEM~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~246_q\);

-- Location: LCCOMB_X19_Y13_N16
\uart_module|u_RX|r_MEM~2117\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2117_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~270_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~246_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~270_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~246_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2117_combout\);

-- Location: LCCOMB_X19_Y13_N26
\uart_module|u_RX|r_MEM~2118\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2118_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2117_combout\ & ((\uart_module|u_RX|r_MEM~318_q\))) # (!\uart_module|u_RX|r_MEM~2117_combout\ & (\uart_module|u_RX|r_MEM~294_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~2117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~294_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~318_q\,
	datad => \uart_module|u_RX|r_MEM~2117_combout\,
	combout => \uart_module|u_RX|r_MEM~2118_combout\);

-- Location: LCCOMB_X18_Y13_N0
\uart_module|u_RX|r_MEM~2119\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2119_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~2116_combout\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~2118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2116_combout\,
	datab => \controller_module|k\(5),
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2118_combout\,
	combout => \uart_module|u_RX|r_MEM~2119_combout\);

-- Location: LCCOMB_X21_Y9_N26
\uart_module|u_RX|r_MEM~1062feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1062feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1062feeder_combout\);

-- Location: FF_X21_Y9_N27
\uart_module|u_RX|r_MEM~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1062feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1062_q\);

-- Location: FF_X17_Y9_N5
\uart_module|u_RX|r_MEM~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1014_q\);

-- Location: LCCOMB_X18_Y9_N22
\uart_module|u_RX|r_MEM~1038feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1038feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1038feeder_combout\);

-- Location: FF_X18_Y9_N23
\uart_module|u_RX|r_MEM~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1038feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1038_q\);

-- Location: LCCOMB_X17_Y9_N4
\uart_module|u_RX|r_MEM~2113\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2113_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1038_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1014_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1014_q\,
	datad => \uart_module|u_RX|r_MEM~1038_q\,
	combout => \uart_module|u_RX|r_MEM~2113_combout\);

-- Location: FF_X17_Y9_N23
\uart_module|u_RX|r_MEM~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1086_q\);

-- Location: LCCOMB_X17_Y9_N22
\uart_module|u_RX|r_MEM~2114\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2114_combout\ = (\uart_module|u_RX|r_MEM~2113_combout\ & (((\uart_module|u_RX|r_MEM~1086_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2113_combout\ & (\uart_module|u_RX|r_MEM~1062_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1062_q\,
	datab => \uart_module|u_RX|r_MEM~2113_combout\,
	datac => \uart_module|u_RX|r_MEM~1086_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2114_combout\);

-- Location: LCCOMB_X19_Y13_N0
\uart_module|u_RX|r_MEM~2122\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2122_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2119_combout\ & (\uart_module|u_RX|r_MEM~2121_combout\)) # (!\uart_module|u_RX|r_MEM~2119_combout\ & ((\uart_module|u_RX|r_MEM~2114_combout\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2121_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2119_combout\,
	datad => \uart_module|u_RX|r_MEM~2114_combout\,
	combout => \uart_module|u_RX|r_MEM~2122_combout\);

-- Location: LCCOMB_X25_Y9_N12
\uart_module|u_RX|r_MEM~1326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1326feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1326feeder_combout\);

-- Location: FF_X25_Y9_N13
\uart_module|u_RX|r_MEM~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1326feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1326_q\);

-- Location: FF_X25_Y9_N11
\uart_module|u_RX|r_MEM~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1374_q\);

-- Location: FF_X26_Y13_N19
\uart_module|u_RX|r_MEM~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1302_q\);

-- Location: LCCOMB_X26_Y13_N12
\uart_module|u_RX|r_MEM~1350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1350feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1350feeder_combout\);

-- Location: FF_X26_Y13_N13
\uart_module|u_RX|r_MEM~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1350feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1350_q\);

-- Location: LCCOMB_X26_Y13_N18
\uart_module|u_RX|r_MEM~2130\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2130_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1350_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~1302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1302_q\,
	datad => \uart_module|u_RX|r_MEM~1350_q\,
	combout => \uart_module|u_RX|r_MEM~2130_combout\);

-- Location: LCCOMB_X25_Y9_N10
\uart_module|u_RX|r_MEM~2131\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2131_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2130_combout\ & ((\uart_module|u_RX|r_MEM~1374_q\))) # (!\uart_module|u_RX|r_MEM~2130_combout\ & (\uart_module|u_RX|r_MEM~1326_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1326_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1374_q\,
	datad => \uart_module|u_RX|r_MEM~2130_combout\,
	combout => \uart_module|u_RX|r_MEM~2131_combout\);

-- Location: LCCOMB_X22_Y13_N22
\uart_module|u_RX|r_MEM~558feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~558feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~558feeder_combout\);

-- Location: FF_X22_Y13_N23
\uart_module|u_RX|r_MEM~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~558feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~558_q\);

-- Location: FF_X25_Y13_N9
\uart_module|u_RX|r_MEM~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~606_q\);

-- Location: FF_X24_Y16_N31
\uart_module|u_RX|r_MEM~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~534_q\);

-- Location: LCCOMB_X23_Y16_N10
\uart_module|u_RX|r_MEM~582feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~582feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~582feeder_combout\);

-- Location: FF_X23_Y16_N11
\uart_module|u_RX|r_MEM~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~582feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~582_q\);

-- Location: LCCOMB_X24_Y16_N30
\uart_module|u_RX|r_MEM~2123\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2123_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~582_q\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~534_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~534_q\,
	datad => \uart_module|u_RX|r_MEM~582_q\,
	combout => \uart_module|u_RX|r_MEM~2123_combout\);

-- Location: LCCOMB_X25_Y13_N8
\uart_module|u_RX|r_MEM~2124\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2124_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2123_combout\ & ((\uart_module|u_RX|r_MEM~606_q\))) # (!\uart_module|u_RX|r_MEM~2123_combout\ & (\uart_module|u_RX|r_MEM~558_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~2123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~558_q\,
	datac => \uart_module|u_RX|r_MEM~606_q\,
	datad => \uart_module|u_RX|r_MEM~2123_combout\,
	combout => \uart_module|u_RX|r_MEM~2124_combout\);

-- Location: FF_X21_Y15_N15
\uart_module|u_RX|r_MEM~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~918_q\);

-- Location: LCCOMB_X21_Y17_N2
\uart_module|u_RX|r_MEM~942feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~942feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~942feeder_combout\);

-- Location: FF_X21_Y17_N3
\uart_module|u_RX|r_MEM~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~942feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~942_q\);

-- Location: LCCOMB_X21_Y15_N14
\uart_module|u_RX|r_MEM~2125\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2125_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~942_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~918_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~918_q\,
	datad => \uart_module|u_RX|r_MEM~942_q\,
	combout => \uart_module|u_RX|r_MEM~2125_combout\);

-- Location: FF_X21_Y15_N25
\uart_module|u_RX|r_MEM~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~990_q\);

-- Location: LCCOMB_X24_Y8_N22
\uart_module|u_RX|r_MEM~966feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~966feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~966feeder_combout\);

-- Location: FF_X24_Y8_N23
\uart_module|u_RX|r_MEM~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~966feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~966_q\);

-- Location: LCCOMB_X21_Y15_N24
\uart_module|u_RX|r_MEM~2126\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2126_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2125_combout\ & (\uart_module|u_RX|r_MEM~990_q\)) # (!\uart_module|u_RX|r_MEM~2125_combout\ & ((\uart_module|u_RX|r_MEM~966_q\))))) # (!\controller_module|k\(1) 
-- & (\uart_module|u_RX|r_MEM~2125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2125_combout\,
	datac => \uart_module|u_RX|r_MEM~990_q\,
	datad => \uart_module|u_RX|r_MEM~966_q\,
	combout => \uart_module|u_RX|r_MEM~2126_combout\);

-- Location: LCCOMB_X21_Y7_N22
\uart_module|u_RX|r_MEM~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~198feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~198feeder_combout\);

-- Location: FF_X21_Y7_N23
\uart_module|u_RX|r_MEM~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~198feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~198_q\);

-- Location: FF_X14_Y10_N7
\uart_module|u_RX|r_MEM~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~222_q\);

-- Location: FF_X14_Y10_N29
\uart_module|u_RX|r_MEM~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~150_q\);

-- Location: LCCOMB_X14_Y11_N6
\uart_module|u_RX|r_MEM~174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~174feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~174feeder_combout\);

-- Location: FF_X14_Y11_N7
\uart_module|u_RX|r_MEM~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~174feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~174_q\);

-- Location: LCCOMB_X14_Y10_N28
\uart_module|u_RX|r_MEM~2127\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2127_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~174_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~150_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~150_q\,
	datad => \uart_module|u_RX|r_MEM~174_q\,
	combout => \uart_module|u_RX|r_MEM~2127_combout\);

-- Location: LCCOMB_X14_Y10_N6
\uart_module|u_RX|r_MEM~2128\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2128_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2127_combout\ & ((\uart_module|u_RX|r_MEM~222_q\))) # (!\uart_module|u_RX|r_MEM~2127_combout\ & (\uart_module|u_RX|r_MEM~198_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~2127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~198_q\,
	datac => \uart_module|u_RX|r_MEM~222_q\,
	datad => \uart_module|u_RX|r_MEM~2127_combout\,
	combout => \uart_module|u_RX|r_MEM~2128_combout\);

-- Location: LCCOMB_X25_Y13_N18
\uart_module|u_RX|r_MEM~2129\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2129_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2126_combout\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((!\controller_module|k\(4) & \uart_module|u_RX|r_MEM~2128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2126_combout\,
	datab => \controller_module|k\(5),
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2128_combout\,
	combout => \uart_module|u_RX|r_MEM~2129_combout\);

-- Location: LCCOMB_X25_Y13_N0
\uart_module|u_RX|r_MEM~2132\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2132_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2129_combout\ & (\uart_module|u_RX|r_MEM~2131_combout\)) # (!\uart_module|u_RX|r_MEM~2129_combout\ & ((\uart_module|u_RX|r_MEM~2124_combout\))))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~2129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2131_combout\,
	datab => \uart_module|u_RX|r_MEM~2124_combout\,
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2129_combout\,
	combout => \uart_module|u_RX|r_MEM~2132_combout\);

-- Location: LCCOMB_X16_Y14_N12
\uart_module|u_RX|r_MEM~1230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1230feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1230feeder_combout\);

-- Location: FF_X16_Y14_N13
\uart_module|u_RX|r_MEM~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1230feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1230_q\);

-- Location: FF_X18_Y14_N29
\uart_module|u_RX|r_MEM~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1278_q\);

-- Location: FF_X19_Y16_N15
\uart_module|u_RX|r_MEM~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1206_q\);

-- Location: LCCOMB_X19_Y16_N28
\uart_module|u_RX|r_MEM~1254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1254feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~1254feeder_combout\);

-- Location: FF_X19_Y16_N29
\uart_module|u_RX|r_MEM~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1254feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1254_q\);

-- Location: LCCOMB_X19_Y16_N14
\uart_module|u_RX|r_MEM~2140\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2140_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1254_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~1206_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1206_q\,
	datad => \uart_module|u_RX|r_MEM~1254_q\,
	combout => \uart_module|u_RX|r_MEM~2140_combout\);

-- Location: LCCOMB_X18_Y14_N28
\uart_module|u_RX|r_MEM~2141\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2141_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2140_combout\ & ((\uart_module|u_RX|r_MEM~1278_q\))) # (!\uart_module|u_RX|r_MEM~2140_combout\ & (\uart_module|u_RX|r_MEM~1230_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1230_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1278_q\,
	datad => \uart_module|u_RX|r_MEM~2140_combout\,
	combout => \uart_module|u_RX|r_MEM~2141_combout\);

-- Location: LCCOMB_X16_Y14_N22
\uart_module|u_RX|r_MEM~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~462feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~462feeder_combout\);

-- Location: FF_X16_Y14_N23
\uart_module|u_RX|r_MEM~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~462feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~462_q\);

-- Location: FF_X17_Y7_N11
\uart_module|u_RX|r_MEM~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~510_q\);

-- Location: LCCOMB_X18_Y7_N20
\uart_module|u_RX|r_MEM~486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~486feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~486feeder_combout\);

-- Location: FF_X18_Y7_N21
\uart_module|u_RX|r_MEM~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~486feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~486_q\);

-- Location: FF_X17_Y7_N17
\uart_module|u_RX|r_MEM~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~438_q\);

-- Location: LCCOMB_X17_Y7_N16
\uart_module|u_RX|r_MEM~2135\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2135_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~486_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~438_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~486_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~438_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2135_combout\);

-- Location: LCCOMB_X17_Y7_N10
\uart_module|u_RX|r_MEM~2136\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2136_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2135_combout\ & ((\uart_module|u_RX|r_MEM~510_q\))) # (!\uart_module|u_RX|r_MEM~2135_combout\ & (\uart_module|u_RX|r_MEM~462_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~2135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~462_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~510_q\,
	datad => \uart_module|u_RX|r_MEM~2135_combout\,
	combout => \uart_module|u_RX|r_MEM~2136_combout\);

-- Location: LCCOMB_X21_Y10_N8
\uart_module|u_RX|r_MEM~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~102feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~102feeder_combout\);

-- Location: FF_X21_Y10_N9
\uart_module|u_RX|r_MEM~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~102feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~102_q\);

-- Location: FF_X18_Y10_N5
\uart_module|u_RX|r_MEM~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~126_q\);

-- Location: FF_X18_Y10_N3
\uart_module|u_RX|r_MEM~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~54_q\);

-- Location: LCCOMB_X13_Y10_N18
\uart_module|u_RX|r_MEM~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~78feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~78feeder_combout\);

-- Location: FF_X13_Y10_N19
\uart_module|u_RX|r_MEM~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~78feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~78_q\);

-- Location: LCCOMB_X18_Y10_N2
\uart_module|u_RX|r_MEM~2137\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2137_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~78_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~54_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~54_q\,
	datad => \uart_module|u_RX|r_MEM~78_q\,
	combout => \uart_module|u_RX|r_MEM~2137_combout\);

-- Location: LCCOMB_X18_Y10_N4
\uart_module|u_RX|r_MEM~2138\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2138_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2137_combout\ & ((\uart_module|u_RX|r_MEM~126_q\))) # (!\uart_module|u_RX|r_MEM~2137_combout\ & (\uart_module|u_RX|r_MEM~102_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~2137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~102_q\,
	datac => \uart_module|u_RX|r_MEM~126_q\,
	datad => \uart_module|u_RX|r_MEM~2137_combout\,
	combout => \uart_module|u_RX|r_MEM~2138_combout\);

-- Location: LCCOMB_X18_Y10_N10
\uart_module|u_RX|r_MEM~2139\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2139_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~2136_combout\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~2138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2136_combout\,
	datab => \uart_module|u_RX|r_MEM~2138_combout\,
	datac => \controller_module|k\(5),
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2139_combout\);

-- Location: FF_X17_Y13_N9
\uart_module|u_RX|r_MEM~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~822_q\);

-- Location: LCCOMB_X14_Y9_N4
\uart_module|u_RX|r_MEM~846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~846feeder_combout\ = \uart_module|u_RX|rgb[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][7]~q\,
	combout => \uart_module|u_RX|r_MEM~846feeder_combout\);

-- Location: FF_X14_Y9_N5
\uart_module|u_RX|r_MEM~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~846feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~846_q\);

-- Location: LCCOMB_X17_Y13_N8
\uart_module|u_RX|r_MEM~2133\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2133_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~846_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~822_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~822_q\,
	datad => \uart_module|u_RX|r_MEM~846_q\,
	combout => \uart_module|u_RX|r_MEM~2133_combout\);

-- Location: FF_X17_Y13_N11
\uart_module|u_RX|r_MEM~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~894_q\);

-- Location: FF_X17_Y12_N3
\uart_module|u_RX|r_MEM~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][7]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~870_q\);

-- Location: LCCOMB_X17_Y13_N10
\uart_module|u_RX|r_MEM~2134\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2134_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2133_combout\ & (\uart_module|u_RX|r_MEM~894_q\)) # (!\uart_module|u_RX|r_MEM~2133_combout\ & ((\uart_module|u_RX|r_MEM~870_q\))))) # (!\controller_module|k\(1) 
-- & (\uart_module|u_RX|r_MEM~2133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2133_combout\,
	datac => \uart_module|u_RX|r_MEM~894_q\,
	datad => \uart_module|u_RX|r_MEM~870_q\,
	combout => \uart_module|u_RX|r_MEM~2134_combout\);

-- Location: LCCOMB_X18_Y14_N10
\uart_module|u_RX|r_MEM~2142\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2142_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2139_combout\ & (\uart_module|u_RX|r_MEM~2141_combout\)) # (!\uart_module|u_RX|r_MEM~2139_combout\ & ((\uart_module|u_RX|r_MEM~2134_combout\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~2141_combout\,
	datac => \uart_module|u_RX|r_MEM~2139_combout\,
	datad => \uart_module|u_RX|r_MEM~2134_combout\,
	combout => \uart_module|u_RX|r_MEM~2142_combout\);

-- Location: LCCOMB_X18_Y14_N20
\uart_module|u_RX|r_MEM~2143\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2143_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~2132_combout\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2132_combout\,
	datad => \uart_module|u_RX|r_MEM~2142_combout\,
	combout => \uart_module|u_RX|r_MEM~2143_combout\);

-- Location: LCCOMB_X16_Y18_N22
\uart_module|u_RX|r_MEM~2154\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2154_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2143_combout\ & (\uart_module|u_RX|r_MEM~2153_combout\)) # (!\uart_module|u_RX|r_MEM~2143_combout\ & ((\uart_module|u_RX|r_MEM~2122_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~2153_combout\,
	datac => \uart_module|u_RX|r_MEM~2122_combout\,
	datad => \uart_module|u_RX|r_MEM~2143_combout\,
	combout => \uart_module|u_RX|r_MEM~2154_combout\);

-- Location: LCCOMB_X23_Y19_N6
\uart_module|u_RX|rgb[0][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[0][6]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(7),
	combout => \uart_module|u_RX|rgb[0][6]~feeder_combout\);

-- Location: FF_X23_Y19_N7
\uart_module|u_RX|rgb[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[0][6]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[0][6]~q\);

-- Location: LCCOMB_X23_Y15_N26
\uart_module|u_RX|r_MEM~605feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~605feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~605feeder_combout\);

-- Location: FF_X23_Y15_N27
\uart_module|u_RX|r_MEM~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~605feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~605_q\);

-- Location: FF_X19_Y15_N31
\uart_module|u_RX|r_MEM~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~797_q\);

-- Location: LCCOMB_X18_Y19_N28
\uart_module|u_RX|r_MEM~701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~701feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~701feeder_combout\);

-- Location: FF_X18_Y19_N29
\uart_module|u_RX|r_MEM~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~701feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~701_q\);

-- Location: FF_X19_Y15_N21
\uart_module|u_RX|r_MEM~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~509_q\);

-- Location: LCCOMB_X19_Y15_N20
\uart_module|u_RX|r_MEM~2162\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2162_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~701_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~509_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~701_q\,
	datac => \uart_module|u_RX|r_MEM~509_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2162_combout\);

-- Location: LCCOMB_X19_Y15_N30
\uart_module|u_RX|r_MEM~2163\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2163_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2162_combout\ & ((\uart_module|u_RX|r_MEM~797_q\))) # (!\uart_module|u_RX|r_MEM~2162_combout\ & (\uart_module|u_RX|r_MEM~605_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~605_q\,
	datac => \uart_module|u_RX|r_MEM~797_q\,
	datad => \uart_module|u_RX|r_MEM~2162_combout\,
	combout => \uart_module|u_RX|r_MEM~2163_combout\);

-- Location: LCCOMB_X18_Y16_N26
\uart_module|u_RX|r_MEM~773feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~773feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~773feeder_combout\);

-- Location: FF_X18_Y16_N27
\uart_module|u_RX|r_MEM~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~773feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~773_q\);

-- Location: FF_X13_Y14_N29
\uart_module|u_RX|r_MEM~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~677_q\);

-- Location: FF_X13_Y14_N11
\uart_module|u_RX|r_MEM~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~485_q\);

-- Location: LCCOMB_X16_Y10_N12
\uart_module|u_RX|r_MEM~581feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~581feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~581feeder_combout\);

-- Location: FF_X16_Y10_N13
\uart_module|u_RX|r_MEM~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~581feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~581_q\);

-- Location: LCCOMB_X13_Y14_N10
\uart_module|u_RX|r_MEM~2155\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2155_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~581_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~485_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~485_q\,
	datad => \uart_module|u_RX|r_MEM~581_q\,
	combout => \uart_module|u_RX|r_MEM~2155_combout\);

-- Location: LCCOMB_X13_Y14_N28
\uart_module|u_RX|r_MEM~2156\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2156_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2155_combout\ & (\uart_module|u_RX|r_MEM~773_q\)) # (!\uart_module|u_RX|r_MEM~2155_combout\ & ((\uart_module|u_RX|r_MEM~677_q\))))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~773_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~677_q\,
	datad => \uart_module|u_RX|r_MEM~2155_combout\,
	combout => \uart_module|u_RX|r_MEM~2156_combout\);

-- Location: LCCOMB_X24_Y16_N12
\uart_module|u_RX|r_MEM~533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~533feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~533feeder_combout\);

-- Location: FF_X24_Y16_N13
\uart_module|u_RX|r_MEM~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~533feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~533_q\);

-- Location: FF_X24_Y16_N3
\uart_module|u_RX|r_MEM~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~437_q\);

-- Location: LCCOMB_X24_Y16_N2
\uart_module|u_RX|r_MEM~2159\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2159_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~533_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~437_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~533_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~437_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2159_combout\);

-- Location: FF_X23_Y12_N13
\uart_module|u_RX|r_MEM~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~725_q\);

-- Location: LCCOMB_X25_Y12_N6
\uart_module|u_RX|r_MEM~629feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~629feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~629feeder_combout\);

-- Location: FF_X25_Y12_N7
\uart_module|u_RX|r_MEM~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~629feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~629_q\);

-- Location: LCCOMB_X23_Y12_N12
\uart_module|u_RX|r_MEM~2160\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2160_combout\ = (\uart_module|u_RX|r_MEM~2159_combout\ & (((\uart_module|u_RX|r_MEM~725_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2159_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~629_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2159_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~725_q\,
	datad => \uart_module|u_RX|r_MEM~629_q\,
	combout => \uart_module|u_RX|r_MEM~2160_combout\);

-- Location: FF_X16_Y14_N31
\uart_module|u_RX|r_MEM~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~461_q\);

-- Location: LCCOMB_X21_Y14_N0
\uart_module|u_RX|r_MEM~653feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~653feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~653feeder_combout\);

-- Location: FF_X21_Y14_N1
\uart_module|u_RX|r_MEM~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~653feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~653_q\);

-- Location: LCCOMB_X16_Y14_N30
\uart_module|u_RX|r_MEM~2157\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2157_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~653_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~461_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~461_q\,
	datad => \uart_module|u_RX|r_MEM~653_q\,
	combout => \uart_module|u_RX|r_MEM~2157_combout\);

-- Location: LCCOMB_X22_Y13_N12
\uart_module|u_RX|r_MEM~557feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~557feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~557feeder_combout\);

-- Location: FF_X22_Y13_N13
\uart_module|u_RX|r_MEM~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~557feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~557_q\);

-- Location: FF_X14_Y13_N15
\uart_module|u_RX|r_MEM~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~749_q\);

-- Location: LCCOMB_X14_Y13_N14
\uart_module|u_RX|r_MEM~2158\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2158_combout\ = (\uart_module|u_RX|r_MEM~2157_combout\ & (((\uart_module|u_RX|r_MEM~749_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2157_combout\ & (\uart_module|u_RX|r_MEM~557_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2157_combout\,
	datab => \uart_module|u_RX|r_MEM~557_q\,
	datac => \uart_module|u_RX|r_MEM~749_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2158_combout\);

-- Location: LCCOMB_X14_Y16_N18
\uart_module|u_RX|r_MEM~2161\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2161_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2158_combout\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~2160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2160_combout\,
	datac => \uart_module|u_RX|r_MEM~2158_combout\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2161_combout\);

-- Location: LCCOMB_X14_Y16_N28
\uart_module|u_RX|r_MEM~2164\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2164_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2161_combout\ & (\uart_module|u_RX|r_MEM~2163_combout\)) # (!\uart_module|u_RX|r_MEM~2161_combout\ & ((\uart_module|u_RX|r_MEM~2156_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2163_combout\,
	datac => \uart_module|u_RX|r_MEM~2156_combout\,
	datad => \uart_module|u_RX|r_MEM~2161_combout\,
	combout => \uart_module|u_RX|r_MEM~2164_combout\);

-- Location: LCCOMB_X19_Y16_N24
\uart_module|u_RX|r_MEM~1253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1253feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1253feeder_combout\);

-- Location: FF_X19_Y16_N25
\uart_module|u_RX|r_MEM~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1253feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1253_q\);

-- Location: FF_X18_Y14_N9
\uart_module|u_RX|r_MEM~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1277_q\);

-- Location: FF_X19_Y18_N7
\uart_module|u_RX|r_MEM~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1205_q\);

-- Location: LCCOMB_X19_Y18_N28
\uart_module|u_RX|r_MEM~1229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1229feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1229feeder_combout\);

-- Location: FF_X19_Y18_N29
\uart_module|u_RX|r_MEM~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1229feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1229_q\);

-- Location: LCCOMB_X19_Y18_N6
\uart_module|u_RX|r_MEM~2190\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2190_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~1229_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~1205_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1205_q\,
	datad => \uart_module|u_RX|r_MEM~1229_q\,
	combout => \uart_module|u_RX|r_MEM~2190_combout\);

-- Location: LCCOMB_X18_Y14_N8
\uart_module|u_RX|r_MEM~2191\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2191_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2190_combout\ & ((\uart_module|u_RX|r_MEM~1277_q\))) # (!\uart_module|u_RX|r_MEM~2190_combout\ & (\uart_module|u_RX|r_MEM~1253_q\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1253_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1277_q\,
	datad => \uart_module|u_RX|r_MEM~2190_combout\,
	combout => \uart_module|u_RX|r_MEM~2191_combout\);

-- Location: FF_X26_Y13_N7
\uart_module|u_RX|r_MEM~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1301_q\);

-- Location: LCCOMB_X26_Y13_N28
\uart_module|u_RX|r_MEM~1349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1349feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1349feeder_combout\);

-- Location: FF_X26_Y13_N29
\uart_module|u_RX|r_MEM~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1349feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1349_q\);

-- Location: LCCOMB_X26_Y13_N6
\uart_module|u_RX|r_MEM~2188\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2188_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1349_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~1301_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1301_q\,
	datad => \uart_module|u_RX|r_MEM~1349_q\,
	combout => \uart_module|u_RX|r_MEM~2188_combout\);

-- Location: LCCOMB_X25_Y9_N28
\uart_module|u_RX|r_MEM~1325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1325feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1325feeder_combout\);

-- Location: FF_X25_Y9_N29
\uart_module|u_RX|r_MEM~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1325feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1325_q\);

-- Location: FF_X25_Y9_N27
\uart_module|u_RX|r_MEM~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1373_q\);

-- Location: LCCOMB_X25_Y9_N26
\uart_module|u_RX|r_MEM~2189\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2189_combout\ = (\uart_module|u_RX|r_MEM~2188_combout\ & (((\uart_module|u_RX|r_MEM~1373_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2188_combout\ & (\uart_module|u_RX|r_MEM~1325_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2188_combout\,
	datab => \uart_module|u_RX|r_MEM~1325_q\,
	datac => \uart_module|u_RX|r_MEM~1373_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2189_combout\);

-- Location: LCCOMB_X18_Y14_N30
\uart_module|u_RX|r_MEM~2192\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2192_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3)) # (\uart_module|u_RX|r_MEM~2189_combout\)))) # (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~2191_combout\ & (!\controller_module|k\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2191_combout\,
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~2189_combout\,
	combout => \uart_module|u_RX|r_MEM~2192_combout\);

-- Location: LCCOMB_X23_Y17_N30
\uart_module|u_RX|r_MEM~1421feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1421feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1421feeder_combout\);

-- Location: FF_X23_Y17_N31
\uart_module|u_RX|r_MEM~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1421feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1421_q\);

-- Location: FF_X23_Y13_N27
\uart_module|u_RX|r_MEM~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1397_q\);

-- Location: LCCOMB_X23_Y13_N26
\uart_module|u_RX|r_MEM~2186\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2186_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1421_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1397_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1421_q\,
	datac => \uart_module|u_RX|r_MEM~1397_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2186_combout\);

-- Location: FF_X23_Y13_N17
\uart_module|u_RX|r_MEM~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1469_q\);

-- Location: LCCOMB_X24_Y13_N22
\uart_module|u_RX|r_MEM~1445feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1445feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1445feeder_combout\);

-- Location: FF_X24_Y13_N23
\uart_module|u_RX|r_MEM~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1445feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1445_q\);

-- Location: LCCOMB_X23_Y13_N16
\uart_module|u_RX|r_MEM~2187\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2187_combout\ = (\uart_module|u_RX|r_MEM~2186_combout\ & (((\uart_module|u_RX|r_MEM~1469_q\)) # (!\controller_module|k\(1)))) # (!\uart_module|u_RX|r_MEM~2186_combout\ & (\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~1445_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2186_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1469_q\,
	datad => \uart_module|u_RX|r_MEM~1445_q\,
	combout => \uart_module|u_RX|r_MEM~2187_combout\);

-- Location: FF_X12_Y12_N17
\uart_module|u_RX|r_MEM~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1517_q\);

-- Location: LCCOMB_X25_Y12_N12
\uart_module|u_RX|r_MEM~1541feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1541feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1541feeder_combout\);

-- Location: FF_X25_Y12_N13
\uart_module|u_RX|r_MEM~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1541feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1541_q\);

-- Location: FF_X24_Y12_N19
\uart_module|u_RX|r_MEM~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1493_q\);

-- Location: LCCOMB_X24_Y12_N18
\uart_module|u_RX|r_MEM~2193\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2193_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1541_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1493_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1541_q\,
	datac => \uart_module|u_RX|r_MEM~1493_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2193_combout\);

-- Location: FF_X24_Y12_N1
\uart_module|u_RX|r_MEM~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1565_q\);

-- Location: LCCOMB_X24_Y12_N0
\uart_module|u_RX|r_MEM~2194\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2194_combout\ = (\uart_module|u_RX|r_MEM~2193_combout\ & (((\uart_module|u_RX|r_MEM~1565_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2193_combout\ & (\uart_module|u_RX|r_MEM~1517_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1517_q\,
	datab => \uart_module|u_RX|r_MEM~2193_combout\,
	datac => \uart_module|u_RX|r_MEM~1565_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2194_combout\);

-- Location: LCCOMB_X18_Y14_N24
\uart_module|u_RX|r_MEM~2195\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2195_combout\ = (\uart_module|u_RX|r_MEM~2192_combout\ & (((\uart_module|u_RX|r_MEM~2194_combout\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2192_combout\ & (\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~2187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2192_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2187_combout\,
	datad => \uart_module|u_RX|r_MEM~2194_combout\,
	combout => \uart_module|u_RX|r_MEM~2195_combout\);

-- Location: LCCOMB_X14_Y17_N6
\uart_module|u_RX|r_MEM~941feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~941feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~941feeder_combout\);

-- Location: FF_X14_Y17_N7
\uart_module|u_RX|r_MEM~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~941feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~941_q\);

-- Location: FF_X14_Y9_N17
\uart_module|u_RX|r_MEM~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1133_q\);

-- Location: LCCOMB_X11_Y9_N20
\uart_module|u_RX|r_MEM~1037feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1037feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1037feeder_combout\);

-- Location: FF_X11_Y9_N21
\uart_module|u_RX|r_MEM~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1037feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1037_q\);

-- Location: FF_X14_Y9_N11
\uart_module|u_RX|r_MEM~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~845_q\);

-- Location: LCCOMB_X14_Y9_N10
\uart_module|u_RX|r_MEM~2165\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2165_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1037_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~845_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1037_q\,
	datac => \uart_module|u_RX|r_MEM~845_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2165_combout\);

-- Location: LCCOMB_X14_Y9_N16
\uart_module|u_RX|r_MEM~2166\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2166_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2165_combout\ & ((\uart_module|u_RX|r_MEM~1133_q\))) # (!\uart_module|u_RX|r_MEM~2165_combout\ & (\uart_module|u_RX|r_MEM~941_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~941_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1133_q\,
	datad => \uart_module|u_RX|r_MEM~2165_combout\,
	combout => \uart_module|u_RX|r_MEM~2166_combout\);

-- Location: LCCOMB_X21_Y9_N12
\uart_module|u_RX|r_MEM~1061feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1061feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1061feeder_combout\);

-- Location: FF_X21_Y9_N13
\uart_module|u_RX|r_MEM~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1061feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1061_q\);

-- Location: FF_X22_Y11_N3
\uart_module|u_RX|r_MEM~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1157_q\);

-- Location: FF_X22_Y11_N21
\uart_module|u_RX|r_MEM~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~869_q\);

-- Location: LCCOMB_X24_Y11_N30
\uart_module|u_RX|r_MEM~965feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~965feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~965feeder_combout\);

-- Location: FF_X24_Y11_N31
\uart_module|u_RX|r_MEM~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~965feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~965_q\);

-- Location: LCCOMB_X22_Y11_N20
\uart_module|u_RX|r_MEM~2167\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2167_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~965_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~869_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~869_q\,
	datad => \uart_module|u_RX|r_MEM~965_q\,
	combout => \uart_module|u_RX|r_MEM~2167_combout\);

-- Location: LCCOMB_X22_Y11_N2
\uart_module|u_RX|r_MEM~2168\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2168_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2167_combout\ & ((\uart_module|u_RX|r_MEM~1157_q\))) # (!\uart_module|u_RX|r_MEM~2167_combout\ & (\uart_module|u_RX|r_MEM~1061_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1061_q\,
	datac => \uart_module|u_RX|r_MEM~1157_q\,
	datad => \uart_module|u_RX|r_MEM~2167_combout\,
	combout => \uart_module|u_RX|r_MEM~2168_combout\);

-- Location: LCCOMB_X21_Y19_N4
\uart_module|u_RX|r_MEM~1013feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1013feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1013feeder_combout\);

-- Location: FF_X21_Y19_N5
\uart_module|u_RX|r_MEM~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1013feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1013_q\);

-- Location: FF_X22_Y16_N7
\uart_module|u_RX|r_MEM~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1109_q\);

-- Location: FF_X22_Y16_N1
\uart_module|u_RX|r_MEM~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~821_q\);

-- Location: LCCOMB_X21_Y16_N6
\uart_module|u_RX|r_MEM~917feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~917feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~917feeder_combout\);

-- Location: FF_X21_Y16_N7
\uart_module|u_RX|r_MEM~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~917feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~917_q\);

-- Location: LCCOMB_X22_Y16_N0
\uart_module|u_RX|r_MEM~2169\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2169_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~917_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~821_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~821_q\,
	datad => \uart_module|u_RX|r_MEM~917_q\,
	combout => \uart_module|u_RX|r_MEM~2169_combout\);

-- Location: LCCOMB_X22_Y16_N6
\uart_module|u_RX|r_MEM~2170\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2170_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2169_combout\ & ((\uart_module|u_RX|r_MEM~1109_q\))) # (!\uart_module|u_RX|r_MEM~2169_combout\ & (\uart_module|u_RX|r_MEM~1013_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1013_q\,
	datac => \uart_module|u_RX|r_MEM~1109_q\,
	datad => \uart_module|u_RX|r_MEM~2169_combout\,
	combout => \uart_module|u_RX|r_MEM~2170_combout\);

-- Location: LCCOMB_X22_Y16_N8
\uart_module|u_RX|r_MEM~2171\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2171_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2168_combout\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((!\controller_module|k\(0) & \uart_module|u_RX|r_MEM~2170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2168_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~2170_combout\,
	combout => \uart_module|u_RX|r_MEM~2171_combout\);

-- Location: LCCOMB_X16_Y18_N28
\uart_module|u_RX|r_MEM~989feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~989feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~989feeder_combout\);

-- Location: FF_X16_Y18_N29
\uart_module|u_RX|r_MEM~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~989feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~989_q\);

-- Location: FF_X17_Y18_N23
\uart_module|u_RX|r_MEM~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1181_q\);

-- Location: LCCOMB_X18_Y18_N30
\uart_module|u_RX|r_MEM~1085feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1085feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~1085feeder_combout\);

-- Location: FF_X18_Y18_N31
\uart_module|u_RX|r_MEM~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1085feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1085_q\);

-- Location: FF_X17_Y18_N25
\uart_module|u_RX|r_MEM~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~893_q\);

-- Location: LCCOMB_X17_Y18_N24
\uart_module|u_RX|r_MEM~2172\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2172_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1085_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~893_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1085_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~893_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2172_combout\);

-- Location: LCCOMB_X17_Y18_N22
\uart_module|u_RX|r_MEM~2173\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2173_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2172_combout\ & ((\uart_module|u_RX|r_MEM~1181_q\))) # (!\uart_module|u_RX|r_MEM~2172_combout\ & (\uart_module|u_RX|r_MEM~989_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~989_q\,
	datac => \uart_module|u_RX|r_MEM~1181_q\,
	datad => \uart_module|u_RX|r_MEM~2172_combout\,
	combout => \uart_module|u_RX|r_MEM~2173_combout\);

-- Location: LCCOMB_X14_Y16_N14
\uart_module|u_RX|r_MEM~2174\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2174_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2171_combout\ & ((\uart_module|u_RX|r_MEM~2173_combout\))) # (!\uart_module|u_RX|r_MEM~2171_combout\ & (\uart_module|u_RX|r_MEM~2166_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2166_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2171_combout\,
	datad => \uart_module|u_RX|r_MEM~2173_combout\,
	combout => \uart_module|u_RX|r_MEM~2174_combout\);

-- Location: LCCOMB_X14_Y10_N30
\uart_module|u_RX|r_MEM~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~221feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~221feeder_combout\);

-- Location: FF_X14_Y10_N31
\uart_module|u_RX|r_MEM~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~221feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~221_q\);

-- Location: LCCOMB_X16_Y10_N22
\uart_module|u_RX|r_MEM~317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~317feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~317feeder_combout\);

-- Location: FF_X16_Y10_N23
\uart_module|u_RX|r_MEM~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~317feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~317_q\);

-- Location: FF_X13_Y9_N19
\uart_module|u_RX|r_MEM~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~125_q\);

-- Location: LCCOMB_X13_Y9_N18
\uart_module|u_RX|r_MEM~2182\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2182_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~317_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~125_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~317_q\,
	datac => \uart_module|u_RX|r_MEM~125_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2182_combout\);

-- Location: FF_X13_Y9_N17
\uart_module|u_RX|r_MEM~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~413_q\);

-- Location: LCCOMB_X13_Y9_N16
\uart_module|u_RX|r_MEM~2183\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2183_combout\ = (\uart_module|u_RX|r_MEM~2182_combout\ & (((\uart_module|u_RX|r_MEM~413_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2182_combout\ & (\uart_module|u_RX|r_MEM~221_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~221_q\,
	datab => \uart_module|u_RX|r_MEM~2182_combout\,
	datac => \uart_module|u_RX|r_MEM~413_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2183_combout\);

-- Location: LCCOMB_X21_Y9_N2
\uart_module|u_RX|r_MEM~293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~293feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~293feeder_combout\);

-- Location: FF_X21_Y9_N3
\uart_module|u_RX|r_MEM~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~293feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~293_q\);

-- Location: FF_X21_Y12_N25
\uart_module|u_RX|r_MEM~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~389_q\);

-- Location: FF_X21_Y10_N11
\uart_module|u_RX|r_MEM~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~101_q\);

-- Location: LCCOMB_X21_Y18_N6
\uart_module|u_RX|r_MEM~197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~197feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~197feeder_combout\);

-- Location: FF_X21_Y18_N7
\uart_module|u_RX|r_MEM~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~197feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~197_q\);

-- Location: LCCOMB_X21_Y10_N10
\uart_module|u_RX|r_MEM~2177\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2177_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~197_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~101_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~101_q\,
	datad => \uart_module|u_RX|r_MEM~197_q\,
	combout => \uart_module|u_RX|r_MEM~2177_combout\);

-- Location: LCCOMB_X21_Y12_N24
\uart_module|u_RX|r_MEM~2178\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2178_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2177_combout\ & ((\uart_module|u_RX|r_MEM~389_q\))) # (!\uart_module|u_RX|r_MEM~2177_combout\ & (\uart_module|u_RX|r_MEM~293_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~293_q\,
	datac => \uart_module|u_RX|r_MEM~389_q\,
	datad => \uart_module|u_RX|r_MEM~2177_combout\,
	combout => \uart_module|u_RX|r_MEM~2178_combout\);

-- Location: FF_X18_Y12_N9
\uart_module|u_RX|r_MEM~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~53_q\);

-- Location: LCCOMB_X14_Y10_N8
\uart_module|u_RX|r_MEM~149feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~149feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~149feeder_combout\);

-- Location: FF_X14_Y10_N9
\uart_module|u_RX|r_MEM~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~149feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~149_q\);

-- Location: LCCOMB_X18_Y12_N8
\uart_module|u_RX|r_MEM~2179\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2179_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~149_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~53_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~53_q\,
	datad => \uart_module|u_RX|r_MEM~149_q\,
	combout => \uart_module|u_RX|r_MEM~2179_combout\);

-- Location: FF_X23_Y11_N23
\uart_module|u_RX|r_MEM~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~341_q\);

-- Location: LCCOMB_X19_Y14_N10
\uart_module|u_RX|r_MEM~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~245feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~245feeder_combout\);

-- Location: FF_X19_Y14_N11
\uart_module|u_RX|r_MEM~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~245feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~245_q\);

-- Location: LCCOMB_X23_Y11_N22
\uart_module|u_RX|r_MEM~2180\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2180_combout\ = (\uart_module|u_RX|r_MEM~2179_combout\ & (((\uart_module|u_RX|r_MEM~341_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2179_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~245_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2179_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~341_q\,
	datad => \uart_module|u_RX|r_MEM~245_q\,
	combout => \uart_module|u_RX|r_MEM~2180_combout\);

-- Location: LCCOMB_X14_Y16_N8
\uart_module|u_RX|r_MEM~2181\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2181_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~2178_combout\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2178_combout\,
	datad => \uart_module|u_RX|r_MEM~2180_combout\,
	combout => \uart_module|u_RX|r_MEM~2181_combout\);

-- Location: LCCOMB_X14_Y11_N12
\uart_module|u_RX|r_MEM~173feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~173feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~173feeder_combout\);

-- Location: FF_X14_Y11_N13
\uart_module|u_RX|r_MEM~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~173feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~173_q\);

-- Location: FF_X14_Y14_N29
\uart_module|u_RX|r_MEM~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~365_q\);

-- Location: FF_X14_Y14_N3
\uart_module|u_RX|r_MEM~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][6]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~77_q\);

-- Location: LCCOMB_X19_Y14_N4
\uart_module|u_RX|r_MEM~269feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~269feeder_combout\ = \uart_module|u_RX|rgb[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][6]~q\,
	combout => \uart_module|u_RX|r_MEM~269feeder_combout\);

-- Location: FF_X19_Y14_N5
\uart_module|u_RX|r_MEM~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~269feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~269_q\);

-- Location: LCCOMB_X14_Y14_N2
\uart_module|u_RX|r_MEM~2175\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2175_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~269_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~77_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~77_q\,
	datad => \uart_module|u_RX|r_MEM~269_q\,
	combout => \uart_module|u_RX|r_MEM~2175_combout\);

-- Location: LCCOMB_X14_Y14_N28
\uart_module|u_RX|r_MEM~2176\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2176_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2175_combout\ & ((\uart_module|u_RX|r_MEM~365_q\))) # (!\uart_module|u_RX|r_MEM~2175_combout\ & (\uart_module|u_RX|r_MEM~173_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~173_q\,
	datac => \uart_module|u_RX|r_MEM~365_q\,
	datad => \uart_module|u_RX|r_MEM~2175_combout\,
	combout => \uart_module|u_RX|r_MEM~2176_combout\);

-- Location: LCCOMB_X14_Y16_N10
\uart_module|u_RX|r_MEM~2184\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2184_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2181_combout\ & (\uart_module|u_RX|r_MEM~2183_combout\)) # (!\uart_module|u_RX|r_MEM~2181_combout\ & ((\uart_module|u_RX|r_MEM~2176_combout\))))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2183_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2181_combout\,
	datad => \uart_module|u_RX|r_MEM~2176_combout\,
	combout => \uart_module|u_RX|r_MEM~2184_combout\);

-- Location: LCCOMB_X14_Y16_N16
\uart_module|u_RX|r_MEM~2185\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2185_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2174_combout\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((!\controller_module|k\(4) & \uart_module|u_RX|r_MEM~2184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~2174_combout\,
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2184_combout\,
	combout => \uart_module|u_RX|r_MEM~2185_combout\);

-- Location: LCCOMB_X14_Y16_N2
\uart_module|u_RX|r_MEM~2196\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2196_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2185_combout\ & ((\uart_module|u_RX|r_MEM~2195_combout\))) # (!\uart_module|u_RX|r_MEM~2185_combout\ & (\uart_module|u_RX|r_MEM~2164_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~2185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2164_combout\,
	datac => \uart_module|u_RX|r_MEM~2195_combout\,
	datad => \uart_module|u_RX|r_MEM~2185_combout\,
	combout => \uart_module|u_RX|r_MEM~2196_combout\);

-- Location: LCCOMB_X23_Y19_N12
\uart_module|u_RX|rgb[0][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[0][5]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(6),
	combout => \uart_module|u_RX|rgb[0][5]~feeder_combout\);

-- Location: FF_X23_Y19_N13
\uart_module|u_RX|rgb[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[0][5]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[0][5]~q\);

-- Location: FF_X13_Y8_N13
\uart_module|u_RX|r_MEM~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~364_q\);

-- Location: LCCOMB_X14_Y8_N2
\uart_module|u_RX|r_MEM~748feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~748feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~748feeder_combout\);

-- Location: FF_X14_Y8_N3
\uart_module|u_RX|r_MEM~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~748feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~748_q\);

-- Location: LCCOMB_X13_Y8_N12
\uart_module|u_RX|r_MEM~2204\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2204_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~748_q\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~364_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~364_q\,
	datad => \uart_module|u_RX|r_MEM~748_q\,
	combout => \uart_module|u_RX|r_MEM~2204_combout\);

-- Location: LCCOMB_X11_Y10_N28
\uart_module|u_RX|r_MEM~1132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1132feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1132feeder_combout\);

-- Location: FF_X11_Y10_N29
\uart_module|u_RX|r_MEM~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1132feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1132_q\);

-- Location: FF_X11_Y10_N3
\uart_module|u_RX|r_MEM~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1516_q\);

-- Location: LCCOMB_X11_Y10_N2
\uart_module|u_RX|r_MEM~2205\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2205_combout\ = (\uart_module|u_RX|r_MEM~2204_combout\ & (((\uart_module|u_RX|r_MEM~1516_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2204_combout\ & (\uart_module|u_RX|r_MEM~1132_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2204_combout\,
	datab => \uart_module|u_RX|r_MEM~1132_q\,
	datac => \uart_module|u_RX|r_MEM~1516_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2205_combout\);

-- Location: LCCOMB_X24_Y17_N6
\uart_module|u_RX|r_MEM~652feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~652feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~652feeder_combout\);

-- Location: FF_X24_Y17_N7
\uart_module|u_RX|r_MEM~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~652feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~652_q\);

-- Location: FF_X23_Y17_N21
\uart_module|u_RX|r_MEM~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1420_q\);

-- Location: FF_X18_Y9_N27
\uart_module|u_RX|r_MEM~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~268_q\);

-- Location: LCCOMB_X18_Y9_N16
\uart_module|u_RX|r_MEM~1036feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1036feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1036feeder_combout\);

-- Location: FF_X18_Y9_N17
\uart_module|u_RX|r_MEM~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1036feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1036_q\);

-- Location: LCCOMB_X18_Y9_N26
\uart_module|u_RX|r_MEM~2197\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2197_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1036_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~268_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~268_q\,
	datad => \uart_module|u_RX|r_MEM~1036_q\,
	combout => \uart_module|u_RX|r_MEM~2197_combout\);

-- Location: LCCOMB_X23_Y17_N20
\uart_module|u_RX|r_MEM~2198\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2198_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2197_combout\ & ((\uart_module|u_RX|r_MEM~1420_q\))) # (!\uart_module|u_RX|r_MEM~2197_combout\ & (\uart_module|u_RX|r_MEM~652_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~652_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1420_q\,
	datad => \uart_module|u_RX|r_MEM~2197_combout\,
	combout => \uart_module|u_RX|r_MEM~2198_combout\);

-- Location: FF_X13_Y10_N23
\uart_module|u_RX|r_MEM~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~76_q\);

-- Location: LCCOMB_X13_Y10_N12
\uart_module|u_RX|r_MEM~844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~844feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~844feeder_combout\);

-- Location: FF_X13_Y10_N13
\uart_module|u_RX|r_MEM~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~844feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~844_q\);

-- Location: LCCOMB_X13_Y10_N22
\uart_module|u_RX|r_MEM~2201\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2201_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~844_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~76_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~76_q\,
	datad => \uart_module|u_RX|r_MEM~844_q\,
	combout => \uart_module|u_RX|r_MEM~2201_combout\);

-- Location: FF_X13_Y17_N13
\uart_module|u_RX|r_MEM~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1228_q\);

-- Location: LCCOMB_X13_Y17_N18
\uart_module|u_RX|r_MEM~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~460feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~460feeder_combout\);

-- Location: FF_X13_Y17_N19
\uart_module|u_RX|r_MEM~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~460feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~460_q\);

-- Location: LCCOMB_X13_Y17_N12
\uart_module|u_RX|r_MEM~2202\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2202_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2201_combout\ & (\uart_module|u_RX|r_MEM~1228_q\)) # (!\uart_module|u_RX|r_MEM~2201_combout\ & ((\uart_module|u_RX|r_MEM~460_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~2201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2201_combout\,
	datac => \uart_module|u_RX|r_MEM~1228_q\,
	datad => \uart_module|u_RX|r_MEM~460_q\,
	combout => \uart_module|u_RX|r_MEM~2202_combout\);

-- Location: LCCOMB_X12_Y17_N24
\uart_module|u_RX|r_MEM~556feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~556feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~556feeder_combout\);

-- Location: FF_X12_Y17_N25
\uart_module|u_RX|r_MEM~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~556feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~556_q\);

-- Location: FF_X16_Y17_N9
\uart_module|u_RX|r_MEM~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~172_q\);

-- Location: LCCOMB_X16_Y17_N8
\uart_module|u_RX|r_MEM~2199\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2199_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~556_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~172_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~556_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~172_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2199_combout\);

-- Location: FF_X16_Y17_N19
\uart_module|u_RX|r_MEM~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1324_q\);

-- Location: LCCOMB_X21_Y17_N24
\uart_module|u_RX|r_MEM~940feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~940feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~940feeder_combout\);

-- Location: FF_X21_Y17_N25
\uart_module|u_RX|r_MEM~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~940feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~940_q\);

-- Location: LCCOMB_X16_Y17_N18
\uart_module|u_RX|r_MEM~2200\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2200_combout\ = (\uart_module|u_RX|r_MEM~2199_combout\ & (((\uart_module|u_RX|r_MEM~1324_q\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2199_combout\ & (\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~940_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2199_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1324_q\,
	datad => \uart_module|u_RX|r_MEM~940_q\,
	combout => \uart_module|u_RX|r_MEM~2200_combout\);

-- Location: LCCOMB_X13_Y17_N22
\uart_module|u_RX|r_MEM~2203\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2203_combout\ = (\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2200_combout\) # (\controller_module|k\(3))))) # (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~2202_combout\ & ((!\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2202_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2200_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2203_combout\);

-- Location: LCCOMB_X13_Y17_N24
\uart_module|u_RX|r_MEM~2206\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2206_combout\ = (\uart_module|u_RX|r_MEM~2203_combout\ & ((\uart_module|u_RX|r_MEM~2205_combout\) # ((!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~2203_combout\ & (((\uart_module|u_RX|r_MEM~2198_combout\ & 
-- \controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2205_combout\,
	datab => \uart_module|u_RX|r_MEM~2198_combout\,
	datac => \uart_module|u_RX|r_MEM~2203_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2206_combout\);

-- Location: FF_X16_Y15_N13
\uart_module|u_RX|r_MEM~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~220_q\);

-- Location: LCCOMB_X21_Y15_N12
\uart_module|u_RX|r_MEM~988feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~988feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~988feeder_combout\);

-- Location: FF_X21_Y15_N13
\uart_module|u_RX|r_MEM~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~988feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~988_q\);

-- Location: LCCOMB_X16_Y15_N12
\uart_module|u_RX|r_MEM~2228\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2228_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~988_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~220_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~220_q\,
	datad => \uart_module|u_RX|r_MEM~988_q\,
	combout => \uart_module|u_RX|r_MEM~2228_combout\);

-- Location: FF_X16_Y15_N31
\uart_module|u_RX|r_MEM~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1372_q\);

-- Location: LCCOMB_X23_Y15_N0
\uart_module|u_RX|r_MEM~604feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~604feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~604feeder_combout\);

-- Location: FF_X23_Y15_N1
\uart_module|u_RX|r_MEM~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~604feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~604_q\);

-- Location: LCCOMB_X16_Y15_N30
\uart_module|u_RX|r_MEM~2229\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2229_combout\ = (\uart_module|u_RX|r_MEM~2228_combout\ & (((\uart_module|u_RX|r_MEM~1372_q\)) # (!\controller_module|k\(4)))) # (!\uart_module|u_RX|r_MEM~2228_combout\ & (\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~604_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2228_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1372_q\,
	datad => \uart_module|u_RX|r_MEM~604_q\,
	combout => \uart_module|u_RX|r_MEM~2229_combout\);

-- Location: LCCOMB_X23_Y10_N18
\uart_module|u_RX|r_MEM~796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~796feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~796feeder_combout\);

-- Location: FF_X23_Y10_N19
\uart_module|u_RX|r_MEM~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~796feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~796_q\);

-- Location: FF_X23_Y10_N25
\uart_module|u_RX|r_MEM~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1564_q\);

-- Location: LCCOMB_X24_Y10_N4
\uart_module|u_RX|r_MEM~1180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1180feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1180feeder_combout\);

-- Location: FF_X24_Y10_N5
\uart_module|u_RX|r_MEM~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1180feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1180_q\);

-- Location: FF_X24_Y10_N27
\uart_module|u_RX|r_MEM~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~412_q\);

-- Location: LCCOMB_X24_Y10_N26
\uart_module|u_RX|r_MEM~2235\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2235_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1180_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~412_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1180_q\,
	datac => \uart_module|u_RX|r_MEM~412_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2235_combout\);

-- Location: LCCOMB_X23_Y10_N24
\uart_module|u_RX|r_MEM~2236\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2236_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2235_combout\ & ((\uart_module|u_RX|r_MEM~1564_q\))) # (!\uart_module|u_RX|r_MEM~2235_combout\ & (\uart_module|u_RX|r_MEM~796_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~796_q\,
	datac => \uart_module|u_RX|r_MEM~1564_q\,
	datad => \uart_module|u_RX|r_MEM~2235_combout\,
	combout => \uart_module|u_RX|r_MEM~2236_combout\);

-- Location: LCCOMB_X18_Y19_N6
\uart_module|u_RX|r_MEM~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~700feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~700feeder_combout\);

-- Location: FF_X18_Y19_N7
\uart_module|u_RX|r_MEM~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~700feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~700_q\);

-- Location: FF_X17_Y16_N5
\uart_module|u_RX|r_MEM~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~316_q\);

-- Location: LCCOMB_X17_Y16_N4
\uart_module|u_RX|r_MEM~2230\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2230_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~700_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~316_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~700_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~316_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2230_combout\);

-- Location: FF_X25_Y16_N23
\uart_module|u_RX|r_MEM~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1468_q\);

-- Location: LCCOMB_X25_Y16_N28
\uart_module|u_RX|r_MEM~1084feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1084feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1084feeder_combout\);

-- Location: FF_X25_Y16_N29
\uart_module|u_RX|r_MEM~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1084feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1084_q\);

-- Location: LCCOMB_X25_Y16_N22
\uart_module|u_RX|r_MEM~2231\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2231_combout\ = (\uart_module|u_RX|r_MEM~2230_combout\ & (((\uart_module|u_RX|r_MEM~1468_q\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2230_combout\ & (\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~1084_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2230_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1468_q\,
	datad => \uart_module|u_RX|r_MEM~1084_q\,
	combout => \uart_module|u_RX|r_MEM~2231_combout\);

-- Location: LCCOMB_X12_Y9_N28
\uart_module|u_RX|r_MEM~892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~892feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~892feeder_combout\);

-- Location: FF_X12_Y9_N29
\uart_module|u_RX|r_MEM~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~892feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~892_q\);

-- Location: FF_X12_Y9_N3
\uart_module|u_RX|r_MEM~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1276_q\);

-- Location: FF_X16_Y9_N25
\uart_module|u_RX|r_MEM~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~124_q\);

-- Location: LCCOMB_X19_Y15_N4
\uart_module|u_RX|r_MEM~508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~508feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~508feeder_combout\);

-- Location: FF_X19_Y15_N5
\uart_module|u_RX|r_MEM~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~508feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~508_q\);

-- Location: LCCOMB_X16_Y9_N24
\uart_module|u_RX|r_MEM~2232\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2232_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~508_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~124_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~124_q\,
	datad => \uart_module|u_RX|r_MEM~508_q\,
	combout => \uart_module|u_RX|r_MEM~2232_combout\);

-- Location: LCCOMB_X12_Y9_N2
\uart_module|u_RX|r_MEM~2233\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2233_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2232_combout\ & ((\uart_module|u_RX|r_MEM~1276_q\))) # (!\uart_module|u_RX|r_MEM~2232_combout\ & (\uart_module|u_RX|r_MEM~892_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~2232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~892_q\,
	datac => \uart_module|u_RX|r_MEM~1276_q\,
	datad => \uart_module|u_RX|r_MEM~2232_combout\,
	combout => \uart_module|u_RX|r_MEM~2233_combout\);

-- Location: LCCOMB_X24_Y14_N18
\uart_module|u_RX|r_MEM~2234\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2234_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~2231_combout\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~2233_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2231_combout\,
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~2233_combout\,
	combout => \uart_module|u_RX|r_MEM~2234_combout\);

-- Location: LCCOMB_X24_Y14_N24
\uart_module|u_RX|r_MEM~2237\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2237_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2234_combout\ & ((\uart_module|u_RX|r_MEM~2236_combout\))) # (!\uart_module|u_RX|r_MEM~2234_combout\ & (\uart_module|u_RX|r_MEM~2229_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2229_combout\,
	datac => \uart_module|u_RX|r_MEM~2236_combout\,
	datad => \uart_module|u_RX|r_MEM~2234_combout\,
	combout => \uart_module|u_RX|r_MEM~2237_combout\);

-- Location: LCCOMB_X23_Y14_N30
\uart_module|u_RX|r_MEM~1444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1444feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1444feeder_combout\);

-- Location: FF_X23_Y14_N31
\uart_module|u_RX|r_MEM~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1444feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1444_q\);

-- Location: FF_X18_Y15_N3
\uart_module|u_RX|r_MEM~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1540_q\);

-- Location: LCCOMB_X22_Y15_N4
\uart_module|u_RX|r_MEM~1348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1348feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1348feeder_combout\);

-- Location: FF_X22_Y15_N5
\uart_module|u_RX|r_MEM~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1348feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1348_q\);

-- Location: FF_X18_Y15_N17
\uart_module|u_RX|r_MEM~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1252_q\);

-- Location: LCCOMB_X18_Y15_N16
\uart_module|u_RX|r_MEM~2214\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2214_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1348_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~1252_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~1348_q\,
	datac => \uart_module|u_RX|r_MEM~1252_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2214_combout\);

-- Location: LCCOMB_X18_Y15_N2
\uart_module|u_RX|r_MEM~2215\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2215_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2214_combout\ & ((\uart_module|u_RX|r_MEM~1540_q\))) # (!\uart_module|u_RX|r_MEM~2214_combout\ & (\uart_module|u_RX|r_MEM~1444_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1444_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1540_q\,
	datad => \uart_module|u_RX|r_MEM~2214_combout\,
	combout => \uart_module|u_RX|r_MEM~2215_combout\);

-- Location: FF_X21_Y8_N31
\uart_module|u_RX|r_MEM~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~868_q\);

-- Location: LCCOMB_X22_Y8_N28
\uart_module|u_RX|r_MEM~1060feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1060feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1060feeder_combout\);

-- Location: FF_X22_Y8_N29
\uart_module|u_RX|r_MEM~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1060feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1060_q\);

-- Location: LCCOMB_X21_Y8_N30
\uart_module|u_RX|r_MEM~2209\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2209_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~1060_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~868_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~868_q\,
	datad => \uart_module|u_RX|r_MEM~1060_q\,
	combout => \uart_module|u_RX|r_MEM~2209_combout\);

-- Location: FF_X21_Y8_N5
\uart_module|u_RX|r_MEM~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1156_q\);

-- Location: LCCOMB_X24_Y8_N28
\uart_module|u_RX|r_MEM~964feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~964feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~964feeder_combout\);

-- Location: FF_X24_Y8_N29
\uart_module|u_RX|r_MEM~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~964feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~964_q\);

-- Location: LCCOMB_X21_Y8_N4
\uart_module|u_RX|r_MEM~2210\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2210_combout\ = (\uart_module|u_RX|r_MEM~2209_combout\ & (((\uart_module|u_RX|r_MEM~1156_q\)) # (!\controller_module|k\(2)))) # (!\uart_module|u_RX|r_MEM~2209_combout\ & (\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~964_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2209_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1156_q\,
	datad => \uart_module|u_RX|r_MEM~964_q\,
	combout => \uart_module|u_RX|r_MEM~2210_combout\);

-- Location: FF_X21_Y10_N7
\uart_module|u_RX|r_MEM~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~100_q\);

-- Location: LCCOMB_X21_Y10_N20
\uart_module|u_RX|r_MEM~292feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~292feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~292feeder_combout\);

-- Location: FF_X21_Y10_N21
\uart_module|u_RX|r_MEM~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~292feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~292_q\);

-- Location: LCCOMB_X21_Y10_N6
\uart_module|u_RX|r_MEM~2211\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2211_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~292_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~100_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~100_q\,
	datad => \uart_module|u_RX|r_MEM~292_q\,
	combout => \uart_module|u_RX|r_MEM~2211_combout\);

-- Location: FF_X21_Y18_N23
\uart_module|u_RX|r_MEM~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~388_q\);

-- Location: LCCOMB_X21_Y18_N12
\uart_module|u_RX|r_MEM~196feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~196feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~196feeder_combout\);

-- Location: FF_X21_Y18_N13
\uart_module|u_RX|r_MEM~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~196feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~196_q\);

-- Location: LCCOMB_X21_Y18_N22
\uart_module|u_RX|r_MEM~2212\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2212_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2211_combout\ & (\uart_module|u_RX|r_MEM~388_q\)) # (!\uart_module|u_RX|r_MEM~2211_combout\ & ((\uart_module|u_RX|r_MEM~196_q\))))) # (!\controller_module|k\(2) 
-- & (\uart_module|u_RX|r_MEM~2211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2211_combout\,
	datac => \uart_module|u_RX|r_MEM~388_q\,
	datad => \uart_module|u_RX|r_MEM~196_q\,
	combout => \uart_module|u_RX|r_MEM~2212_combout\);

-- Location: LCCOMB_X18_Y15_N22
\uart_module|u_RX|r_MEM~2213\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2213_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~2210_combout\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~2212_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2210_combout\,
	datad => \uart_module|u_RX|r_MEM~2212_combout\,
	combout => \uart_module|u_RX|r_MEM~2213_combout\);

-- Location: LCCOMB_X21_Y7_N16
\uart_module|u_RX|r_MEM~676feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~676feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~676feeder_combout\);

-- Location: FF_X21_Y7_N17
\uart_module|u_RX|r_MEM~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~676feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~676_q\);

-- Location: FF_X18_Y7_N19
\uart_module|u_RX|r_MEM~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~772_q\);

-- Location: LCCOMB_X16_Y10_N0
\uart_module|u_RX|r_MEM~580feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~580feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~580feeder_combout\);

-- Location: FF_X16_Y10_N1
\uart_module|u_RX|r_MEM~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~580feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~580_q\);

-- Location: FF_X18_Y7_N1
\uart_module|u_RX|r_MEM~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~484_q\);

-- Location: LCCOMB_X18_Y7_N0
\uart_module|u_RX|r_MEM~2207\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2207_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~580_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~484_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~580_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~484_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2207_combout\);

-- Location: LCCOMB_X18_Y7_N18
\uart_module|u_RX|r_MEM~2208\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2208_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2207_combout\ & ((\uart_module|u_RX|r_MEM~772_q\))) # (!\uart_module|u_RX|r_MEM~2207_combout\ & (\uart_module|u_RX|r_MEM~676_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~676_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~772_q\,
	datad => \uart_module|u_RX|r_MEM~2207_combout\,
	combout => \uart_module|u_RX|r_MEM~2208_combout\);

-- Location: LCCOMB_X18_Y15_N4
\uart_module|u_RX|r_MEM~2216\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2216_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2213_combout\ & (\uart_module|u_RX|r_MEM~2215_combout\)) # (!\uart_module|u_RX|r_MEM~2213_combout\ & ((\uart_module|u_RX|r_MEM~2208_combout\))))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~2213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2215_combout\,
	datac => \uart_module|u_RX|r_MEM~2213_combout\,
	datad => \uart_module|u_RX|r_MEM~2208_combout\,
	combout => \uart_module|u_RX|r_MEM~2216_combout\);

-- Location: LCCOMB_X25_Y11_N10
\uart_module|u_RX|r_MEM~1108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1108feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1108feeder_combout\);

-- Location: FF_X25_Y11_N11
\uart_module|u_RX|r_MEM~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1108feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1108_q\);

-- Location: FF_X23_Y11_N19
\uart_module|u_RX|r_MEM~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1492_q\);

-- Location: FF_X23_Y11_N25
\uart_module|u_RX|r_MEM~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~340_q\);

-- Location: LCCOMB_X23_Y12_N14
\uart_module|u_RX|r_MEM~724feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~724feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~724feeder_combout\);

-- Location: FF_X23_Y12_N15
\uart_module|u_RX|r_MEM~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~724feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~724_q\);

-- Location: LCCOMB_X23_Y11_N24
\uart_module|u_RX|r_MEM~2224\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2224_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~724_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~340_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~340_q\,
	datad => \uart_module|u_RX|r_MEM~724_q\,
	combout => \uart_module|u_RX|r_MEM~2224_combout\);

-- Location: LCCOMB_X23_Y11_N18
\uart_module|u_RX|r_MEM~2225\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2225_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2224_combout\ & ((\uart_module|u_RX|r_MEM~1492_q\))) # (!\uart_module|u_RX|r_MEM~2224_combout\ & (\uart_module|u_RX|r_MEM~1108_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1108_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1492_q\,
	datad => \uart_module|u_RX|r_MEM~2224_combout\,
	combout => \uart_module|u_RX|r_MEM~2225_combout\);

-- Location: LCCOMB_X11_Y14_N12
\uart_module|u_RX|r_MEM~628feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~628feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~628feeder_combout\);

-- Location: FF_X11_Y14_N13
\uart_module|u_RX|r_MEM~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~628feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~628_q\);

-- Location: FF_X12_Y14_N3
\uart_module|u_RX|r_MEM~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1396_q\);

-- Location: LCCOMB_X11_Y14_N26
\uart_module|u_RX|r_MEM~1012feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1012feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~1012feeder_combout\);

-- Location: FF_X11_Y14_N27
\uart_module|u_RX|r_MEM~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1012feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1012_q\);

-- Location: FF_X12_Y14_N25
\uart_module|u_RX|r_MEM~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~244_q\);

-- Location: LCCOMB_X12_Y14_N24
\uart_module|u_RX|r_MEM~2219\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2219_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1012_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~244_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1012_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~244_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2219_combout\);

-- Location: LCCOMB_X12_Y14_N2
\uart_module|u_RX|r_MEM~2220\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2220_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2219_combout\ & ((\uart_module|u_RX|r_MEM~1396_q\))) # (!\uart_module|u_RX|r_MEM~2219_combout\ & (\uart_module|u_RX|r_MEM~628_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~628_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1396_q\,
	datad => \uart_module|u_RX|r_MEM~2219_combout\,
	combout => \uart_module|u_RX|r_MEM~2220_combout\);

-- Location: LCCOMB_X12_Y13_N0
\uart_module|u_RX|r_MEM~436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~436feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~436feeder_combout\);

-- Location: FF_X12_Y13_N1
\uart_module|u_RX|r_MEM~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~436feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~436_q\);

-- Location: FF_X24_Y14_N21
\uart_module|u_RX|r_MEM~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1204_q\);

-- Location: LCCOMB_X17_Y13_N28
\uart_module|u_RX|r_MEM~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~820feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~820feeder_combout\);

-- Location: FF_X17_Y13_N29
\uart_module|u_RX|r_MEM~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~820feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~820_q\);

-- Location: FF_X16_Y13_N3
\uart_module|u_RX|r_MEM~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~52_q\);

-- Location: LCCOMB_X16_Y13_N2
\uart_module|u_RX|r_MEM~2221\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2221_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~820_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~52_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~820_q\,
	datac => \uart_module|u_RX|r_MEM~52_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2221_combout\);

-- Location: LCCOMB_X24_Y14_N20
\uart_module|u_RX|r_MEM~2222\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2222_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2221_combout\ & ((\uart_module|u_RX|r_MEM~1204_q\))) # (!\uart_module|u_RX|r_MEM~2221_combout\ & (\uart_module|u_RX|r_MEM~436_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~436_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1204_q\,
	datad => \uart_module|u_RX|r_MEM~2221_combout\,
	combout => \uart_module|u_RX|r_MEM~2222_combout\);

-- Location: LCCOMB_X24_Y14_N14
\uart_module|u_RX|r_MEM~2223\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2223_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~2220_combout\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~2222_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2220_combout\,
	datad => \uart_module|u_RX|r_MEM~2222_combout\,
	combout => \uart_module|u_RX|r_MEM~2223_combout\);

-- Location: LCCOMB_X21_Y15_N30
\uart_module|u_RX|r_MEM~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~916feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~916feeder_combout\);

-- Location: FF_X21_Y15_N31
\uart_module|u_RX|r_MEM~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~916feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~916_q\);

-- Location: LCCOMB_X26_Y14_N6
\uart_module|u_RX|r_MEM~532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~532feeder_combout\ = \uart_module|u_RX|rgb[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][5]~q\,
	combout => \uart_module|u_RX|r_MEM~532feeder_combout\);

-- Location: FF_X26_Y14_N7
\uart_module|u_RX|r_MEM~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~532feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~532_q\);

-- Location: FF_X26_Y14_N21
\uart_module|u_RX|r_MEM~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~148_q\);

-- Location: LCCOMB_X26_Y14_N20
\uart_module|u_RX|r_MEM~2217\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2217_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~532_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~148_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~532_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~148_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2217_combout\);

-- Location: FF_X26_Y13_N1
\uart_module|u_RX|r_MEM~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][5]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1300_q\);

-- Location: LCCOMB_X26_Y13_N0
\uart_module|u_RX|r_MEM~2218\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2218_combout\ = (\uart_module|u_RX|r_MEM~2217_combout\ & (((\uart_module|u_RX|r_MEM~1300_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2217_combout\ & (\uart_module|u_RX|r_MEM~916_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~916_q\,
	datab => \uart_module|u_RX|r_MEM~2217_combout\,
	datac => \uart_module|u_RX|r_MEM~1300_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2218_combout\);

-- Location: LCCOMB_X24_Y14_N16
\uart_module|u_RX|r_MEM~2226\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2226_combout\ = (\uart_module|u_RX|r_MEM~2223_combout\ & ((\uart_module|u_RX|r_MEM~2225_combout\) # ((!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2223_combout\ & (((\uart_module|u_RX|r_MEM~2218_combout\ & 
-- \controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2225_combout\,
	datab => \uart_module|u_RX|r_MEM~2223_combout\,
	datac => \uart_module|u_RX|r_MEM~2218_combout\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2226_combout\);

-- Location: LCCOMB_X14_Y18_N28
\uart_module|u_RX|r_MEM~2227\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2227_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~2216_combout\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~2226_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2216_combout\,
	datab => \controller_module|k\(0),
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~2226_combout\,
	combout => \uart_module|u_RX|r_MEM~2227_combout\);

-- Location: LCCOMB_X14_Y18_N30
\uart_module|u_RX|r_MEM~2238\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2238_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2227_combout\ & ((\uart_module|u_RX|r_MEM~2237_combout\))) # (!\uart_module|u_RX|r_MEM~2227_combout\ & (\uart_module|u_RX|r_MEM~2206_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2206_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2237_combout\,
	datad => \uart_module|u_RX|r_MEM~2227_combout\,
	combout => \uart_module|u_RX|r_MEM~2238_combout\);

-- Location: LCCOMB_X23_Y19_N14
\uart_module|u_RX|rgb[0][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[0][4]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(5),
	combout => \uart_module|u_RX|rgb[0][4]~feeder_combout\);

-- Location: FF_X23_Y19_N15
\uart_module|u_RX|rgb[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[0][4]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[0][4]~q\);

-- Location: FF_X24_Y16_N9
\uart_module|u_RX|r_MEM~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~531_q\);

-- Location: LCCOMB_X23_Y16_N12
\uart_module|u_RX|r_MEM~579feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~579feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~579feeder_combout\);

-- Location: FF_X23_Y16_N13
\uart_module|u_RX|r_MEM~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~579feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~579_q\);

-- Location: LCCOMB_X24_Y16_N8
\uart_module|u_RX|r_MEM~2239\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2239_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~579_q\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~531_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~531_q\,
	datad => \uart_module|u_RX|r_MEM~579_q\,
	combout => \uart_module|u_RX|r_MEM~2239_combout\);

-- Location: FF_X22_Y13_N27
\uart_module|u_RX|r_MEM~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~555_q\);

-- Location: LCCOMB_X25_Y13_N30
\uart_module|u_RX|r_MEM~603feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~603feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~603feeder_combout\);

-- Location: FF_X25_Y13_N31
\uart_module|u_RX|r_MEM~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~603feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~603_q\);

-- Location: LCCOMB_X22_Y13_N26
\uart_module|u_RX|r_MEM~2240\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2240_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2239_combout\ & ((\uart_module|u_RX|r_MEM~603_q\))) # (!\uart_module|u_RX|r_MEM~2239_combout\ & (\uart_module|u_RX|r_MEM~555_q\)))) # (!\controller_module|k\(0) 
-- & (\uart_module|u_RX|r_MEM~2239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~2239_combout\,
	datac => \uart_module|u_RX|r_MEM~555_q\,
	datad => \uart_module|u_RX|r_MEM~603_q\,
	combout => \uart_module|u_RX|r_MEM~2240_combout\);

-- Location: LCCOMB_X26_Y11_N28
\uart_module|u_RX|r_MEM~1323feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1323feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1323feeder_combout\);

-- Location: FF_X26_Y11_N29
\uart_module|u_RX|r_MEM~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1323feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1323_q\);

-- Location: FF_X26_Y11_N23
\uart_module|u_RX|r_MEM~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1371_q\);

-- Location: LCCOMB_X26_Y13_N10
\uart_module|u_RX|r_MEM~1347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1347feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1347feeder_combout\);

-- Location: FF_X26_Y13_N11
\uart_module|u_RX|r_MEM~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1347feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1347_q\);

-- Location: FF_X26_Y13_N21
\uart_module|u_RX|r_MEM~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1299_q\);

-- Location: LCCOMB_X26_Y13_N20
\uart_module|u_RX|r_MEM~2246\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2246_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1347_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1299_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1347_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1299_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2246_combout\);

-- Location: LCCOMB_X26_Y11_N22
\uart_module|u_RX|r_MEM~2247\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2247_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2246_combout\ & ((\uart_module|u_RX|r_MEM~1371_q\))) # (!\uart_module|u_RX|r_MEM~2246_combout\ & (\uart_module|u_RX|r_MEM~1323_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1323_q\,
	datac => \uart_module|u_RX|r_MEM~1371_q\,
	datad => \uart_module|u_RX|r_MEM~2246_combout\,
	combout => \uart_module|u_RX|r_MEM~2247_combout\);

-- Location: LCCOMB_X24_Y11_N4
\uart_module|u_RX|r_MEM~963feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~963feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~963feeder_combout\);

-- Location: FF_X24_Y11_N5
\uart_module|u_RX|r_MEM~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~963feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~963_q\);

-- Location: FF_X21_Y15_N9
\uart_module|u_RX|r_MEM~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~987_q\);

-- Location: FF_X21_Y15_N7
\uart_module|u_RX|r_MEM~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~915_q\);

-- Location: LCCOMB_X14_Y17_N24
\uart_module|u_RX|r_MEM~939feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~939feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~939feeder_combout\);

-- Location: FF_X14_Y17_N25
\uart_module|u_RX|r_MEM~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~939feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~939_q\);

-- Location: LCCOMB_X21_Y15_N6
\uart_module|u_RX|r_MEM~2241\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2241_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~939_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~915_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~915_q\,
	datad => \uart_module|u_RX|r_MEM~939_q\,
	combout => \uart_module|u_RX|r_MEM~2241_combout\);

-- Location: LCCOMB_X21_Y15_N8
\uart_module|u_RX|r_MEM~2242\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2242_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2241_combout\ & ((\uart_module|u_RX|r_MEM~987_q\))) # (!\uart_module|u_RX|r_MEM~2241_combout\ & (\uart_module|u_RX|r_MEM~963_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~2241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~963_q\,
	datac => \uart_module|u_RX|r_MEM~987_q\,
	datad => \uart_module|u_RX|r_MEM~2241_combout\,
	combout => \uart_module|u_RX|r_MEM~2242_combout\);

-- Location: LCCOMB_X21_Y7_N10
\uart_module|u_RX|r_MEM~195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~195feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~195feeder_combout\);

-- Location: FF_X21_Y7_N11
\uart_module|u_RX|r_MEM~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~195feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~195_q\);

-- Location: FF_X14_Y10_N23
\uart_module|u_RX|r_MEM~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~219_q\);

-- Location: LCCOMB_X14_Y11_N22
\uart_module|u_RX|r_MEM~171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~171feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~171feeder_combout\);

-- Location: FF_X14_Y11_N23
\uart_module|u_RX|r_MEM~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~171feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~171_q\);

-- Location: FF_X14_Y10_N1
\uart_module|u_RX|r_MEM~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~147_q\);

-- Location: LCCOMB_X14_Y10_N0
\uart_module|u_RX|r_MEM~2243\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2243_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~171_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~147_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~171_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~147_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2243_combout\);

-- Location: LCCOMB_X14_Y10_N22
\uart_module|u_RX|r_MEM~2244\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2244_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2243_combout\ & ((\uart_module|u_RX|r_MEM~219_q\))) # (!\uart_module|u_RX|r_MEM~2243_combout\ & (\uart_module|u_RX|r_MEM~195_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~2243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~195_q\,
	datac => \uart_module|u_RX|r_MEM~219_q\,
	datad => \uart_module|u_RX|r_MEM~2243_combout\,
	combout => \uart_module|u_RX|r_MEM~2244_combout\);

-- Location: LCCOMB_X22_Y14_N24
\uart_module|u_RX|r_MEM~2245\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2245_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~2242_combout\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~2242_combout\,
	datad => \uart_module|u_RX|r_MEM~2244_combout\,
	combout => \uart_module|u_RX|r_MEM~2245_combout\);

-- Location: LCCOMB_X23_Y14_N24
\uart_module|u_RX|r_MEM~2248\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2248_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2245_combout\ & ((\uart_module|u_RX|r_MEM~2247_combout\))) # (!\uart_module|u_RX|r_MEM~2245_combout\ & (\uart_module|u_RX|r_MEM~2240_combout\)))) # 
-- (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~2245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2240_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~2247_combout\,
	datad => \uart_module|u_RX|r_MEM~2245_combout\,
	combout => \uart_module|u_RX|r_MEM~2248_combout\);

-- Location: FF_X24_Y10_N31
\uart_module|u_RX|r_MEM~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~411_q\);

-- Location: LCCOMB_X23_Y10_N14
\uart_module|u_RX|r_MEM~795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~795feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~795feeder_combout\);

-- Location: FF_X23_Y10_N15
\uart_module|u_RX|r_MEM~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~795feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~795_q\);

-- Location: LCCOMB_X24_Y10_N30
\uart_module|u_RX|r_MEM~2277\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2277_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~795_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~411_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~411_q\,
	datad => \uart_module|u_RX|r_MEM~795_q\,
	combout => \uart_module|u_RX|r_MEM~2277_combout\);

-- Location: LCCOMB_X24_Y10_N24
\uart_module|u_RX|r_MEM~1179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1179feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1179feeder_combout\);

-- Location: FF_X24_Y10_N25
\uart_module|u_RX|r_MEM~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1179feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1179_q\);

-- Location: FF_X25_Y10_N11
\uart_module|u_RX|r_MEM~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1563_q\);

-- Location: LCCOMB_X25_Y10_N10
\uart_module|u_RX|r_MEM~2278\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2278_combout\ = (\uart_module|u_RX|r_MEM~2277_combout\ & (((\uart_module|u_RX|r_MEM~1563_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2277_combout\ & (\uart_module|u_RX|r_MEM~1179_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2277_combout\,
	datab => \uart_module|u_RX|r_MEM~1179_q\,
	datac => \uart_module|u_RX|r_MEM~1563_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2278_combout\);

-- Location: FF_X18_Y8_N27
\uart_module|u_RX|r_MEM~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~387_q\);

-- Location: LCCOMB_X21_Y8_N18
\uart_module|u_RX|r_MEM~1155feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1155feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1155feeder_combout\);

-- Location: FF_X21_Y8_N19
\uart_module|u_RX|r_MEM~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1155feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1155_q\);

-- Location: LCCOMB_X18_Y8_N26
\uart_module|u_RX|r_MEM~2270\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2270_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1155_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~387_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~387_q\,
	datad => \uart_module|u_RX|r_MEM~1155_q\,
	combout => \uart_module|u_RX|r_MEM~2270_combout\);

-- Location: LCCOMB_X18_Y7_N30
\uart_module|u_RX|r_MEM~771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~771feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~771feeder_combout\);

-- Location: FF_X18_Y7_N31
\uart_module|u_RX|r_MEM~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~771feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~771_q\);

-- Location: FF_X18_Y8_N13
\uart_module|u_RX|r_MEM~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1539_q\);

-- Location: LCCOMB_X18_Y8_N12
\uart_module|u_RX|r_MEM~2271\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2271_combout\ = (\uart_module|u_RX|r_MEM~2270_combout\ & (((\uart_module|u_RX|r_MEM~1539_q\) # (!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~2270_combout\ & (\uart_module|u_RX|r_MEM~771_q\ & 
-- ((\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2270_combout\,
	datab => \uart_module|u_RX|r_MEM~771_q\,
	datac => \uart_module|u_RX|r_MEM~1539_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2271_combout\);

-- Location: FF_X23_Y11_N1
\uart_module|u_RX|r_MEM~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~339_q\);

-- Location: LCCOMB_X25_Y11_N20
\uart_module|u_RX|r_MEM~1107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1107feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1107feeder_combout\);

-- Location: FF_X25_Y11_N21
\uart_module|u_RX|r_MEM~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1107feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1107_q\);

-- Location: LCCOMB_X23_Y11_N0
\uart_module|u_RX|r_MEM~2274\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2274_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1107_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~339_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~339_q\,
	datad => \uart_module|u_RX|r_MEM~1107_q\,
	combout => \uart_module|u_RX|r_MEM~2274_combout\);

-- Location: FF_X24_Y9_N17
\uart_module|u_RX|r_MEM~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1491_q\);

-- Location: LCCOMB_X23_Y12_N24
\uart_module|u_RX|r_MEM~723feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~723feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~723feeder_combout\);

-- Location: FF_X23_Y12_N25
\uart_module|u_RX|r_MEM~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~723feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~723_q\);

-- Location: LCCOMB_X24_Y9_N16
\uart_module|u_RX|r_MEM~2275\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2275_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2274_combout\ & (\uart_module|u_RX|r_MEM~1491_q\)) # (!\uart_module|u_RX|r_MEM~2274_combout\ & ((\uart_module|u_RX|r_MEM~723_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~2274_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2274_combout\,
	datac => \uart_module|u_RX|r_MEM~1491_q\,
	datad => \uart_module|u_RX|r_MEM~723_q\,
	combout => \uart_module|u_RX|r_MEM~2275_combout\);

-- Location: LCCOMB_X11_Y10_N12
\uart_module|u_RX|r_MEM~1131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1131feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1131feeder_combout\);

-- Location: FF_X11_Y10_N13
\uart_module|u_RX|r_MEM~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1131feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1131_q\);

-- Location: FF_X11_Y10_N23
\uart_module|u_RX|r_MEM~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1515_q\);

-- Location: FF_X13_Y8_N9
\uart_module|u_RX|r_MEM~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~363_q\);

-- Location: LCCOMB_X13_Y8_N18
\uart_module|u_RX|r_MEM~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~747feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~747feeder_combout\);

-- Location: FF_X13_Y8_N19
\uart_module|u_RX|r_MEM~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~747feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~747_q\);

-- Location: LCCOMB_X13_Y8_N8
\uart_module|u_RX|r_MEM~2272\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2272_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~747_q\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~363_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~363_q\,
	datad => \uart_module|u_RX|r_MEM~747_q\,
	combout => \uart_module|u_RX|r_MEM~2272_combout\);

-- Location: LCCOMB_X11_Y10_N22
\uart_module|u_RX|r_MEM~2273\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2273_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2272_combout\ & ((\uart_module|u_RX|r_MEM~1515_q\))) # (!\uart_module|u_RX|r_MEM~2272_combout\ & (\uart_module|u_RX|r_MEM~1131_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1131_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1515_q\,
	datad => \uart_module|u_RX|r_MEM~2272_combout\,
	combout => \uart_module|u_RX|r_MEM~2273_combout\);

-- Location: LCCOMB_X25_Y10_N24
\uart_module|u_RX|r_MEM~2276\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2276_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2273_combout\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~2275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2275_combout\,
	datad => \uart_module|u_RX|r_MEM~2273_combout\,
	combout => \uart_module|u_RX|r_MEM~2276_combout\);

-- Location: LCCOMB_X25_Y10_N8
\uart_module|u_RX|r_MEM~2279\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2279_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2276_combout\ & (\uart_module|u_RX|r_MEM~2278_combout\)) # (!\uart_module|u_RX|r_MEM~2276_combout\ & ((\uart_module|u_RX|r_MEM~2271_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2278_combout\,
	datab => \uart_module|u_RX|r_MEM~2271_combout\,
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~2276_combout\,
	combout => \uart_module|u_RX|r_MEM~2279_combout\);

-- Location: LCCOMB_X23_Y17_N22
\uart_module|u_RX|r_MEM~1419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1419feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1419feeder_combout\);

-- Location: FF_X23_Y17_N23
\uart_module|u_RX|r_MEM~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1419feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1419_q\);

-- Location: FF_X23_Y14_N15
\uart_module|u_RX|r_MEM~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1467_q\);

-- Location: LCCOMB_X25_Y14_N16
\uart_module|u_RX|r_MEM~1443feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1443feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1443feeder_combout\);

-- Location: FF_X25_Y14_N17
\uart_module|u_RX|r_MEM~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1443feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1443_q\);

-- Location: FF_X25_Y14_N23
\uart_module|u_RX|r_MEM~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1395_q\);

-- Location: LCCOMB_X25_Y14_N22
\uart_module|u_RX|r_MEM~2256\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2256_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1443_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1395_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1443_q\,
	datac => \uart_module|u_RX|r_MEM~1395_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2256_combout\);

-- Location: LCCOMB_X23_Y14_N14
\uart_module|u_RX|r_MEM~2257\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2257_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2256_combout\ & ((\uart_module|u_RX|r_MEM~1467_q\))) # (!\uart_module|u_RX|r_MEM~2256_combout\ & (\uart_module|u_RX|r_MEM~1419_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1419_q\,
	datac => \uart_module|u_RX|r_MEM~1467_q\,
	datad => \uart_module|u_RX|r_MEM~2256_combout\,
	combout => \uart_module|u_RX|r_MEM~2257_combout\);

-- Location: LCCOMB_X21_Y9_N0
\uart_module|u_RX|r_MEM~1059feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1059feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1059feeder_combout\);

-- Location: FF_X21_Y9_N1
\uart_module|u_RX|r_MEM~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1059feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1059_q\);

-- Location: FF_X17_Y9_N7
\uart_module|u_RX|r_MEM~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1083_q\);

-- Location: LCCOMB_X11_Y9_N6
\uart_module|u_RX|r_MEM~1035feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1035feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1035feeder_combout\);

-- Location: FF_X11_Y9_N7
\uart_module|u_RX|r_MEM~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1035feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1035_q\);

-- Location: FF_X17_Y9_N1
\uart_module|u_RX|r_MEM~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1011_q\);

-- Location: LCCOMB_X17_Y9_N0
\uart_module|u_RX|r_MEM~2249\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2249_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1035_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1011_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1035_q\,
	datac => \uart_module|u_RX|r_MEM~1011_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2249_combout\);

-- Location: LCCOMB_X17_Y9_N6
\uart_module|u_RX|r_MEM~2250\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2250_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2249_combout\ & ((\uart_module|u_RX|r_MEM~1083_q\))) # (!\uart_module|u_RX|r_MEM~2249_combout\ & (\uart_module|u_RX|r_MEM~1059_q\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1059_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1083_q\,
	datad => \uart_module|u_RX|r_MEM~2249_combout\,
	combout => \uart_module|u_RX|r_MEM~2250_combout\);

-- Location: LCCOMB_X24_Y17_N16
\uart_module|u_RX|r_MEM~651feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~651feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~651feeder_combout\);

-- Location: FF_X24_Y17_N17
\uart_module|u_RX|r_MEM~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~651feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~651_q\);

-- Location: FF_X17_Y17_N9
\uart_module|u_RX|r_MEM~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~699_q\);

-- Location: FF_X17_Y17_N3
\uart_module|u_RX|r_MEM~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~627_q\);

-- Location: LCCOMB_X13_Y14_N8
\uart_module|u_RX|r_MEM~675feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~675feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~675feeder_combout\);

-- Location: FF_X13_Y14_N9
\uart_module|u_RX|r_MEM~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~675feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~675_q\);

-- Location: LCCOMB_X17_Y17_N2
\uart_module|u_RX|r_MEM~2251\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2251_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~675_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~627_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~627_q\,
	datad => \uart_module|u_RX|r_MEM~675_q\,
	combout => \uart_module|u_RX|r_MEM~2251_combout\);

-- Location: LCCOMB_X17_Y17_N8
\uart_module|u_RX|r_MEM~2252\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2252_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2251_combout\ & ((\uart_module|u_RX|r_MEM~699_q\))) # (!\uart_module|u_RX|r_MEM~2251_combout\ & (\uart_module|u_RX|r_MEM~651_q\)))) # (!\controller_module|k\(0) 
-- & (((\uart_module|u_RX|r_MEM~2251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~651_q\,
	datac => \uart_module|u_RX|r_MEM~699_q\,
	datad => \uart_module|u_RX|r_MEM~2251_combout\,
	combout => \uart_module|u_RX|r_MEM~2252_combout\);

-- Location: LCCOMB_X22_Y9_N26
\uart_module|u_RX|r_MEM~291feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~291feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~291feeder_combout\);

-- Location: FF_X22_Y9_N27
\uart_module|u_RX|r_MEM~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~291feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~291_q\);

-- Location: FF_X19_Y13_N23
\uart_module|u_RX|r_MEM~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~315_q\);

-- Location: FF_X19_Y14_N27
\uart_module|u_RX|r_MEM~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~243_q\);

-- Location: LCCOMB_X19_Y14_N0
\uart_module|u_RX|r_MEM~267feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~267feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~267feeder_combout\);

-- Location: FF_X19_Y14_N1
\uart_module|u_RX|r_MEM~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~267feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~267_q\);

-- Location: LCCOMB_X19_Y14_N26
\uart_module|u_RX|r_MEM~2253\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2253_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~267_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~243_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~243_q\,
	datad => \uart_module|u_RX|r_MEM~267_q\,
	combout => \uart_module|u_RX|r_MEM~2253_combout\);

-- Location: LCCOMB_X19_Y13_N22
\uart_module|u_RX|r_MEM~2254\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2254_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2253_combout\ & ((\uart_module|u_RX|r_MEM~315_q\))) # (!\uart_module|u_RX|r_MEM~2253_combout\ & (\uart_module|u_RX|r_MEM~291_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~2253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~291_q\,
	datac => \uart_module|u_RX|r_MEM~315_q\,
	datad => \uart_module|u_RX|r_MEM~2253_combout\,
	combout => \uart_module|u_RX|r_MEM~2254_combout\);

-- Location: LCCOMB_X24_Y14_N10
\uart_module|u_RX|r_MEM~2255\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2255_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~2252_combout\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~2254_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2252_combout\,
	datab => \controller_module|k\(5),
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2254_combout\,
	combout => \uart_module|u_RX|r_MEM~2255_combout\);

-- Location: LCCOMB_X24_Y14_N8
\uart_module|u_RX|r_MEM~2258\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2258_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2255_combout\ & (\uart_module|u_RX|r_MEM~2257_combout\)) # (!\uart_module|u_RX|r_MEM~2255_combout\ & ((\uart_module|u_RX|r_MEM~2250_combout\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2257_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2250_combout\,
	datad => \uart_module|u_RX|r_MEM~2255_combout\,
	combout => \uart_module|u_RX|r_MEM~2258_combout\);

-- Location: LCCOMB_X19_Y17_N20
\uart_module|u_RX|r_MEM~1227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1227feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1227feeder_combout\);

-- Location: FF_X19_Y17_N21
\uart_module|u_RX|r_MEM~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1227feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1227_q\);

-- Location: FF_X18_Y14_N17
\uart_module|u_RX|r_MEM~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1275_q\);

-- Location: FF_X19_Y16_N21
\uart_module|u_RX|r_MEM~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1203_q\);

-- Location: LCCOMB_X19_Y16_N10
\uart_module|u_RX|r_MEM~1251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1251feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~1251feeder_combout\);

-- Location: FF_X19_Y16_N11
\uart_module|u_RX|r_MEM~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1251feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1251_q\);

-- Location: LCCOMB_X19_Y16_N20
\uart_module|u_RX|r_MEM~2266\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2266_combout\ = (\controller_module|k\(0) & (\controller_module|k\(1))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1251_q\))) # (!\controller_module|k\(1) & 
-- (\uart_module|u_RX|r_MEM~1203_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1203_q\,
	datad => \uart_module|u_RX|r_MEM~1251_q\,
	combout => \uart_module|u_RX|r_MEM~2266_combout\);

-- Location: LCCOMB_X18_Y14_N16
\uart_module|u_RX|r_MEM~2267\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2267_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2266_combout\ & ((\uart_module|u_RX|r_MEM~1275_q\))) # (!\uart_module|u_RX|r_MEM~2266_combout\ & (\uart_module|u_RX|r_MEM~1227_q\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1227_q\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1275_q\,
	datad => \uart_module|u_RX|r_MEM~2266_combout\,
	combout => \uart_module|u_RX|r_MEM~2267_combout\);

-- Location: FF_X19_Y7_N11
\uart_module|u_RX|r_MEM~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~51_q\);

-- Location: LCCOMB_X19_Y7_N28
\uart_module|u_RX|r_MEM~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~75feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~75feeder_combout\);

-- Location: FF_X19_Y7_N29
\uart_module|u_RX|r_MEM~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~75feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~75_q\);

-- Location: LCCOMB_X19_Y7_N10
\uart_module|u_RX|r_MEM~2263\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2263_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~75_q\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~51_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~51_q\,
	datad => \uart_module|u_RX|r_MEM~75_q\,
	combout => \uart_module|u_RX|r_MEM~2263_combout\);

-- Location: FF_X16_Y9_N19
\uart_module|u_RX|r_MEM~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~123_q\);

-- Location: LCCOMB_X22_Y10_N26
\uart_module|u_RX|r_MEM~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~99feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~99feeder_combout\);

-- Location: FF_X22_Y10_N27
\uart_module|u_RX|r_MEM~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~99feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~99_q\);

-- Location: LCCOMB_X16_Y9_N18
\uart_module|u_RX|r_MEM~2264\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2264_combout\ = (\uart_module|u_RX|r_MEM~2263_combout\ & (((\uart_module|u_RX|r_MEM~123_q\)) # (!\controller_module|k\(1)))) # (!\uart_module|u_RX|r_MEM~2263_combout\ & (\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~99_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2263_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~123_q\,
	datad => \uart_module|u_RX|r_MEM~99_q\,
	combout => \uart_module|u_RX|r_MEM~2264_combout\);

-- Location: FF_X24_Y15_N15
\uart_module|u_RX|r_MEM~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~435_q\);

-- Location: LCCOMB_X18_Y7_N8
\uart_module|u_RX|r_MEM~483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~483feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~483feeder_combout\);

-- Location: FF_X18_Y7_N9
\uart_module|u_RX|r_MEM~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~483feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~483_q\);

-- Location: LCCOMB_X24_Y15_N14
\uart_module|u_RX|r_MEM~2261\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2261_combout\ = (\controller_module|k\(1) & ((\controller_module|k\(0)) # ((\uart_module|u_RX|r_MEM~483_q\)))) # (!\controller_module|k\(1) & (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~435_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~435_q\,
	datad => \uart_module|u_RX|r_MEM~483_q\,
	combout => \uart_module|u_RX|r_MEM~2261_combout\);

-- Location: LCCOMB_X16_Y14_N28
\uart_module|u_RX|r_MEM~459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~459feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~459feeder_combout\);

-- Location: FF_X16_Y14_N29
\uart_module|u_RX|r_MEM~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~459feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~459_q\);

-- Location: FF_X17_Y7_N21
\uart_module|u_RX|r_MEM~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~507_q\);

-- Location: LCCOMB_X17_Y7_N20
\uart_module|u_RX|r_MEM~2262\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2262_combout\ = (\uart_module|u_RX|r_MEM~2261_combout\ & (((\uart_module|u_RX|r_MEM~507_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2261_combout\ & (\uart_module|u_RX|r_MEM~459_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2261_combout\,
	datab => \uart_module|u_RX|r_MEM~459_q\,
	datac => \uart_module|u_RX|r_MEM~507_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2262_combout\);

-- Location: LCCOMB_X18_Y14_N22
\uart_module|u_RX|r_MEM~2265\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2265_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2262_combout\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~2264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~2264_combout\,
	datad => \uart_module|u_RX|r_MEM~2262_combout\,
	combout => \uart_module|u_RX|r_MEM~2265_combout\);

-- Location: LCCOMB_X13_Y16_N0
\uart_module|u_RX|r_MEM~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~867feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~867feeder_combout\);

-- Location: FF_X13_Y16_N1
\uart_module|u_RX|r_MEM~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~867feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~867_q\);

-- Location: FF_X17_Y13_N5
\uart_module|u_RX|r_MEM~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~891_q\);

-- Location: FF_X17_Y13_N19
\uart_module|u_RX|r_MEM~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][4]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~819_q\);

-- Location: LCCOMB_X14_Y9_N14
\uart_module|u_RX|r_MEM~843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~843feeder_combout\ = \uart_module|u_RX|rgb[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][4]~q\,
	combout => \uart_module|u_RX|r_MEM~843feeder_combout\);

-- Location: FF_X14_Y9_N15
\uart_module|u_RX|r_MEM~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~843feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~843_q\);

-- Location: LCCOMB_X17_Y13_N18
\uart_module|u_RX|r_MEM~2259\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2259_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~843_q\))) # (!\controller_module|k\(0) & 
-- (\uart_module|u_RX|r_MEM~819_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~819_q\,
	datad => \uart_module|u_RX|r_MEM~843_q\,
	combout => \uart_module|u_RX|r_MEM~2259_combout\);

-- Location: LCCOMB_X17_Y13_N4
\uart_module|u_RX|r_MEM~2260\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2260_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2259_combout\ & ((\uart_module|u_RX|r_MEM~891_q\))) # (!\uart_module|u_RX|r_MEM~2259_combout\ & (\uart_module|u_RX|r_MEM~867_q\)))) # (!\controller_module|k\(1) 
-- & (((\uart_module|u_RX|r_MEM~2259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~867_q\,
	datac => \uart_module|u_RX|r_MEM~891_q\,
	datad => \uart_module|u_RX|r_MEM~2259_combout\,
	combout => \uart_module|u_RX|r_MEM~2260_combout\);

-- Location: LCCOMB_X18_Y14_N14
\uart_module|u_RX|r_MEM~2268\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2268_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2265_combout\ & (\uart_module|u_RX|r_MEM~2267_combout\)) # (!\uart_module|u_RX|r_MEM~2265_combout\ & ((\uart_module|u_RX|r_MEM~2260_combout\))))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~2267_combout\,
	datac => \uart_module|u_RX|r_MEM~2265_combout\,
	datad => \uart_module|u_RX|r_MEM~2260_combout\,
	combout => \uart_module|u_RX|r_MEM~2268_combout\);

-- Location: LCCOMB_X24_Y14_N6
\uart_module|u_RX|r_MEM~2269\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2269_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~2258_combout\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~2268_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2258_combout\,
	datad => \uart_module|u_RX|r_MEM~2268_combout\,
	combout => \uart_module|u_RX|r_MEM~2269_combout\);

-- Location: LCCOMB_X24_Y14_N28
\uart_module|u_RX|r_MEM~2280\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2280_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2269_combout\ & ((\uart_module|u_RX|r_MEM~2279_combout\))) # (!\uart_module|u_RX|r_MEM~2269_combout\ & (\uart_module|u_RX|r_MEM~2248_combout\)))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2248_combout\,
	datac => \uart_module|u_RX|r_MEM~2279_combout\,
	datad => \uart_module|u_RX|r_MEM~2269_combout\,
	combout => \uart_module|u_RX|r_MEM~2280_combout\);

-- Location: LCCOMB_X23_Y19_N0
\uart_module|u_RX|rgb[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[0][3]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(4),
	combout => \uart_module|u_RX|rgb[0][3]~feeder_combout\);

-- Location: FF_X23_Y19_N1
\uart_module|u_RX|rgb[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[0][3]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[0][3]~q\);

-- Location: LCCOMB_X14_Y11_N8
\uart_module|u_RX|r_MEM~170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~170feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~170feeder_combout\);

-- Location: FF_X14_Y11_N9
\uart_module|u_RX|r_MEM~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~170feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~170_q\);

-- Location: LCCOMB_X19_Y14_N8
\uart_module|u_RX|r_MEM~266feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~266feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~266feeder_combout\);

-- Location: FF_X19_Y14_N9
\uart_module|u_RX|r_MEM~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~266feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~266_q\);

-- Location: FF_X14_Y14_N15
\uart_module|u_RX|r_MEM~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~74_q\);

-- Location: LCCOMB_X14_Y14_N14
\uart_module|u_RX|r_MEM~2301\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2301_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~266_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~74_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~266_q\,
	datac => \uart_module|u_RX|r_MEM~74_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2301_combout\);

-- Location: FF_X14_Y14_N13
\uart_module|u_RX|r_MEM~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~362_q\);

-- Location: LCCOMB_X14_Y14_N12
\uart_module|u_RX|r_MEM~2302\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2302_combout\ = (\uart_module|u_RX|r_MEM~2301_combout\ & (((\uart_module|u_RX|r_MEM~362_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2301_combout\ & (\uart_module|u_RX|r_MEM~170_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~170_q\,
	datab => \uart_module|u_RX|r_MEM~2301_combout\,
	datac => \uart_module|u_RX|r_MEM~362_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2302_combout\);

-- Location: LCCOMB_X21_Y10_N0
\uart_module|u_RX|r_MEM~290feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~290feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~290feeder_combout\);

-- Location: FF_X21_Y10_N1
\uart_module|u_RX|r_MEM~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~290feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~290_q\);

-- Location: FF_X22_Y10_N5
\uart_module|u_RX|r_MEM~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~98_q\);

-- Location: LCCOMB_X21_Y18_N8
\uart_module|u_RX|r_MEM~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~194feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~194feeder_combout\);

-- Location: FF_X21_Y18_N9
\uart_module|u_RX|r_MEM~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~194feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~194_q\);

-- Location: LCCOMB_X22_Y10_N4
\uart_module|u_RX|r_MEM~2303\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2303_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~194_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~98_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~98_q\,
	datad => \uart_module|u_RX|r_MEM~194_q\,
	combout => \uart_module|u_RX|r_MEM~2303_combout\);

-- Location: FF_X22_Y10_N31
\uart_module|u_RX|r_MEM~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~386_q\);

-- Location: LCCOMB_X22_Y10_N30
\uart_module|u_RX|r_MEM~2304\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2304_combout\ = (\uart_module|u_RX|r_MEM~2303_combout\ & (((\uart_module|u_RX|r_MEM~386_q\) # (!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~2303_combout\ & (\uart_module|u_RX|r_MEM~290_q\ & 
-- ((\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~290_q\,
	datab => \uart_module|u_RX|r_MEM~2303_combout\,
	datac => \uart_module|u_RX|r_MEM~386_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2304_combout\);

-- Location: LCCOMB_X19_Y13_N4
\uart_module|u_RX|r_MEM~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~242feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~242feeder_combout\);

-- Location: FF_X19_Y13_N5
\uart_module|u_RX|r_MEM~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~242feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~242_q\);

-- Location: FF_X19_Y9_N5
\uart_module|u_RX|r_MEM~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~338_q\);

-- Location: LCCOMB_X14_Y10_N4
\uart_module|u_RX|r_MEM~146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~146feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~146feeder_combout\);

-- Location: FF_X14_Y10_N5
\uart_module|u_RX|r_MEM~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~146feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~146_q\);

-- Location: FF_X18_Y10_N13
\uart_module|u_RX|r_MEM~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~50_q\);

-- Location: LCCOMB_X18_Y10_N12
\uart_module|u_RX|r_MEM~2305\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2305_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~146_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~146_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~50_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2305_combout\);

-- Location: LCCOMB_X19_Y9_N4
\uart_module|u_RX|r_MEM~2306\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2306_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2305_combout\ & ((\uart_module|u_RX|r_MEM~338_q\))) # (!\uart_module|u_RX|r_MEM~2305_combout\ & (\uart_module|u_RX|r_MEM~242_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~242_q\,
	datac => \uart_module|u_RX|r_MEM~338_q\,
	datad => \uart_module|u_RX|r_MEM~2305_combout\,
	combout => \uart_module|u_RX|r_MEM~2306_combout\);

-- Location: LCCOMB_X19_Y9_N18
\uart_module|u_RX|r_MEM~2307\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2307_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2304_combout\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2306_combout\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2304_combout\,
	datac => \uart_module|u_RX|r_MEM~2306_combout\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2307_combout\);

-- Location: LCCOMB_X14_Y10_N14
\uart_module|u_RX|r_MEM~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~218feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~218feeder_combout\);

-- Location: FF_X14_Y10_N15
\uart_module|u_RX|r_MEM~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~218feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~218_q\);

-- Location: FF_X19_Y9_N29
\uart_module|u_RX|r_MEM~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~410_q\);

-- Location: FF_X16_Y9_N21
\uart_module|u_RX|r_MEM~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~122_q\);

-- Location: LCCOMB_X16_Y10_N4
\uart_module|u_RX|r_MEM~314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~314feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~314feeder_combout\);

-- Location: FF_X16_Y10_N5
\uart_module|u_RX|r_MEM~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~314feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~314_q\);

-- Location: LCCOMB_X16_Y9_N20
\uart_module|u_RX|r_MEM~2308\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2308_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~314_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~122_q\,
	datad => \uart_module|u_RX|r_MEM~314_q\,
	combout => \uart_module|u_RX|r_MEM~2308_combout\);

-- Location: LCCOMB_X19_Y9_N28
\uart_module|u_RX|r_MEM~2309\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2309_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2308_combout\ & ((\uart_module|u_RX|r_MEM~410_q\))) # (!\uart_module|u_RX|r_MEM~2308_combout\ & (\uart_module|u_RX|r_MEM~218_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~218_q\,
	datac => \uart_module|u_RX|r_MEM~410_q\,
	datad => \uart_module|u_RX|r_MEM~2308_combout\,
	combout => \uart_module|u_RX|r_MEM~2309_combout\);

-- Location: LCCOMB_X19_Y9_N10
\uart_module|u_RX|r_MEM~2310\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2310_combout\ = (\uart_module|u_RX|r_MEM~2307_combout\ & (((\uart_module|u_RX|r_MEM~2309_combout\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2307_combout\ & (\uart_module|u_RX|r_MEM~2302_combout\ & 
-- (\controller_module|k\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2302_combout\,
	datab => \uart_module|u_RX|r_MEM~2307_combout\,
	datac => \controller_module|k\(0),
	datad => \uart_module|u_RX|r_MEM~2309_combout\,
	combout => \uart_module|u_RX|r_MEM~2310_combout\);

-- Location: LCCOMB_X13_Y14_N30
\uart_module|u_RX|r_MEM~674feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~674feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~674feeder_combout\);

-- Location: FF_X13_Y14_N31
\uart_module|u_RX|r_MEM~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~674feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~674_q\);

-- Location: FF_X18_Y7_N15
\uart_module|u_RX|r_MEM~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~770_q\);

-- Location: LCCOMB_X16_Y10_N6
\uart_module|u_RX|r_MEM~578feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~578feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~578feeder_combout\);

-- Location: FF_X16_Y10_N7
\uart_module|u_RX|r_MEM~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~578feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~578_q\);

-- Location: FF_X18_Y7_N29
\uart_module|u_RX|r_MEM~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~482_q\);

-- Location: LCCOMB_X18_Y7_N28
\uart_module|u_RX|r_MEM~2291\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2291_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~578_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~482_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~578_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~482_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2291_combout\);

-- Location: LCCOMB_X18_Y7_N14
\uart_module|u_RX|r_MEM~2292\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2292_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2291_combout\ & ((\uart_module|u_RX|r_MEM~770_q\))) # (!\uart_module|u_RX|r_MEM~2291_combout\ & (\uart_module|u_RX|r_MEM~674_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~674_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~770_q\,
	datad => \uart_module|u_RX|r_MEM~2291_combout\,
	combout => \uart_module|u_RX|r_MEM~2292_combout\);

-- Location: LCCOMB_X18_Y19_N24
\uart_module|u_RX|r_MEM~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~698feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~698feeder_combout\);

-- Location: FF_X18_Y19_N25
\uart_module|u_RX|r_MEM~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~698feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~698_q\);

-- Location: FF_X19_Y15_N19
\uart_module|u_RX|r_MEM~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~506_q\);

-- Location: LCCOMB_X19_Y15_N18
\uart_module|u_RX|r_MEM~2298\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2298_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~698_q\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~506_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~698_q\,
	datac => \uart_module|u_RX|r_MEM~506_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2298_combout\);

-- Location: FF_X19_Y15_N13
\uart_module|u_RX|r_MEM~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~794_q\);

-- Location: LCCOMB_X23_Y15_N22
\uart_module|u_RX|r_MEM~602feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~602feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~602feeder_combout\);

-- Location: FF_X23_Y15_N23
\uart_module|u_RX|r_MEM~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~602feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~602_q\);

-- Location: LCCOMB_X19_Y15_N12
\uart_module|u_RX|r_MEM~2299\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2299_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2298_combout\ & (\uart_module|u_RX|r_MEM~794_q\)) # (!\uart_module|u_RX|r_MEM~2298_combout\ & ((\uart_module|u_RX|r_MEM~602_q\))))) # (!\controller_module|k\(2) 
-- & (\uart_module|u_RX|r_MEM~2298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2298_combout\,
	datac => \uart_module|u_RX|r_MEM~794_q\,
	datad => \uart_module|u_RX|r_MEM~602_q\,
	combout => \uart_module|u_RX|r_MEM~2299_combout\);

-- Location: FF_X21_Y14_N29
\uart_module|u_RX|r_MEM~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~458_q\);

-- Location: LCCOMB_X21_Y14_N10
\uart_module|u_RX|r_MEM~650feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~650feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~650feeder_combout\);

-- Location: FF_X21_Y14_N11
\uart_module|u_RX|r_MEM~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~650feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~650_q\);

-- Location: LCCOMB_X21_Y14_N28
\uart_module|u_RX|r_MEM~2293\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2293_combout\ = (\controller_module|k\(3) & ((\controller_module|k\(2)) # ((\uart_module|u_RX|r_MEM~650_q\)))) # (!\controller_module|k\(3) & (!\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~458_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~458_q\,
	datad => \uart_module|u_RX|r_MEM~650_q\,
	combout => \uart_module|u_RX|r_MEM~2293_combout\);

-- Location: LCCOMB_X22_Y13_N20
\uart_module|u_RX|r_MEM~554feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~554feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~554feeder_combout\);

-- Location: FF_X22_Y13_N21
\uart_module|u_RX|r_MEM~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~554feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~554_q\);

-- Location: FF_X22_Y13_N3
\uart_module|u_RX|r_MEM~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~746_q\);

-- Location: LCCOMB_X22_Y13_N2
\uart_module|u_RX|r_MEM~2294\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2294_combout\ = (\uart_module|u_RX|r_MEM~2293_combout\ & (((\uart_module|u_RX|r_MEM~746_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2293_combout\ & (\uart_module|u_RX|r_MEM~554_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2293_combout\,
	datab => \uart_module|u_RX|r_MEM~554_q\,
	datac => \uart_module|u_RX|r_MEM~746_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2294_combout\);

-- Location: LCCOMB_X25_Y12_N14
\uart_module|u_RX|r_MEM~626feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~626feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~626feeder_combout\);

-- Location: FF_X25_Y12_N15
\uart_module|u_RX|r_MEM~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~626feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~626_q\);

-- Location: FF_X23_Y12_N23
\uart_module|u_RX|r_MEM~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~722_q\);

-- Location: LCCOMB_X24_Y16_N6
\uart_module|u_RX|r_MEM~530feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~530feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~530feeder_combout\);

-- Location: FF_X24_Y16_N7
\uart_module|u_RX|r_MEM~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~530feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~530_q\);

-- Location: FF_X24_Y16_N25
\uart_module|u_RX|r_MEM~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~434_q\);

-- Location: LCCOMB_X24_Y16_N24
\uart_module|u_RX|r_MEM~2295\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2295_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~530_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~434_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~530_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~434_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2295_combout\);

-- Location: LCCOMB_X23_Y12_N22
\uart_module|u_RX|r_MEM~2296\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2296_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2295_combout\ & ((\uart_module|u_RX|r_MEM~722_q\))) # (!\uart_module|u_RX|r_MEM~2295_combout\ & (\uart_module|u_RX|r_MEM~626_q\)))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~626_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~722_q\,
	datad => \uart_module|u_RX|r_MEM~2295_combout\,
	combout => \uart_module|u_RX|r_MEM~2296_combout\);

-- Location: LCCOMB_X19_Y9_N0
\uart_module|u_RX|r_MEM~2297\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2297_combout\ = (\controller_module|k\(1) & (\controller_module|k\(0))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~2294_combout\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~2296_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~2294_combout\,
	datad => \uart_module|u_RX|r_MEM~2296_combout\,
	combout => \uart_module|u_RX|r_MEM~2297_combout\);

-- Location: LCCOMB_X19_Y9_N6
\uart_module|u_RX|r_MEM~2300\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2300_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2297_combout\ & ((\uart_module|u_RX|r_MEM~2299_combout\))) # (!\uart_module|u_RX|r_MEM~2297_combout\ & (\uart_module|u_RX|r_MEM~2292_combout\)))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2292_combout\,
	datab => \uart_module|u_RX|r_MEM~2299_combout\,
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~2297_combout\,
	combout => \uart_module|u_RX|r_MEM~2300_combout\);

-- Location: LCCOMB_X19_Y9_N12
\uart_module|u_RX|r_MEM~2311\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2311_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2300_combout\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~2310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2310_combout\,
	datab => \controller_module|k\(5),
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2300_combout\,
	combout => \uart_module|u_RX|r_MEM~2311_combout\);

-- Location: LCCOMB_X14_Y17_N18
\uart_module|u_RX|r_MEM~938feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~938feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~938feeder_combout\);

-- Location: FF_X14_Y17_N19
\uart_module|u_RX|r_MEM~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~938feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~938_q\);

-- Location: LCCOMB_X11_Y9_N12
\uart_module|u_RX|r_MEM~1034feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1034feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1034feeder_combout\);

-- Location: FF_X11_Y9_N13
\uart_module|u_RX|r_MEM~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1034feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1034_q\);

-- Location: FF_X14_Y9_N1
\uart_module|u_RX|r_MEM~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~842_q\);

-- Location: LCCOMB_X14_Y9_N0
\uart_module|u_RX|r_MEM~2281\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2281_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1034_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~842_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1034_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~842_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2281_combout\);

-- Location: FF_X14_Y9_N7
\uart_module|u_RX|r_MEM~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1130_q\);

-- Location: LCCOMB_X14_Y9_N6
\uart_module|u_RX|r_MEM~2282\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2282_combout\ = (\uart_module|u_RX|r_MEM~2281_combout\ & (((\uart_module|u_RX|r_MEM~1130_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2281_combout\ & (\uart_module|u_RX|r_MEM~938_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~938_q\,
	datab => \uart_module|u_RX|r_MEM~2281_combout\,
	datac => \uart_module|u_RX|r_MEM~1130_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2282_combout\);

-- Location: LCCOMB_X22_Y8_N6
\uart_module|u_RX|r_MEM~1058feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1058feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1058feeder_combout\);

-- Location: FF_X22_Y8_N7
\uart_module|u_RX|r_MEM~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1058feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1058_q\);

-- Location: FF_X21_Y8_N1
\uart_module|u_RX|r_MEM~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~866_q\);

-- Location: LCCOMB_X24_Y11_N6
\uart_module|u_RX|r_MEM~962feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~962feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~962feeder_combout\);

-- Location: FF_X24_Y11_N7
\uart_module|u_RX|r_MEM~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~962feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~962_q\);

-- Location: LCCOMB_X21_Y8_N0
\uart_module|u_RX|r_MEM~2283\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2283_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~962_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~866_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~866_q\,
	datad => \uart_module|u_RX|r_MEM~962_q\,
	combout => \uart_module|u_RX|r_MEM~2283_combout\);

-- Location: FF_X21_Y8_N27
\uart_module|u_RX|r_MEM~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1154_q\);

-- Location: LCCOMB_X21_Y8_N26
\uart_module|u_RX|r_MEM~2284\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2284_combout\ = (\uart_module|u_RX|r_MEM~2283_combout\ & (((\uart_module|u_RX|r_MEM~1154_q\) # (!\controller_module|k\(3))))) # (!\uart_module|u_RX|r_MEM~2283_combout\ & (\uart_module|u_RX|r_MEM~1058_q\ & 
-- ((\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1058_q\,
	datab => \uart_module|u_RX|r_MEM~2283_combout\,
	datac => \uart_module|u_RX|r_MEM~1154_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2284_combout\);

-- Location: FF_X13_Y15_N1
\uart_module|u_RX|r_MEM~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1010_q\);

-- Location: FF_X22_Y16_N17
\uart_module|u_RX|r_MEM~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1106_q\);

-- Location: LCCOMB_X21_Y16_N24
\uart_module|u_RX|r_MEM~914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~914feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~914feeder_combout\);

-- Location: FF_X21_Y16_N25
\uart_module|u_RX|r_MEM~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~914feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~914_q\);

-- Location: FF_X22_Y16_N19
\uart_module|u_RX|r_MEM~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~818_q\);

-- Location: LCCOMB_X22_Y16_N18
\uart_module|u_RX|r_MEM~2285\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2285_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~914_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~818_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~914_q\,
	datac => \uart_module|u_RX|r_MEM~818_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2285_combout\);

-- Location: LCCOMB_X22_Y16_N16
\uart_module|u_RX|r_MEM~2286\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2286_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2285_combout\ & ((\uart_module|u_RX|r_MEM~1106_q\))) # (!\uart_module|u_RX|r_MEM~2285_combout\ & (\uart_module|u_RX|r_MEM~1010_q\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1010_q\,
	datac => \uart_module|u_RX|r_MEM~1106_q\,
	datad => \uart_module|u_RX|r_MEM~2285_combout\,
	combout => \uart_module|u_RX|r_MEM~2286_combout\);

-- Location: LCCOMB_X21_Y9_N18
\uart_module|u_RX|r_MEM~2287\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2287_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1))))) # (!\controller_module|k\(0) & ((\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~2284_combout\)) # (!\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~2286_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2284_combout\,
	datab => \controller_module|k\(0),
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~2286_combout\,
	combout => \uart_module|u_RX|r_MEM~2287_combout\);

-- Location: LCCOMB_X16_Y18_N10
\uart_module|u_RX|r_MEM~986feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~986feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~986feeder_combout\);

-- Location: FF_X16_Y18_N11
\uart_module|u_RX|r_MEM~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~986feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~986_q\);

-- Location: LCCOMB_X18_Y18_N16
\uart_module|u_RX|r_MEM~1082feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1082feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1082feeder_combout\);

-- Location: FF_X18_Y18_N17
\uart_module|u_RX|r_MEM~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1082feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1082_q\);

-- Location: FF_X17_Y18_N5
\uart_module|u_RX|r_MEM~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~890_q\);

-- Location: LCCOMB_X17_Y18_N4
\uart_module|u_RX|r_MEM~2288\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2288_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1082_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~890_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1082_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~890_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2288_combout\);

-- Location: FF_X17_Y18_N19
\uart_module|u_RX|r_MEM~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1178_q\);

-- Location: LCCOMB_X17_Y18_N18
\uart_module|u_RX|r_MEM~2289\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2289_combout\ = (\uart_module|u_RX|r_MEM~2288_combout\ & (((\uart_module|u_RX|r_MEM~1178_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2288_combout\ & (\uart_module|u_RX|r_MEM~986_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~986_q\,
	datab => \uart_module|u_RX|r_MEM~2288_combout\,
	datac => \uart_module|u_RX|r_MEM~1178_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2289_combout\);

-- Location: LCCOMB_X17_Y9_N8
\uart_module|u_RX|r_MEM~2290\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2290_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~2287_combout\ & ((\uart_module|u_RX|r_MEM~2289_combout\))) # (!\uart_module|u_RX|r_MEM~2287_combout\ & (\uart_module|u_RX|r_MEM~2282_combout\)))) # 
-- (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~2287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~2282_combout\,
	datac => \uart_module|u_RX|r_MEM~2287_combout\,
	datad => \uart_module|u_RX|r_MEM~2289_combout\,
	combout => \uart_module|u_RX|r_MEM~2290_combout\);

-- Location: LCCOMB_X25_Y12_N24
\uart_module|u_RX|r_MEM~1538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1538feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1538feeder_combout\);

-- Location: FF_X25_Y12_N25
\uart_module|u_RX|r_MEM~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1538feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1538_q\);

-- Location: FF_X24_Y12_N11
\uart_module|u_RX|r_MEM~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1490_q\);

-- Location: LCCOMB_X24_Y12_N10
\uart_module|u_RX|r_MEM~2319\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2319_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1538_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1490_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1538_q\,
	datac => \uart_module|u_RX|r_MEM~1490_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2319_combout\);

-- Location: FF_X24_Y12_N25
\uart_module|u_RX|r_MEM~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1562_q\);

-- Location: FF_X12_Y12_N21
\uart_module|u_RX|r_MEM~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1514_q\);

-- Location: LCCOMB_X24_Y12_N24
\uart_module|u_RX|r_MEM~2320\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2320_combout\ = (\uart_module|u_RX|r_MEM~2319_combout\ & (((\uart_module|u_RX|r_MEM~1562_q\)) # (!\controller_module|k\(0)))) # (!\uart_module|u_RX|r_MEM~2319_combout\ & (\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1514_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2319_combout\,
	datab => \controller_module|k\(0),
	datac => \uart_module|u_RX|r_MEM~1562_q\,
	datad => \uart_module|u_RX|r_MEM~1514_q\,
	combout => \uart_module|u_RX|r_MEM~2320_combout\);

-- Location: LCCOMB_X26_Y13_N22
\uart_module|u_RX|r_MEM~1346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1346feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1346feeder_combout\);

-- Location: FF_X26_Y13_N23
\uart_module|u_RX|r_MEM~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1346feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1346_q\);

-- Location: FF_X26_Y13_N5
\uart_module|u_RX|r_MEM~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1298_q\);

-- Location: LCCOMB_X26_Y13_N4
\uart_module|u_RX|r_MEM~2314\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2314_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~1346_q\) # ((\controller_module|k\(0))))) # (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~1298_q\ & !\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1346_q\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1298_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2314_combout\);

-- Location: LCCOMB_X25_Y9_N16
\uart_module|u_RX|r_MEM~1322feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1322feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1322feeder_combout\);

-- Location: FF_X25_Y9_N17
\uart_module|u_RX|r_MEM~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1322feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1322_q\);

-- Location: FF_X25_Y9_N7
\uart_module|u_RX|r_MEM~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1370_q\);

-- Location: LCCOMB_X25_Y9_N6
\uart_module|u_RX|r_MEM~2315\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2315_combout\ = (\uart_module|u_RX|r_MEM~2314_combout\ & (((\uart_module|u_RX|r_MEM~1370_q\) # (!\controller_module|k\(0))))) # (!\uart_module|u_RX|r_MEM~2314_combout\ & (\uart_module|u_RX|r_MEM~1322_q\ & 
-- ((\controller_module|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2314_combout\,
	datab => \uart_module|u_RX|r_MEM~1322_q\,
	datac => \uart_module|u_RX|r_MEM~1370_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2315_combout\);

-- Location: LCCOMB_X19_Y17_N10
\uart_module|u_RX|r_MEM~1226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1226feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1226feeder_combout\);

-- Location: FF_X19_Y17_N11
\uart_module|u_RX|r_MEM~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1226feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1226_q\);

-- Location: FF_X18_Y17_N7
\uart_module|u_RX|r_MEM~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1202_q\);

-- Location: LCCOMB_X18_Y17_N6
\uart_module|u_RX|r_MEM~2316\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2316_combout\ = (\controller_module|k\(0) & ((\uart_module|u_RX|r_MEM~1226_q\) # ((\controller_module|k\(1))))) # (!\controller_module|k\(0) & (((\uart_module|u_RX|r_MEM~1202_q\ & !\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~1226_q\,
	datac => \uart_module|u_RX|r_MEM~1202_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2316_combout\);

-- Location: FF_X18_Y14_N5
\uart_module|u_RX|r_MEM~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1274_q\);

-- Location: LCCOMB_X19_Y16_N30
\uart_module|u_RX|r_MEM~1250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1250feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1250feeder_combout\);

-- Location: FF_X19_Y16_N31
\uart_module|u_RX|r_MEM~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1250feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1250_q\);

-- Location: LCCOMB_X18_Y14_N4
\uart_module|u_RX|r_MEM~2317\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2317_combout\ = (\uart_module|u_RX|r_MEM~2316_combout\ & (((\uart_module|u_RX|r_MEM~1274_q\)) # (!\controller_module|k\(1)))) # (!\uart_module|u_RX|r_MEM~2316_combout\ & (\controller_module|k\(1) & 
-- ((\uart_module|u_RX|r_MEM~1250_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2316_combout\,
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~1274_q\,
	datad => \uart_module|u_RX|r_MEM~1250_q\,
	combout => \uart_module|u_RX|r_MEM~2317_combout\);

-- Location: LCCOMB_X19_Y9_N22
\uart_module|u_RX|r_MEM~2318\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2318_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2315_combout\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((!\controller_module|k\(3) & \uart_module|u_RX|r_MEM~2317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2315_combout\,
	datac => \controller_module|k\(3),
	datad => \uart_module|u_RX|r_MEM~2317_combout\,
	combout => \uart_module|u_RX|r_MEM~2318_combout\);

-- Location: LCCOMB_X23_Y17_N16
\uart_module|u_RX|r_MEM~1418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1418feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1418feeder_combout\);

-- Location: FF_X23_Y17_N17
\uart_module|u_RX|r_MEM~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1418feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1418_q\);

-- Location: FF_X25_Y14_N25
\uart_module|u_RX|r_MEM~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1394_q\);

-- Location: LCCOMB_X25_Y14_N24
\uart_module|u_RX|r_MEM~2312\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2312_combout\ = (\controller_module|k\(1) & (((\controller_module|k\(0))))) # (!\controller_module|k\(1) & ((\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~1418_q\)) # (!\controller_module|k\(0) & 
-- ((\uart_module|u_RX|r_MEM~1394_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~1418_q\,
	datac => \uart_module|u_RX|r_MEM~1394_q\,
	datad => \controller_module|k\(0),
	combout => \uart_module|u_RX|r_MEM~2312_combout\);

-- Location: LCCOMB_X23_Y14_N28
\uart_module|u_RX|r_MEM~1442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1442feeder_combout\ = \uart_module|u_RX|rgb[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][3]~q\,
	combout => \uart_module|u_RX|r_MEM~1442feeder_combout\);

-- Location: FF_X23_Y14_N29
\uart_module|u_RX|r_MEM~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1442feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1442_q\);

-- Location: FF_X23_Y14_N23
\uart_module|u_RX|r_MEM~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1466_q\);

-- Location: LCCOMB_X23_Y14_N22
\uart_module|u_RX|r_MEM~2313\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2313_combout\ = (\uart_module|u_RX|r_MEM~2312_combout\ & (((\uart_module|u_RX|r_MEM~1466_q\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2312_combout\ & (\uart_module|u_RX|r_MEM~1442_q\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2312_combout\,
	datab => \uart_module|u_RX|r_MEM~1442_q\,
	datac => \uart_module|u_RX|r_MEM~1466_q\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2313_combout\);

-- Location: LCCOMB_X19_Y9_N16
\uart_module|u_RX|r_MEM~2321\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2321_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2318_combout\ & (\uart_module|u_RX|r_MEM~2320_combout\)) # (!\uart_module|u_RX|r_MEM~2318_combout\ & ((\uart_module|u_RX|r_MEM~2313_combout\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~2320_combout\,
	datac => \uart_module|u_RX|r_MEM~2318_combout\,
	datad => \uart_module|u_RX|r_MEM~2313_combout\,
	combout => \uart_module|u_RX|r_MEM~2321_combout\);

-- Location: LCCOMB_X19_Y9_N2
\uart_module|u_RX|r_MEM~2322\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2322_combout\ = (\uart_module|u_RX|r_MEM~2311_combout\ & (((\uart_module|u_RX|r_MEM~2321_combout\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2311_combout\ & (\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~2290_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2311_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2290_combout\,
	datad => \uart_module|u_RX|r_MEM~2321_combout\,
	combout => \uart_module|u_RX|r_MEM~2322_combout\);

-- Location: LCCOMB_X13_Y18_N6
\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \uart_module|u_RX|r_MEM~2322_combout\ $ (VCC)
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\uart_module|u_RX|r_MEM~2322_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2322_combout\,
	datad => VCC,
	combout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X13_Y18_N8
\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\uart_module|u_RX|r_MEM~2280_combout\ & (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\uart_module|u_RX|r_MEM~2280_combout\ & 
-- (!\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\uart_module|u_RX|r_MEM~2280_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~2280_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X13_Y18_N10
\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\uart_module|u_RX|r_MEM~2238_combout\ & ((GND) # (!\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\uart_module|u_RX|r_MEM~2238_combout\ & (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\uart_module|u_RX|r_MEM~2238_combout\) # (!\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2238_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X13_Y18_N12
\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\uart_module|u_RX|r_MEM~2196_combout\ & (!\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\uart_module|u_RX|r_MEM~2196_combout\ & 
-- ((\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\uart_module|u_RX|r_MEM~2196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2196_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X13_Y18_N14
\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\uart_module|u_RX|r_MEM~2154_combout\ & (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\uart_module|u_RX|r_MEM~2154_combout\ 
-- & (!\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\uart_module|u_RX|r_MEM~2154_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2154_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X13_Y18_N16
\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X13_Y18_N4
\uart_module|Div0|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ = (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X12_Y18_N8
\uart_module|Div0|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\uart_module|u_RX|r_MEM~2154_combout\ & \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2154_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X13_Y18_N2
\uart_module|Div0|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\uart_module|u_RX|r_MEM~2196_combout\ & \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2196_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X13_Y18_N0
\uart_module|Div0|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ = (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X13_Y18_N20
\uart_module|Div0|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ = (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X13_Y18_N18
\uart_module|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\uart_module|u_RX|r_MEM~2238_combout\ & \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2238_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X13_Y18_N30
\uart_module|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\uart_module|u_RX|r_MEM~2280_combout\ & \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_MEM~2280_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X13_Y18_N28
\uart_module|Div0|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ = (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X12_Y18_N10
\uart_module|Div0|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ = (\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X13_Y18_N26
\uart_module|Div0|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\uart_module|u_RX|r_MEM~2322_combout\ & \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2322_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X23_Y19_N16
\uart_module|u_RX|rgb[0][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[0][2]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(3),
	combout => \uart_module|u_RX|rgb[0][2]~feeder_combout\);

-- Location: FF_X23_Y19_N17
\uart_module|u_RX|rgb[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[0][2]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[0][2]~q\);

-- Location: LCCOMB_X23_Y10_N28
\uart_module|u_RX|r_MEM~793feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~793feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~793feeder_combout\);

-- Location: FF_X23_Y10_N29
\uart_module|u_RX|r_MEM~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~793feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~793_q\);

-- Location: FF_X23_Y10_N31
\uart_module|u_RX|r_MEM~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1561_q\);

-- Location: LCCOMB_X24_Y10_N16
\uart_module|u_RX|r_MEM~1177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1177feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1177feeder_combout\);

-- Location: FF_X24_Y10_N17
\uart_module|u_RX|r_MEM~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1177feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1177_q\);

-- Location: FF_X24_Y10_N7
\uart_module|u_RX|r_MEM~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~409_q\);

-- Location: LCCOMB_X24_Y10_N6
\uart_module|u_RX|r_MEM~2445\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2445_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~1177_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~409_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~1177_q\,
	datac => \uart_module|u_RX|r_MEM~409_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2445_combout\);

-- Location: LCCOMB_X23_Y10_N30
\uart_module|u_RX|r_MEM~2446\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2446_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2445_combout\ & ((\uart_module|u_RX|r_MEM~1561_q\))) # (!\uart_module|u_RX|r_MEM~2445_combout\ & (\uart_module|u_RX|r_MEM~793_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~793_q\,
	datac => \uart_module|u_RX|r_MEM~1561_q\,
	datad => \uart_module|u_RX|r_MEM~2445_combout\,
	combout => \uart_module|u_RX|r_MEM~2446_combout\);

-- Location: FF_X13_Y9_N25
\uart_module|u_RX|r_MEM~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~121_q\);

-- Location: LCCOMB_X17_Y7_N30
\uart_module|u_RX|r_MEM~505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~505feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~505feeder_combout\);

-- Location: FF_X17_Y7_N31
\uart_module|u_RX|r_MEM~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~505feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~505_q\);

-- Location: LCCOMB_X13_Y9_N24
\uart_module|u_RX|r_MEM~2442\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2442_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~505_q\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~121_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~121_q\,
	datad => \uart_module|u_RX|r_MEM~505_q\,
	combout => \uart_module|u_RX|r_MEM~2442_combout\);

-- Location: LCCOMB_X12_Y8_N18
\uart_module|u_RX|r_MEM~889feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~889feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~889feeder_combout\);

-- Location: FF_X12_Y8_N19
\uart_module|u_RX|r_MEM~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~889feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~889_q\);

-- Location: FF_X12_Y8_N29
\uart_module|u_RX|r_MEM~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1273_q\);

-- Location: LCCOMB_X12_Y8_N28
\uart_module|u_RX|r_MEM~2443\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2443_combout\ = (\uart_module|u_RX|r_MEM~2442_combout\ & (((\uart_module|u_RX|r_MEM~1273_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2442_combout\ & (\uart_module|u_RX|r_MEM~889_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2442_combout\,
	datab => \uart_module|u_RX|r_MEM~889_q\,
	datac => \uart_module|u_RX|r_MEM~1273_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2443_combout\);

-- Location: LCCOMB_X17_Y17_N14
\uart_module|u_RX|r_MEM~697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~697feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~697feeder_combout\);

-- Location: FF_X17_Y17_N15
\uart_module|u_RX|r_MEM~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~697feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~697_q\);

-- Location: FF_X17_Y16_N27
\uart_module|u_RX|r_MEM~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~313_q\);

-- Location: LCCOMB_X17_Y16_N26
\uart_module|u_RX|r_MEM~2440\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2440_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~697_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~313_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~697_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~313_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2440_combout\);

-- Location: LCCOMB_X18_Y18_N14
\uart_module|u_RX|r_MEM~1081feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1081feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1081feeder_combout\);

-- Location: FF_X18_Y18_N15
\uart_module|u_RX|r_MEM~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1081feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1081_q\);

-- Location: FF_X17_Y16_N25
\uart_module|u_RX|r_MEM~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1465_q\);

-- Location: LCCOMB_X17_Y16_N24
\uart_module|u_RX|r_MEM~2441\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2441_combout\ = (\uart_module|u_RX|r_MEM~2440_combout\ & (((\uart_module|u_RX|r_MEM~1465_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2440_combout\ & (\uart_module|u_RX|r_MEM~1081_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2440_combout\,
	datab => \uart_module|u_RX|r_MEM~1081_q\,
	datac => \uart_module|u_RX|r_MEM~1465_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2441_combout\);

-- Location: LCCOMB_X12_Y10_N2
\uart_module|u_RX|r_MEM~2444\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2444_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2)) # (\uart_module|u_RX|r_MEM~2441_combout\)))) # (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~2443_combout\ & (!\controller_module|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2443_combout\,
	datab => \controller_module|k\(3),
	datac => \controller_module|k\(2),
	datad => \uart_module|u_RX|r_MEM~2441_combout\,
	combout => \uart_module|u_RX|r_MEM~2444_combout\);

-- Location: LCCOMB_X23_Y15_N8
\uart_module|u_RX|r_MEM~601feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~601feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~601feeder_combout\);

-- Location: FF_X23_Y15_N9
\uart_module|u_RX|r_MEM~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~601feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~601_q\);

-- Location: FF_X16_Y15_N3
\uart_module|u_RX|r_MEM~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1369_q\);

-- Location: LCCOMB_X21_Y15_N2
\uart_module|u_RX|r_MEM~985feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~985feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~985feeder_combout\);

-- Location: FF_X21_Y15_N3
\uart_module|u_RX|r_MEM~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~985feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~985_q\);

-- Location: FF_X16_Y15_N25
\uart_module|u_RX|r_MEM~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~217_q\);

-- Location: LCCOMB_X16_Y15_N24
\uart_module|u_RX|r_MEM~2438\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2438_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~985_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~217_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~985_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~217_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2438_combout\);

-- Location: LCCOMB_X16_Y15_N2
\uart_module|u_RX|r_MEM~2439\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2439_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2438_combout\ & ((\uart_module|u_RX|r_MEM~1369_q\))) # (!\uart_module|u_RX|r_MEM~2438_combout\ & (\uart_module|u_RX|r_MEM~601_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~601_q\,
	datac => \uart_module|u_RX|r_MEM~1369_q\,
	datad => \uart_module|u_RX|r_MEM~2438_combout\,
	combout => \uart_module|u_RX|r_MEM~2439_combout\);

-- Location: LCCOMB_X12_Y10_N20
\uart_module|u_RX|r_MEM~2447\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2447_combout\ = (\uart_module|u_RX|r_MEM~2444_combout\ & ((\uart_module|u_RX|r_MEM~2446_combout\) # ((!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2444_combout\ & (((\controller_module|k\(2) & 
-- \uart_module|u_RX|r_MEM~2439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2446_combout\,
	datab => \uart_module|u_RX|r_MEM~2444_combout\,
	datac => \controller_module|k\(2),
	datad => \uart_module|u_RX|r_MEM~2439_combout\,
	combout => \uart_module|u_RX|r_MEM~2447_combout\);

-- Location: FF_X22_Y10_N25
\uart_module|u_RX|r_MEM~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~97_q\);

-- Location: LCCOMB_X21_Y10_N28
\uart_module|u_RX|r_MEM~289feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~289feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~289feeder_combout\);

-- Location: FF_X21_Y10_N29
\uart_module|u_RX|r_MEM~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~289feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~289_q\);

-- Location: LCCOMB_X22_Y10_N24
\uart_module|u_RX|r_MEM~2411\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2411_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~289_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~97_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~97_q\,
	datad => \uart_module|u_RX|r_MEM~289_q\,
	combout => \uart_module|u_RX|r_MEM~2411_combout\);

-- Location: FF_X22_Y10_N7
\uart_module|u_RX|r_MEM~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~385_q\);

-- Location: LCCOMB_X21_Y7_N4
\uart_module|u_RX|r_MEM~193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~193feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~193feeder_combout\);

-- Location: FF_X21_Y7_N5
\uart_module|u_RX|r_MEM~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~193feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~193_q\);

-- Location: LCCOMB_X22_Y10_N6
\uart_module|u_RX|r_MEM~2412\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2412_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2411_combout\ & (\uart_module|u_RX|r_MEM~385_q\)) # (!\uart_module|u_RX|r_MEM~2411_combout\ & ((\uart_module|u_RX|r_MEM~193_q\))))) # (!\controller_module|k\(2) 
-- & (\uart_module|u_RX|r_MEM~2411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2411_combout\,
	datac => \uart_module|u_RX|r_MEM~385_q\,
	datad => \uart_module|u_RX|r_MEM~193_q\,
	combout => \uart_module|u_RX|r_MEM~2412_combout\);

-- Location: FF_X13_Y16_N23
\uart_module|u_RX|r_MEM~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~865_q\);

-- Location: LCCOMB_X21_Y9_N14
\uart_module|u_RX|r_MEM~1057feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1057feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1057feeder_combout\);

-- Location: FF_X21_Y9_N15
\uart_module|u_RX|r_MEM~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1057feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1057_q\);

-- Location: LCCOMB_X13_Y16_N22
\uart_module|u_RX|r_MEM~2409\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2409_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1057_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~865_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~865_q\,
	datad => \uart_module|u_RX|r_MEM~1057_q\,
	combout => \uart_module|u_RX|r_MEM~2409_combout\);

-- Location: LCCOMB_X23_Y8_N4
\uart_module|u_RX|r_MEM~961feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~961feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~961feeder_combout\);

-- Location: FF_X23_Y8_N5
\uart_module|u_RX|r_MEM~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~961feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~961_q\);

-- Location: FF_X23_Y8_N19
\uart_module|u_RX|r_MEM~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1153_q\);

-- Location: LCCOMB_X23_Y8_N18
\uart_module|u_RX|r_MEM~2410\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2410_combout\ = (\uart_module|u_RX|r_MEM~2409_combout\ & (((\uart_module|u_RX|r_MEM~1153_q\) # (!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2409_combout\ & (\uart_module|u_RX|r_MEM~961_q\ & 
-- ((\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2409_combout\,
	datab => \uart_module|u_RX|r_MEM~961_q\,
	datac => \uart_module|u_RX|r_MEM~1153_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2410_combout\);

-- Location: LCCOMB_X23_Y8_N12
\uart_module|u_RX|r_MEM~2413\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2413_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4)) # (\uart_module|u_RX|r_MEM~2410_combout\)))) # (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~2412_combout\ & (!\controller_module|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2412_combout\,
	datab => \controller_module|k\(5),
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2410_combout\,
	combout => \uart_module|u_RX|r_MEM~2413_combout\);

-- Location: LCCOMB_X16_Y7_N28
\uart_module|u_RX|r_MEM~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~769feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~769feeder_combout\);

-- Location: FF_X16_Y7_N29
\uart_module|u_RX|r_MEM~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~769feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~769_q\);

-- Location: FF_X21_Y7_N3
\uart_module|u_RX|r_MEM~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~673_q\);

-- Location: LCCOMB_X16_Y10_N14
\uart_module|u_RX|r_MEM~577feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~577feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~577feeder_combout\);

-- Location: FF_X16_Y10_N15
\uart_module|u_RX|r_MEM~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~577feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~577_q\);

-- Location: FF_X18_Y7_N11
\uart_module|u_RX|r_MEM~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~481_q\);

-- Location: LCCOMB_X18_Y7_N10
\uart_module|u_RX|r_MEM~2407\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2407_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~577_q\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~481_q\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~577_q\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~481_q\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2407_combout\);

-- Location: LCCOMB_X21_Y7_N2
\uart_module|u_RX|r_MEM~2408\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2408_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2407_combout\ & (\uart_module|u_RX|r_MEM~769_q\)) # (!\uart_module|u_RX|r_MEM~2407_combout\ & ((\uart_module|u_RX|r_MEM~673_q\))))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~769_q\,
	datac => \uart_module|u_RX|r_MEM~673_q\,
	datad => \uart_module|u_RX|r_MEM~2407_combout\,
	combout => \uart_module|u_RX|r_MEM~2408_combout\);

-- Location: FF_X19_Y16_N9
\uart_module|u_RX|r_MEM~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1249_q\);

-- Location: LCCOMB_X22_Y15_N10
\uart_module|u_RX|r_MEM~1345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1345feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1345feeder_combout\);

-- Location: FF_X22_Y15_N11
\uart_module|u_RX|r_MEM~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1345feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1345_q\);

-- Location: LCCOMB_X19_Y16_N8
\uart_module|u_RX|r_MEM~2414\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2414_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~1345_q\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~1249_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1249_q\,
	datad => \uart_module|u_RX|r_MEM~1345_q\,
	combout => \uart_module|u_RX|r_MEM~2414_combout\);

-- Location: FF_X25_Y12_N5
\uart_module|u_RX|r_MEM~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1537_q\);

-- Location: LCCOMB_X24_Y13_N30
\uart_module|u_RX|r_MEM~1441feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1441feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1441feeder_combout\);

-- Location: FF_X24_Y13_N31
\uart_module|u_RX|r_MEM~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1441feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1441_q\);

-- Location: LCCOMB_X25_Y12_N4
\uart_module|u_RX|r_MEM~2415\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2415_combout\ = (\uart_module|u_RX|r_MEM~2414_combout\ & (((\uart_module|u_RX|r_MEM~1537_q\)) # (!\controller_module|k\(3)))) # (!\uart_module|u_RX|r_MEM~2414_combout\ & (\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~1441_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2414_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1537_q\,
	datad => \uart_module|u_RX|r_MEM~1441_q\,
	combout => \uart_module|u_RX|r_MEM~2415_combout\);

-- Location: LCCOMB_X23_Y8_N14
\uart_module|u_RX|r_MEM~2416\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2416_combout\ = (\uart_module|u_RX|r_MEM~2413_combout\ & (((\uart_module|u_RX|r_MEM~2415_combout\) # (!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~2413_combout\ & (\uart_module|u_RX|r_MEM~2408_combout\ & 
-- (\controller_module|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2413_combout\,
	datab => \uart_module|u_RX|r_MEM~2408_combout\,
	datac => \controller_module|k\(4),
	datad => \uart_module|u_RX|r_MEM~2415_combout\,
	combout => \uart_module|u_RX|r_MEM~2416_combout\);

-- Location: FF_X13_Y13_N9
\uart_module|u_RX|r_MEM~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~49_q\);

-- Location: LCCOMB_X12_Y13_N8
\uart_module|u_RX|r_MEM~817feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~817feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~817feeder_combout\);

-- Location: FF_X12_Y13_N9
\uart_module|u_RX|r_MEM~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~817feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~817_q\);

-- Location: LCCOMB_X13_Y13_N8
\uart_module|u_RX|r_MEM~2431\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2431_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~817_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~49_q\,
	datad => \uart_module|u_RX|r_MEM~817_q\,
	combout => \uart_module|u_RX|r_MEM~2431_combout\);

-- Location: FF_X13_Y13_N23
\uart_module|u_RX|r_MEM~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1201_q\);

-- Location: LCCOMB_X12_Y13_N10
\uart_module|u_RX|r_MEM~433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~433feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~433feeder_combout\);

-- Location: FF_X12_Y13_N11
\uart_module|u_RX|r_MEM~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~433feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~433_q\);

-- Location: LCCOMB_X13_Y13_N22
\uart_module|u_RX|r_MEM~2432\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2432_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2431_combout\ & (\uart_module|u_RX|r_MEM~1201_q\)) # (!\uart_module|u_RX|r_MEM~2431_combout\ & ((\uart_module|u_RX|r_MEM~433_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~2431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2431_combout\,
	datac => \uart_module|u_RX|r_MEM~1201_q\,
	datad => \uart_module|u_RX|r_MEM~433_q\,
	combout => \uart_module|u_RX|r_MEM~2432_combout\);

-- Location: LCCOMB_X25_Y12_N10
\uart_module|u_RX|r_MEM~625feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~625feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~625feeder_combout\);

-- Location: FF_X25_Y12_N11
\uart_module|u_RX|r_MEM~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~625feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~625_q\);

-- Location: FF_X12_Y14_N15
\uart_module|u_RX|r_MEM~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1393_q\);

-- Location: FF_X12_Y14_N21
\uart_module|u_RX|r_MEM~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~241_q\);

-- Location: LCCOMB_X11_Y14_N24
\uart_module|u_RX|r_MEM~1009feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1009feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1009feeder_combout\);

-- Location: FF_X11_Y14_N25
\uart_module|u_RX|r_MEM~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1009feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1009_q\);

-- Location: LCCOMB_X12_Y14_N20
\uart_module|u_RX|r_MEM~2429\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2429_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1009_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~241_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~241_q\,
	datad => \uart_module|u_RX|r_MEM~1009_q\,
	combout => \uart_module|u_RX|r_MEM~2429_combout\);

-- Location: LCCOMB_X12_Y14_N14
\uart_module|u_RX|r_MEM~2430\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2430_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2429_combout\ & ((\uart_module|u_RX|r_MEM~1393_q\))) # (!\uart_module|u_RX|r_MEM~2429_combout\ & (\uart_module|u_RX|r_MEM~625_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~625_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1393_q\,
	datad => \uart_module|u_RX|r_MEM~2429_combout\,
	combout => \uart_module|u_RX|r_MEM~2430_combout\);

-- Location: LCCOMB_X13_Y9_N6
\uart_module|u_RX|r_MEM~2433\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2433_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2430_combout\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~2432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~2432_combout\,
	datac => \uart_module|u_RX|r_MEM~2430_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2433_combout\);

-- Location: FF_X23_Y11_N5
\uart_module|u_RX|r_MEM~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~337_q\);

-- Location: LCCOMB_X23_Y12_N28
\uart_module|u_RX|r_MEM~721feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~721feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~721feeder_combout\);

-- Location: FF_X23_Y12_N29
\uart_module|u_RX|r_MEM~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~721feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~721_q\);

-- Location: LCCOMB_X23_Y11_N4
\uart_module|u_RX|r_MEM~2434\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2434_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~721_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~337_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~337_q\,
	datad => \uart_module|u_RX|r_MEM~721_q\,
	combout => \uart_module|u_RX|r_MEM~2434_combout\);

-- Location: FF_X19_Y12_N5
\uart_module|u_RX|r_MEM~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1489_q\);

-- Location: LCCOMB_X19_Y8_N20
\uart_module|u_RX|r_MEM~1105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1105feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1105feeder_combout\);

-- Location: FF_X19_Y8_N21
\uart_module|u_RX|r_MEM~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1105feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1105_q\);

-- Location: LCCOMB_X19_Y12_N4
\uart_module|u_RX|r_MEM~2435\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2435_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2434_combout\ & (\uart_module|u_RX|r_MEM~1489_q\)) # (!\uart_module|u_RX|r_MEM~2434_combout\ & ((\uart_module|u_RX|r_MEM~1105_q\))))) # 
-- (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~2434_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~2434_combout\,
	datac => \uart_module|u_RX|r_MEM~1489_q\,
	datad => \uart_module|u_RX|r_MEM~1105_q\,
	combout => \uart_module|u_RX|r_MEM~2435_combout\);

-- Location: LCCOMB_X26_Y14_N10
\uart_module|u_RX|r_MEM~529feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~529feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~529feeder_combout\);

-- Location: FF_X26_Y14_N11
\uart_module|u_RX|r_MEM~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~529feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~529_q\);

-- Location: FF_X26_Y14_N29
\uart_module|u_RX|r_MEM~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~145_q\);

-- Location: LCCOMB_X26_Y14_N28
\uart_module|u_RX|r_MEM~2427\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2427_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~529_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~145_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~529_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~145_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2427_combout\);

-- Location: FF_X21_Y16_N27
\uart_module|u_RX|r_MEM~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1297_q\);

-- Location: LCCOMB_X21_Y16_N20
\uart_module|u_RX|r_MEM~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~913feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~913feeder_combout\);

-- Location: FF_X21_Y16_N21
\uart_module|u_RX|r_MEM~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~913feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~913_q\);

-- Location: LCCOMB_X21_Y16_N26
\uart_module|u_RX|r_MEM~2428\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2428_combout\ = (\uart_module|u_RX|r_MEM~2427_combout\ & (((\uart_module|u_RX|r_MEM~1297_q\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2427_combout\ & (\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~913_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2427_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1297_q\,
	datad => \uart_module|u_RX|r_MEM~913_q\,
	combout => \uart_module|u_RX|r_MEM~2428_combout\);

-- Location: LCCOMB_X13_Y9_N4
\uart_module|u_RX|r_MEM~2436\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2436_combout\ = (\uart_module|u_RX|r_MEM~2433_combout\ & ((\uart_module|u_RX|r_MEM~2435_combout\) # ((!\controller_module|k\(2))))) # (!\uart_module|u_RX|r_MEM~2433_combout\ & (((\uart_module|u_RX|r_MEM~2428_combout\ & 
-- \controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2433_combout\,
	datab => \uart_module|u_RX|r_MEM~2435_combout\,
	datac => \uart_module|u_RX|r_MEM~2428_combout\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2436_combout\);

-- Location: FF_X18_Y9_N31
\uart_module|u_RX|r_MEM~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~265_q\);

-- Location: LCCOMB_X18_Y9_N0
\uart_module|u_RX|r_MEM~1033feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1033feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1033feeder_combout\);

-- Location: FF_X18_Y9_N1
\uart_module|u_RX|r_MEM~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1033feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1033_q\);

-- Location: LCCOMB_X18_Y9_N30
\uart_module|u_RX|r_MEM~2417\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2417_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~1033_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~265_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~265_q\,
	datad => \uart_module|u_RX|r_MEM~1033_q\,
	combout => \uart_module|u_RX|r_MEM~2417_combout\);

-- Location: FF_X10_Y13_N1
\uart_module|u_RX|r_MEM~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1417_q\);

-- Location: LCCOMB_X10_Y13_N10
\uart_module|u_RX|r_MEM~649feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~649feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~649feeder_combout\);

-- Location: FF_X10_Y13_N11
\uart_module|u_RX|r_MEM~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~649feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~649_q\);

-- Location: LCCOMB_X10_Y13_N0
\uart_module|u_RX|r_MEM~2418\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2418_combout\ = (\uart_module|u_RX|r_MEM~2417_combout\ & (((\uart_module|u_RX|r_MEM~1417_q\)) # (!\controller_module|k\(4)))) # (!\uart_module|u_RX|r_MEM~2417_combout\ & (\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~649_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2417_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1417_q\,
	datad => \uart_module|u_RX|r_MEM~649_q\,
	combout => \uart_module|u_RX|r_MEM~2418_combout\);

-- Location: LCCOMB_X11_Y10_N26
\uart_module|u_RX|r_MEM~1129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1129feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~1129feeder_combout\);

-- Location: FF_X11_Y10_N27
\uart_module|u_RX|r_MEM~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1129feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1129_q\);

-- Location: LCCOMB_X13_Y8_N20
\uart_module|u_RX|r_MEM~745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~745feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~745feeder_combout\);

-- Location: FF_X13_Y8_N21
\uart_module|u_RX|r_MEM~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~745feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~745_q\);

-- Location: FF_X13_Y8_N23
\uart_module|u_RX|r_MEM~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~361_q\);

-- Location: LCCOMB_X13_Y8_N22
\uart_module|u_RX|r_MEM~2424\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2424_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~745_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~361_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~745_q\,
	datac => \uart_module|u_RX|r_MEM~361_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2424_combout\);

-- Location: FF_X11_Y10_N5
\uart_module|u_RX|r_MEM~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1513_q\);

-- Location: LCCOMB_X11_Y10_N4
\uart_module|u_RX|r_MEM~2425\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2425_combout\ = (\uart_module|u_RX|r_MEM~2424_combout\ & (((\uart_module|u_RX|r_MEM~1513_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2424_combout\ & (\uart_module|u_RX|r_MEM~1129_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1129_q\,
	datab => \uart_module|u_RX|r_MEM~2424_combout\,
	datac => \uart_module|u_RX|r_MEM~1513_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2425_combout\);

-- Location: LCCOMB_X13_Y10_N16
\uart_module|u_RX|r_MEM~841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~841feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~841feeder_combout\);

-- Location: FF_X13_Y10_N17
\uart_module|u_RX|r_MEM~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~841feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~841_q\);

-- Location: FF_X13_Y10_N15
\uart_module|u_RX|r_MEM~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~73_q\);

-- Location: LCCOMB_X13_Y10_N14
\uart_module|u_RX|r_MEM~2421\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2421_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~841_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~73_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~841_q\,
	datac => \uart_module|u_RX|r_MEM~73_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2421_combout\);

-- Location: FF_X16_Y14_N17
\uart_module|u_RX|r_MEM~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1225_q\);

-- Location: LCCOMB_X16_Y14_N10
\uart_module|u_RX|r_MEM~457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~457feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~457feeder_combout\);

-- Location: FF_X16_Y14_N11
\uart_module|u_RX|r_MEM~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~457feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~457_q\);

-- Location: LCCOMB_X16_Y14_N16
\uart_module|u_RX|r_MEM~2422\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2422_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2421_combout\ & (\uart_module|u_RX|r_MEM~1225_q\)) # (!\uart_module|u_RX|r_MEM~2421_combout\ & ((\uart_module|u_RX|r_MEM~457_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~2421_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2421_combout\,
	datac => \uart_module|u_RX|r_MEM~1225_q\,
	datad => \uart_module|u_RX|r_MEM~457_q\,
	combout => \uart_module|u_RX|r_MEM~2422_combout\);

-- Location: LCCOMB_X14_Y17_N0
\uart_module|u_RX|r_MEM~937feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~937feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~937feeder_combout\);

-- Location: FF_X14_Y17_N1
\uart_module|u_RX|r_MEM~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~937feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~937_q\);

-- Location: FF_X16_Y17_N15
\uart_module|u_RX|r_MEM~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1321_q\);

-- Location: FF_X16_Y17_N13
\uart_module|u_RX|r_MEM~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[0][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~169_q\);

-- Location: LCCOMB_X24_Y17_N22
\uart_module|u_RX|r_MEM~553feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~553feeder_combout\ = \uart_module|u_RX|rgb[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[0][2]~q\,
	combout => \uart_module|u_RX|r_MEM~553feeder_combout\);

-- Location: FF_X24_Y17_N23
\uart_module|u_RX|r_MEM~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~553feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~553_q\);

-- Location: LCCOMB_X16_Y17_N12
\uart_module|u_RX|r_MEM~2419\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2419_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~553_q\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~169_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~169_q\,
	datad => \uart_module|u_RX|r_MEM~553_q\,
	combout => \uart_module|u_RX|r_MEM~2419_combout\);

-- Location: LCCOMB_X16_Y17_N14
\uart_module|u_RX|r_MEM~2420\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2420_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2419_combout\ & ((\uart_module|u_RX|r_MEM~1321_q\))) # (!\uart_module|u_RX|r_MEM~2419_combout\ & (\uart_module|u_RX|r_MEM~937_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~2419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~937_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1321_q\,
	datad => \uart_module|u_RX|r_MEM~2419_combout\,
	combout => \uart_module|u_RX|r_MEM~2420_combout\);

-- Location: LCCOMB_X14_Y13_N24
\uart_module|u_RX|r_MEM~2423\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2423_combout\ = (\controller_module|k\(3) & (\controller_module|k\(2))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2420_combout\))) # (!\controller_module|k\(2) & 
-- (\uart_module|u_RX|r_MEM~2422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2422_combout\,
	datad => \uart_module|u_RX|r_MEM~2420_combout\,
	combout => \uart_module|u_RX|r_MEM~2423_combout\);

-- Location: LCCOMB_X13_Y13_N26
\uart_module|u_RX|r_MEM~2426\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2426_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2423_combout\ & ((\uart_module|u_RX|r_MEM~2425_combout\))) # (!\uart_module|u_RX|r_MEM~2423_combout\ & (\uart_module|u_RX|r_MEM~2418_combout\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2418_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2425_combout\,
	datad => \uart_module|u_RX|r_MEM~2423_combout\,
	combout => \uart_module|u_RX|r_MEM~2426_combout\);

-- Location: LCCOMB_X13_Y9_N14
\uart_module|u_RX|r_MEM~2437\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2437_combout\ = (\controller_module|k\(0) & ((\controller_module|k\(1)) # ((\uart_module|u_RX|r_MEM~2426_combout\)))) # (!\controller_module|k\(0) & (!\controller_module|k\(1) & (\uart_module|u_RX|r_MEM~2436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \controller_module|k\(1),
	datac => \uart_module|u_RX|r_MEM~2436_combout\,
	datad => \uart_module|u_RX|r_MEM~2426_combout\,
	combout => \uart_module|u_RX|r_MEM~2437_combout\);

-- Location: LCCOMB_X12_Y10_N6
\uart_module|u_RX|r_MEM~2448\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2448_combout\ = (\controller_module|k\(1) & ((\uart_module|u_RX|r_MEM~2437_combout\ & (\uart_module|u_RX|r_MEM~2447_combout\)) # (!\uart_module|u_RX|r_MEM~2437_combout\ & ((\uart_module|u_RX|r_MEM~2416_combout\))))) # 
-- (!\controller_module|k\(1) & (((\uart_module|u_RX|r_MEM~2437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(1),
	datab => \uart_module|u_RX|r_MEM~2447_combout\,
	datac => \uart_module|u_RX|r_MEM~2416_combout\,
	datad => \uart_module|u_RX|r_MEM~2437_combout\,
	combout => \uart_module|u_RX|r_MEM~2448_combout\);

-- Location: LCCOMB_X12_Y18_N30
\uart_module|Div0|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ = (\uart_module|u_RX|r_MEM~2448_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2448_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X12_Y18_N4
\uart_module|Div0|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\uart_module|u_RX|r_MEM~2448_combout\ & \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_MEM~2448_combout\,
	datad => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X12_Y18_N16
\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\uart_module|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\) # (\uart_module|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datab => \uart_module|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datad => VCC,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X12_Y18_N18
\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\uart_module|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ & (!\uart_module|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ & 
-- !\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datab => \uart_module|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X12_Y18_N20
\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\uart_module|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\) # ((\uart_module|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\) # 
-- (!\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \uart_module|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X12_Y18_N22
\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\uart_module|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ & !\uart_module|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\)) # 
-- (!\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datab => \uart_module|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X12_Y18_N24
\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & ((\uart_module|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\) # 
-- (\uart_module|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datab => \uart_module|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X12_Y18_N26
\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\uart_module|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ & (!\uart_module|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ & 
-- !\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datab => \uart_module|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datad => VCC,
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X12_Y18_N28
\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X22_Y20_N20
\uart_module|u_RX|r_DATA_BUFFER[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[1]~9_combout\ = (\uart_module|u_RX|Decoder0~1_combout\ & ((\uart_module|u_RX|Decoder0~5_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~5_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(1)))))) # 
-- (!\uart_module|u_RX|Decoder0~1_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~1_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(1),
	datad => \uart_module|u_RX|Decoder0~5_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[1]~9_combout\);

-- Location: FF_X22_Y20_N21
\uart_module|u_RX|r_DATA_BUFFER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(1));

-- Location: LCCOMB_X19_Y19_N30
\uart_module|u_RX|rgb[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[2][0]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(1),
	combout => \uart_module|u_RX|rgb[2][0]~feeder_combout\);

-- Location: FF_X19_Y19_N31
\uart_module|u_RX|rgb[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[2][0]~feeder_combout\,
	ena => \uart_module|u_RX|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[2][0]~q\);

-- Location: LCCOMB_X21_Y7_N28
\uart_module|u_RX|r_MEM~175feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~175feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~175feeder_combout\);

-- Location: FF_X21_Y7_N29
\uart_module|u_RX|r_MEM~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~175feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~175_q\);

-- Location: FF_X22_Y10_N23
\uart_module|u_RX|r_MEM~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~367_q\);

-- Location: FF_X22_Y10_N21
\uart_module|u_RX|r_MEM~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~79_q\);

-- Location: LCCOMB_X21_Y10_N18
\uart_module|u_RX|r_MEM~271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~271feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~271feeder_combout\);

-- Location: FF_X21_Y10_N19
\uart_module|u_RX|r_MEM~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~271feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~271_q\);

-- Location: LCCOMB_X22_Y10_N20
\uart_module|u_RX|r_MEM~2369\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2369_combout\ = (\controller_module|k\(2) & (\controller_module|k\(3))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~271_q\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~79_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~79_q\,
	datad => \uart_module|u_RX|r_MEM~271_q\,
	combout => \uart_module|u_RX|r_MEM~2369_combout\);

-- Location: LCCOMB_X22_Y10_N22
\uart_module|u_RX|r_MEM~2370\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2370_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2369_combout\ & ((\uart_module|u_RX|r_MEM~367_q\))) # (!\uart_module|u_RX|r_MEM~2369_combout\ & (\uart_module|u_RX|r_MEM~175_q\)))) # (!\controller_module|k\(2) 
-- & (((\uart_module|u_RX|r_MEM~2369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \uart_module|u_RX|r_MEM~175_q\,
	datac => \uart_module|u_RX|r_MEM~367_q\,
	datad => \uart_module|u_RX|r_MEM~2369_combout\,
	combout => \uart_module|u_RX|r_MEM~2370_combout\);

-- Location: LCCOMB_X22_Y9_N20
\uart_module|u_RX|r_MEM~1039feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1039feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1039feeder_combout\);

-- Location: FF_X22_Y9_N21
\uart_module|u_RX|r_MEM~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1039feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1039_q\);

-- Location: FF_X22_Y11_N17
\uart_module|u_RX|r_MEM~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~847_q\);

-- Location: LCCOMB_X22_Y11_N16
\uart_module|u_RX|r_MEM~2367\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2367_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~1039_q\) # ((\controller_module|k\(2))))) # (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~847_q\ & !\controller_module|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(3),
	datab => \uart_module|u_RX|r_MEM~1039_q\,
	datac => \uart_module|u_RX|r_MEM~847_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2367_combout\);

-- Location: FF_X23_Y8_N27
\uart_module|u_RX|r_MEM~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1135_q\);

-- Location: LCCOMB_X23_Y8_N28
\uart_module|u_RX|r_MEM~943feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~943feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~943feeder_combout\);

-- Location: FF_X23_Y8_N29
\uart_module|u_RX|r_MEM~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~943feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~943_q\);

-- Location: LCCOMB_X23_Y8_N26
\uart_module|u_RX|r_MEM~2368\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2368_combout\ = (\uart_module|u_RX|r_MEM~2367_combout\ & (((\uart_module|u_RX|r_MEM~1135_q\)) # (!\controller_module|k\(2)))) # (!\uart_module|u_RX|r_MEM~2367_combout\ & (\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~943_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2367_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~1135_q\,
	datad => \uart_module|u_RX|r_MEM~943_q\,
	combout => \uart_module|u_RX|r_MEM~2368_combout\);

-- Location: LCCOMB_X12_Y10_N28
\uart_module|u_RX|r_MEM~2371\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2371_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2368_combout\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~2370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~2370_combout\,
	datad => \uart_module|u_RX|r_MEM~2368_combout\,
	combout => \uart_module|u_RX|r_MEM~2371_combout\);

-- Location: LCCOMB_X16_Y7_N26
\uart_module|u_RX|r_MEM~751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~751feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~751feeder_combout\);

-- Location: FF_X16_Y7_N27
\uart_module|u_RX|r_MEM~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~751feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~751_q\);

-- Location: FF_X16_Y7_N13
\uart_module|u_RX|r_MEM~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~655_q\);

-- Location: LCCOMB_X16_Y10_N16
\uart_module|u_RX|r_MEM~559feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~559feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~559feeder_combout\);

-- Location: FF_X16_Y10_N17
\uart_module|u_RX|r_MEM~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~559feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~559_q\);

-- Location: FF_X18_Y7_N5
\uart_module|u_RX|r_MEM~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~463_q\);

-- Location: LCCOMB_X18_Y7_N4
\uart_module|u_RX|r_MEM~2365\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2365_combout\ = (\controller_module|k\(3) & (((\controller_module|k\(2))))) # (!\controller_module|k\(3) & ((\controller_module|k\(2) & (\uart_module|u_RX|r_MEM~559_q\)) # (!\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~463_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~559_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~463_q\,
	datad => \controller_module|k\(2),
	combout => \uart_module|u_RX|r_MEM~2365_combout\);

-- Location: LCCOMB_X16_Y7_N12
\uart_module|u_RX|r_MEM~2366\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2366_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2365_combout\ & (\uart_module|u_RX|r_MEM~751_q\)) # (!\uart_module|u_RX|r_MEM~2365_combout\ & ((\uart_module|u_RX|r_MEM~655_q\))))) # (!\controller_module|k\(3) 
-- & (((\uart_module|u_RX|r_MEM~2365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~751_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~655_q\,
	datad => \uart_module|u_RX|r_MEM~2365_combout\,
	combout => \uart_module|u_RX|r_MEM~2366_combout\);

-- Location: LCCOMB_X18_Y15_N30
\uart_module|u_RX|r_MEM~1519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1519feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1519feeder_combout\);

-- Location: FF_X18_Y15_N31
\uart_module|u_RX|r_MEM~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1519feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1519_q\);

-- Location: FF_X23_Y14_N13
\uart_module|u_RX|r_MEM~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1423_q\);

-- Location: FF_X18_Y15_N9
\uart_module|u_RX|r_MEM~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1231_q\);

-- Location: LCCOMB_X22_Y15_N20
\uart_module|u_RX|r_MEM~1327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1327feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1327feeder_combout\);

-- Location: FF_X22_Y15_N21
\uart_module|u_RX|r_MEM~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1327feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1327_q\);

-- Location: LCCOMB_X18_Y15_N8
\uart_module|u_RX|r_MEM~2372\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2372_combout\ = (\controller_module|k\(2) & ((\controller_module|k\(3)) # ((\uart_module|u_RX|r_MEM~1327_q\)))) # (!\controller_module|k\(2) & (!\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~1231_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(2),
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1231_q\,
	datad => \uart_module|u_RX|r_MEM~1327_q\,
	combout => \uart_module|u_RX|r_MEM~2372_combout\);

-- Location: LCCOMB_X23_Y14_N12
\uart_module|u_RX|r_MEM~2373\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2373_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2372_combout\ & (\uart_module|u_RX|r_MEM~1519_q\)) # (!\uart_module|u_RX|r_MEM~2372_combout\ & ((\uart_module|u_RX|r_MEM~1423_q\))))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1519_q\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~1423_q\,
	datad => \uart_module|u_RX|r_MEM~2372_combout\,
	combout => \uart_module|u_RX|r_MEM~2373_combout\);

-- Location: LCCOMB_X12_Y10_N30
\uart_module|u_RX|r_MEM~2374\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2374_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2371_combout\ & ((\uart_module|u_RX|r_MEM~2373_combout\))) # (!\uart_module|u_RX|r_MEM~2371_combout\ & (\uart_module|u_RX|r_MEM~2366_combout\)))) # 
-- (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~2371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2371_combout\,
	datac => \uart_module|u_RX|r_MEM~2366_combout\,
	datad => \uart_module|u_RX|r_MEM~2373_combout\,
	combout => \uart_module|u_RX|r_MEM~2374_combout\);

-- Location: LCCOMB_X23_Y10_N0
\uart_module|u_RX|r_MEM~775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~775feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~775feeder_combout\);

-- Location: FF_X23_Y10_N1
\uart_module|u_RX|r_MEM~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~775feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~775_q\);

-- Location: FF_X23_Y10_N27
\uart_module|u_RX|r_MEM~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1543_q\);

-- Location: FF_X24_Y10_N3
\uart_module|u_RX|r_MEM~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~391_q\);

-- Location: LCCOMB_X24_Y10_N28
\uart_module|u_RX|r_MEM~1159feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1159feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1159feeder_combout\);

-- Location: FF_X24_Y10_N29
\uart_module|u_RX|r_MEM~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1159feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1159_q\);

-- Location: LCCOMB_X24_Y10_N2
\uart_module|u_RX|r_MEM~2403\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2403_combout\ = (\controller_module|k\(4) & (\controller_module|k\(5))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1159_q\))) # (!\controller_module|k\(5) & 
-- (\uart_module|u_RX|r_MEM~391_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~391_q\,
	datad => \uart_module|u_RX|r_MEM~1159_q\,
	combout => \uart_module|u_RX|r_MEM~2403_combout\);

-- Location: LCCOMB_X23_Y10_N26
\uart_module|u_RX|r_MEM~2404\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2404_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2403_combout\ & ((\uart_module|u_RX|r_MEM~1543_q\))) # (!\uart_module|u_RX|r_MEM~2403_combout\ & (\uart_module|u_RX|r_MEM~775_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~775_q\,
	datac => \uart_module|u_RX|r_MEM~1543_q\,
	datad => \uart_module|u_RX|r_MEM~2403_combout\,
	combout => \uart_module|u_RX|r_MEM~2404_combout\);

-- Location: FF_X16_Y15_N5
\uart_module|u_RX|r_MEM~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~199_q\);

-- Location: LCCOMB_X16_Y18_N18
\uart_module|u_RX|r_MEM~967feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~967feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~967feeder_combout\);

-- Location: FF_X16_Y18_N19
\uart_module|u_RX|r_MEM~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~967feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~967_q\);

-- Location: LCCOMB_X16_Y15_N4
\uart_module|u_RX|r_MEM~2396\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2396_combout\ = (\controller_module|k\(5) & ((\controller_module|k\(4)) # ((\uart_module|u_RX|r_MEM~967_q\)))) # (!\controller_module|k\(5) & (!\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~199_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~199_q\,
	datad => \uart_module|u_RX|r_MEM~967_q\,
	combout => \uart_module|u_RX|r_MEM~2396_combout\);

-- Location: LCCOMB_X16_Y15_N22
\uart_module|u_RX|r_MEM~1351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1351feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1351feeder_combout\);

-- Location: FF_X16_Y15_N23
\uart_module|u_RX|r_MEM~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1351feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1351_q\);

-- Location: FF_X23_Y15_N19
\uart_module|u_RX|r_MEM~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~583_q\);

-- Location: LCCOMB_X23_Y15_N18
\uart_module|u_RX|r_MEM~2397\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2397_combout\ = (\uart_module|u_RX|r_MEM~2396_combout\ & ((\uart_module|u_RX|r_MEM~1351_q\) # ((!\controller_module|k\(4))))) # (!\uart_module|u_RX|r_MEM~2396_combout\ & (((\uart_module|u_RX|r_MEM~583_q\ & 
-- \controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2396_combout\,
	datab => \uart_module|u_RX|r_MEM~1351_q\,
	datac => \uart_module|u_RX|r_MEM~583_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2397_combout\);

-- Location: LCCOMB_X17_Y7_N4
\uart_module|u_RX|r_MEM~487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~487feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~487feeder_combout\);

-- Location: FF_X17_Y7_N5
\uart_module|u_RX|r_MEM~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~487feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~487_q\);

-- Location: FF_X16_Y9_N1
\uart_module|u_RX|r_MEM~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~103_q\);

-- Location: LCCOMB_X16_Y9_N0
\uart_module|u_RX|r_MEM~2400\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2400_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~487_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~103_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~487_q\,
	datac => \uart_module|u_RX|r_MEM~103_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2400_combout\);

-- Location: FF_X12_Y8_N1
\uart_module|u_RX|r_MEM~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1255_q\);

-- Location: LCCOMB_X12_Y8_N10
\uart_module|u_RX|r_MEM~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~871feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~871feeder_combout\);

-- Location: FF_X12_Y8_N11
\uart_module|u_RX|r_MEM~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~871feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~871_q\);

-- Location: LCCOMB_X12_Y8_N0
\uart_module|u_RX|r_MEM~2401\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2401_combout\ = (\uart_module|u_RX|r_MEM~2400_combout\ & (((\uart_module|u_RX|r_MEM~1255_q\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2400_combout\ & (\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~871_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2400_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1255_q\,
	datad => \uart_module|u_RX|r_MEM~871_q\,
	combout => \uart_module|u_RX|r_MEM~2401_combout\);

-- Location: LCCOMB_X18_Y18_N0
\uart_module|u_RX|r_MEM~1063feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1063feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1063feeder_combout\);

-- Location: FF_X18_Y18_N1
\uart_module|u_RX|r_MEM~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1063feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1063_q\);

-- Location: FF_X17_Y16_N9
\uart_module|u_RX|r_MEM~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1447_q\);

-- Location: LCCOMB_X18_Y19_N20
\uart_module|u_RX|r_MEM~679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~679feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~679feeder_combout\);

-- Location: FF_X18_Y19_N21
\uart_module|u_RX|r_MEM~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~679feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~679_q\);

-- Location: FF_X17_Y16_N19
\uart_module|u_RX|r_MEM~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~295_q\);

-- Location: LCCOMB_X17_Y16_N18
\uart_module|u_RX|r_MEM~2398\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2398_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~679_q\) # ((\controller_module|k\(5))))) # (!\controller_module|k\(4) & (((\uart_module|u_RX|r_MEM~295_q\ & !\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~679_q\,
	datac => \uart_module|u_RX|r_MEM~295_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2398_combout\);

-- Location: LCCOMB_X17_Y16_N8
\uart_module|u_RX|r_MEM~2399\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2399_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2398_combout\ & ((\uart_module|u_RX|r_MEM~1447_q\))) # (!\uart_module|u_RX|r_MEM~2398_combout\ & (\uart_module|u_RX|r_MEM~1063_q\)))) # 
-- (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~2398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~1063_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1447_q\,
	datad => \uart_module|u_RX|r_MEM~2398_combout\,
	combout => \uart_module|u_RX|r_MEM~2399_combout\);

-- Location: LCCOMB_X12_Y10_N12
\uart_module|u_RX|r_MEM~2402\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2402_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2399_combout\))) # (!\controller_module|k\(3) & 
-- (\uart_module|u_RX|r_MEM~2401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2401_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2399_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2402_combout\);

-- Location: LCCOMB_X12_Y10_N14
\uart_module|u_RX|r_MEM~2405\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2405_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2402_combout\ & (\uart_module|u_RX|r_MEM~2404_combout\)) # (!\uart_module|u_RX|r_MEM~2402_combout\ & ((\uart_module|u_RX|r_MEM~2397_combout\))))) # 
-- (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2404_combout\,
	datab => \uart_module|u_RX|r_MEM~2397_combout\,
	datac => \controller_module|k\(2),
	datad => \uart_module|u_RX|r_MEM~2402_combout\,
	combout => \uart_module|u_RX|r_MEM~2405_combout\);

-- Location: FF_X13_Y15_N27
\uart_module|u_RX|r_MEM~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~991_q\);

-- Location: FF_X12_Y14_N13
\uart_module|u_RX|r_MEM~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~223_q\);

-- Location: LCCOMB_X12_Y14_N12
\uart_module|u_RX|r_MEM~2387\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2387_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~991_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~223_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~991_q\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~223_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2387_combout\);

-- Location: FF_X12_Y14_N11
\uart_module|u_RX|r_MEM~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1375_q\);

-- Location: LCCOMB_X11_Y14_N30
\uart_module|u_RX|r_MEM~607feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~607feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~607feeder_combout\);

-- Location: FF_X11_Y14_N31
\uart_module|u_RX|r_MEM~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~607feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~607_q\);

-- Location: LCCOMB_X12_Y14_N10
\uart_module|u_RX|r_MEM~2388\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2388_combout\ = (\uart_module|u_RX|r_MEM~2387_combout\ & (((\uart_module|u_RX|r_MEM~1375_q\)) # (!\controller_module|k\(4)))) # (!\uart_module|u_RX|r_MEM~2387_combout\ & (\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~607_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2387_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1375_q\,
	datad => \uart_module|u_RX|r_MEM~607_q\,
	combout => \uart_module|u_RX|r_MEM~2388_combout\);

-- Location: LCCOMB_X12_Y13_N20
\uart_module|u_RX|r_MEM~799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~799feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~799feeder_combout\);

-- Location: FF_X12_Y13_N21
\uart_module|u_RX|r_MEM~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~799feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~799_q\);

-- Location: FF_X13_Y13_N3
\uart_module|u_RX|r_MEM~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~31_q\);

-- Location: LCCOMB_X13_Y13_N2
\uart_module|u_RX|r_MEM~2389\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2389_combout\ = (\controller_module|k\(4) & (((\controller_module|k\(5))))) # (!\controller_module|k\(4) & ((\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~799_q\)) # (!\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~31_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~799_q\,
	datac => \uart_module|u_RX|r_MEM~31_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2389_combout\);

-- Location: FF_X13_Y13_N5
\uart_module|u_RX|r_MEM~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1183_q\);

-- Location: LCCOMB_X12_Y13_N14
\uart_module|u_RX|r_MEM~415feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~415feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~415feeder_combout\);

-- Location: FF_X12_Y13_N15
\uart_module|u_RX|r_MEM~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~415feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~415_q\);

-- Location: LCCOMB_X13_Y13_N4
\uart_module|u_RX|r_MEM~2390\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2390_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2389_combout\ & (\uart_module|u_RX|r_MEM~1183_q\)) # (!\uart_module|u_RX|r_MEM~2389_combout\ & ((\uart_module|u_RX|r_MEM~415_q\))))) # (!\controller_module|k\(4) 
-- & (\uart_module|u_RX|r_MEM~2389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~2389_combout\,
	datac => \uart_module|u_RX|r_MEM~1183_q\,
	datad => \uart_module|u_RX|r_MEM~415_q\,
	combout => \uart_module|u_RX|r_MEM~2390_combout\);

-- Location: LCCOMB_X12_Y10_N10
\uart_module|u_RX|r_MEM~2391\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2391_combout\ = (\controller_module|k\(2) & (((\controller_module|k\(3))))) # (!\controller_module|k\(2) & ((\controller_module|k\(3) & (\uart_module|u_RX|r_MEM~2388_combout\)) # (!\controller_module|k\(3) & 
-- ((\uart_module|u_RX|r_MEM~2390_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2388_combout\,
	datab => \uart_module|u_RX|r_MEM~2390_combout\,
	datac => \controller_module|k\(2),
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2391_combout\);

-- Location: FF_X23_Y11_N13
\uart_module|u_RX|r_MEM~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~319_q\);

-- Location: LCCOMB_X23_Y12_N18
\uart_module|u_RX|r_MEM~703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~703feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~703feeder_combout\);

-- Location: FF_X23_Y12_N19
\uart_module|u_RX|r_MEM~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~703feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~703_q\);

-- Location: LCCOMB_X23_Y11_N12
\uart_module|u_RX|r_MEM~2392\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2392_combout\ = (\controller_module|k\(4) & ((\controller_module|k\(5)) # ((\uart_module|u_RX|r_MEM~703_q\)))) # (!\controller_module|k\(4) & (!\controller_module|k\(5) & (\uart_module|u_RX|r_MEM~319_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~319_q\,
	datad => \uart_module|u_RX|r_MEM~703_q\,
	combout => \uart_module|u_RX|r_MEM~2392_combout\);

-- Location: FF_X23_Y11_N31
\uart_module|u_RX|r_MEM~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1471_q\);

-- Location: LCCOMB_X25_Y11_N12
\uart_module|u_RX|r_MEM~1087feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1087feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1087feeder_combout\);

-- Location: FF_X25_Y11_N13
\uart_module|u_RX|r_MEM~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1087feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1087_q\);

-- Location: LCCOMB_X23_Y11_N30
\uart_module|u_RX|r_MEM~2393\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2393_combout\ = (\uart_module|u_RX|r_MEM~2392_combout\ & (((\uart_module|u_RX|r_MEM~1471_q\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2392_combout\ & (\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~1087_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2392_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1471_q\,
	datad => \uart_module|u_RX|r_MEM~1087_q\,
	combout => \uart_module|u_RX|r_MEM~2393_combout\);

-- Location: LCCOMB_X26_Y14_N26
\uart_module|u_RX|r_MEM~511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~511feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~511feeder_combout\);

-- Location: FF_X26_Y14_N27
\uart_module|u_RX|r_MEM~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~511feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~511_q\);

-- Location: FF_X26_Y14_N13
\uart_module|u_RX|r_MEM~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~127_q\);

-- Location: LCCOMB_X26_Y14_N12
\uart_module|u_RX|r_MEM~2385\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2385_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~511_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~127_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~511_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~127_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2385_combout\);

-- Location: LCCOMB_X21_Y16_N18
\uart_module|u_RX|r_MEM~895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~895feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~895feeder_combout\);

-- Location: FF_X21_Y16_N19
\uart_module|u_RX|r_MEM~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~895feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~895_q\);

-- Location: FF_X16_Y16_N23
\uart_module|u_RX|r_MEM~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1279_q\);

-- Location: LCCOMB_X16_Y16_N22
\uart_module|u_RX|r_MEM~2386\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2386_combout\ = (\uart_module|u_RX|r_MEM~2385_combout\ & (((\uart_module|u_RX|r_MEM~1279_q\) # (!\controller_module|k\(5))))) # (!\uart_module|u_RX|r_MEM~2385_combout\ & (\uart_module|u_RX|r_MEM~895_q\ & 
-- ((\controller_module|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2385_combout\,
	datab => \uart_module|u_RX|r_MEM~895_q\,
	datac => \uart_module|u_RX|r_MEM~1279_q\,
	datad => \controller_module|k\(5),
	combout => \uart_module|u_RX|r_MEM~2386_combout\);

-- Location: LCCOMB_X12_Y10_N8
\uart_module|u_RX|r_MEM~2394\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2394_combout\ = (\uart_module|u_RX|r_MEM~2391_combout\ & (((\uart_module|u_RX|r_MEM~2393_combout\)) # (!\controller_module|k\(2)))) # (!\uart_module|u_RX|r_MEM~2391_combout\ & (\controller_module|k\(2) & 
-- ((\uart_module|u_RX|r_MEM~2386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2391_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2393_combout\,
	datad => \uart_module|u_RX|r_MEM~2386_combout\,
	combout => \uart_module|u_RX|r_MEM~2394_combout\);

-- Location: LCCOMB_X18_Y9_N12
\uart_module|u_RX|r_MEM~1015feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1015feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1015feeder_combout\);

-- Location: FF_X18_Y9_N13
\uart_module|u_RX|r_MEM~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1015feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1015_q\);

-- Location: FF_X18_Y9_N7
\uart_module|u_RX|r_MEM~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~247_q\);

-- Location: LCCOMB_X18_Y9_N6
\uart_module|u_RX|r_MEM~2375\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2375_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~1015_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~247_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~1015_q\,
	datac => \uart_module|u_RX|r_MEM~247_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2375_combout\);

-- Location: FF_X10_Y13_N5
\uart_module|u_RX|r_MEM~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1399_q\);

-- Location: LCCOMB_X10_Y13_N18
\uart_module|u_RX|r_MEM~631feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~631feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~631feeder_combout\);

-- Location: FF_X10_Y13_N19
\uart_module|u_RX|r_MEM~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~631feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~631_q\);

-- Location: LCCOMB_X10_Y13_N4
\uart_module|u_RX|r_MEM~2376\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2376_combout\ = (\uart_module|u_RX|r_MEM~2375_combout\ & (((\uart_module|u_RX|r_MEM~1399_q\)) # (!\controller_module|k\(4)))) # (!\uart_module|u_RX|r_MEM~2375_combout\ & (\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~631_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2375_combout\,
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~1399_q\,
	datad => \uart_module|u_RX|r_MEM~631_q\,
	combout => \uart_module|u_RX|r_MEM~2376_combout\);

-- Location: FF_X13_Y8_N11
\uart_module|u_RX|r_MEM~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~343_q\);

-- Location: LCCOMB_X13_Y8_N24
\uart_module|u_RX|r_MEM~727feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~727feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~727feeder_combout\);

-- Location: FF_X13_Y8_N25
\uart_module|u_RX|r_MEM~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~727feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~727_q\);

-- Location: LCCOMB_X13_Y8_N10
\uart_module|u_RX|r_MEM~2382\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2382_combout\ = (\controller_module|k\(5) & (\controller_module|k\(4))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~727_q\))) # (!\controller_module|k\(4) & 
-- (\uart_module|u_RX|r_MEM~343_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \controller_module|k\(4),
	datac => \uart_module|u_RX|r_MEM~343_q\,
	datad => \uart_module|u_RX|r_MEM~727_q\,
	combout => \uart_module|u_RX|r_MEM~2382_combout\);

-- Location: FF_X11_Y10_N31
\uart_module|u_RX|r_MEM~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1495_q\);

-- Location: LCCOMB_X11_Y10_N16
\uart_module|u_RX|r_MEM~1111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~1111feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~1111feeder_combout\);

-- Location: FF_X11_Y10_N17
\uart_module|u_RX|r_MEM~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~1111feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1111_q\);

-- Location: LCCOMB_X11_Y10_N30
\uart_module|u_RX|r_MEM~2383\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2383_combout\ = (\uart_module|u_RX|r_MEM~2382_combout\ & (((\uart_module|u_RX|r_MEM~1495_q\)) # (!\controller_module|k\(5)))) # (!\uart_module|u_RX|r_MEM~2382_combout\ & (\controller_module|k\(5) & 
-- ((\uart_module|u_RX|r_MEM~1111_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2382_combout\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1495_q\,
	datad => \uart_module|u_RX|r_MEM~1111_q\,
	combout => \uart_module|u_RX|r_MEM~2383_combout\);

-- Location: LCCOMB_X14_Y17_N26
\uart_module|u_RX|r_MEM~919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~919feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~919feeder_combout\);

-- Location: FF_X14_Y17_N27
\uart_module|u_RX|r_MEM~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~919feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~919_q\);

-- Location: FF_X16_Y17_N11
\uart_module|u_RX|r_MEM~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1303_q\);

-- Location: LCCOMB_X24_Y17_N12
\uart_module|u_RX|r_MEM~535feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~535feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~535feeder_combout\);

-- Location: FF_X24_Y17_N13
\uart_module|u_RX|r_MEM~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~535feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~535_q\);

-- Location: FF_X16_Y17_N1
\uart_module|u_RX|r_MEM~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~151_q\);

-- Location: LCCOMB_X16_Y17_N0
\uart_module|u_RX|r_MEM~2377\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2377_combout\ = (\controller_module|k\(5) & (((\controller_module|k\(4))))) # (!\controller_module|k\(5) & ((\controller_module|k\(4) & (\uart_module|u_RX|r_MEM~535_q\)) # (!\controller_module|k\(4) & 
-- ((\uart_module|u_RX|r_MEM~151_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~535_q\,
	datac => \uart_module|u_RX|r_MEM~151_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2377_combout\);

-- Location: LCCOMB_X16_Y17_N10
\uart_module|u_RX|r_MEM~2378\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2378_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~2377_combout\ & ((\uart_module|u_RX|r_MEM~1303_q\))) # (!\uart_module|u_RX|r_MEM~2377_combout\ & (\uart_module|u_RX|r_MEM~919_q\)))) # (!\controller_module|k\(5) 
-- & (((\uart_module|u_RX|r_MEM~2377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~919_q\,
	datab => \controller_module|k\(5),
	datac => \uart_module|u_RX|r_MEM~1303_q\,
	datad => \uart_module|u_RX|r_MEM~2377_combout\,
	combout => \uart_module|u_RX|r_MEM~2378_combout\);

-- Location: LCCOMB_X16_Y14_N14
\uart_module|u_RX|r_MEM~439feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~439feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~439feeder_combout\);

-- Location: FF_X16_Y14_N15
\uart_module|u_RX|r_MEM~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~439feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~439_q\);

-- Location: FF_X16_Y14_N25
\uart_module|u_RX|r_MEM~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~1207_q\);

-- Location: LCCOMB_X13_Y10_N8
\uart_module|u_RX|r_MEM~823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~823feeder_combout\ = \uart_module|u_RX|rgb[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|rgb[2][0]~q\,
	combout => \uart_module|u_RX|r_MEM~823feeder_combout\);

-- Location: FF_X13_Y10_N9
\uart_module|u_RX|r_MEM~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_MEM~823feeder_combout\,
	ena => \uart_module|u_RX|r_MEM~2461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~823_q\);

-- Location: FF_X13_Y10_N27
\uart_module|u_RX|r_MEM~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|r_MEM~2462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_MEM~55_q\);

-- Location: LCCOMB_X13_Y10_N26
\uart_module|u_RX|r_MEM~2379\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2379_combout\ = (\controller_module|k\(5) & ((\uart_module|u_RX|r_MEM~823_q\) # ((\controller_module|k\(4))))) # (!\controller_module|k\(5) & (((\uart_module|u_RX|r_MEM~55_q\ & !\controller_module|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(5),
	datab => \uart_module|u_RX|r_MEM~823_q\,
	datac => \uart_module|u_RX|r_MEM~55_q\,
	datad => \controller_module|k\(4),
	combout => \uart_module|u_RX|r_MEM~2379_combout\);

-- Location: LCCOMB_X16_Y14_N24
\uart_module|u_RX|r_MEM~2380\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2380_combout\ = (\controller_module|k\(4) & ((\uart_module|u_RX|r_MEM~2379_combout\ & ((\uart_module|u_RX|r_MEM~1207_q\))) # (!\uart_module|u_RX|r_MEM~2379_combout\ & (\uart_module|u_RX|r_MEM~439_q\)))) # (!\controller_module|k\(4) 
-- & (((\uart_module|u_RX|r_MEM~2379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(4),
	datab => \uart_module|u_RX|r_MEM~439_q\,
	datac => \uart_module|u_RX|r_MEM~1207_q\,
	datad => \uart_module|u_RX|r_MEM~2379_combout\,
	combout => \uart_module|u_RX|r_MEM~2380_combout\);

-- Location: LCCOMB_X12_Y10_N24
\uart_module|u_RX|r_MEM~2381\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2381_combout\ = (\controller_module|k\(2) & ((\uart_module|u_RX|r_MEM~2378_combout\) # ((\controller_module|k\(3))))) # (!\controller_module|k\(2) & (((\uart_module|u_RX|r_MEM~2380_combout\ & !\controller_module|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2378_combout\,
	datab => \controller_module|k\(2),
	datac => \uart_module|u_RX|r_MEM~2380_combout\,
	datad => \controller_module|k\(3),
	combout => \uart_module|u_RX|r_MEM~2381_combout\);

-- Location: LCCOMB_X11_Y10_N20
\uart_module|u_RX|r_MEM~2384\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2384_combout\ = (\controller_module|k\(3) & ((\uart_module|u_RX|r_MEM~2381_combout\ & ((\uart_module|u_RX|r_MEM~2383_combout\))) # (!\uart_module|u_RX|r_MEM~2381_combout\ & (\uart_module|u_RX|r_MEM~2376_combout\)))) # 
-- (!\controller_module|k\(3) & (((\uart_module|u_RX|r_MEM~2381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2376_combout\,
	datab => \controller_module|k\(3),
	datac => \uart_module|u_RX|r_MEM~2383_combout\,
	datad => \uart_module|u_RX|r_MEM~2381_combout\,
	combout => \uart_module|u_RX|r_MEM~2384_combout\);

-- Location: LCCOMB_X12_Y10_N22
\uart_module|u_RX|r_MEM~2395\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2395_combout\ = (\controller_module|k\(0) & (((\controller_module|k\(1)) # (\uart_module|u_RX|r_MEM~2384_combout\)))) # (!\controller_module|k\(0) & (\uart_module|u_RX|r_MEM~2394_combout\ & (!\controller_module|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k\(0),
	datab => \uart_module|u_RX|r_MEM~2394_combout\,
	datac => \controller_module|k\(1),
	datad => \uart_module|u_RX|r_MEM~2384_combout\,
	combout => \uart_module|u_RX|r_MEM~2395_combout\);

-- Location: LCCOMB_X12_Y10_N0
\uart_module|u_RX|r_MEM~2406\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_MEM~2406_combout\ = (\uart_module|u_RX|r_MEM~2395_combout\ & (((\uart_module|u_RX|r_MEM~2405_combout\) # (!\controller_module|k\(1))))) # (!\uart_module|u_RX|r_MEM~2395_combout\ & (\uart_module|u_RX|r_MEM~2374_combout\ & 
-- ((\controller_module|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2374_combout\,
	datab => \uart_module|u_RX|r_MEM~2405_combout\,
	datac => \uart_module|u_RX|r_MEM~2395_combout\,
	datad => \controller_module|k\(1),
	combout => \uart_module|u_RX|r_MEM~2406_combout\);

-- Location: LCCOMB_X10_Y15_N28
\sevs_module|curr_val~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~27_combout\ = (\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\uart_module|u_RX|r_MEM~2406_combout\ & (\sevs_module|Equal0~10_combout\))) # 
-- (!\uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\sevs_module|Equal2~0_combout\) # ((\uart_module|u_RX|r_MEM~2406_combout\ & \sevs_module|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \uart_module|u_RX|r_MEM~2406_combout\,
	datac => \sevs_module|Equal0~10_combout\,
	datad => \sevs_module|Equal2~0_combout\,
	combout => \sevs_module|curr_val~27_combout\);

-- Location: LCCOMB_X10_Y15_N24
\sevs_module|curr_val~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~28_combout\ = (\sevs_module|curr_val~27_combout\) # ((!\uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \sevs_module|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \sevs_module|Equal1~0_combout\,
	datad => \sevs_module|curr_val~27_combout\,
	combout => \sevs_module|curr_val~28_combout\);

-- Location: FF_X10_Y15_N25
\sevs_module|curr_val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~28_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(0));

-- Location: LCCOMB_X12_Y11_N8
\sevs_module|curr_val~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~18_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \sevs_module|curr_val~18_combout\);

-- Location: LCCOMB_X12_Y11_N14
\sevs_module|curr_val~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~19_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\sevs_module|curr_val~18_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal1~0_combout\,
	datab => \sevs_module|curr_val~18_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~19_combout\);

-- Location: LCCOMB_X12_Y11_N24
\sevs_module|curr_val~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~20_combout\ = (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\) # 
-- (\uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\)))) # (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~20_combout\);

-- Location: LCCOMB_X12_Y11_N10
\sevs_module|curr_val~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~21_combout\ = (\sevs_module|curr_val~19_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~19_combout\,
	datad => \sevs_module|curr_val~20_combout\,
	combout => \sevs_module|curr_val~21_combout\);

-- Location: FF_X12_Y11_N11
\sevs_module|curr_val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~21_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(2));

-- Location: LCCOMB_X10_Y11_N16
\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X10_Y11_N12
\sevs_module|curr_val~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~26_combout\ = (\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \uart_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \sevs_module|curr_val~26_combout\);

-- Location: LCCOMB_X10_Y11_N8
\sevs_module|curr_val~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~15_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\sevs_module|curr_val~26_combout\)) # 
-- (!\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val~26_combout\,
	datab => \sevs_module|Equal1~0_combout\,
	datac => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \uart_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~15_combout\);

-- Location: LCCOMB_X10_Y11_N18
\sevs_module|curr_val~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~16_combout\ = (\sevs_module|Equal0~10_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|u_RX|r_MEM~2112_combout\)) # 
-- (!\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_MEM~2112_combout\,
	datab => \sevs_module|Equal0~10_combout\,
	datac => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \uart_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~16_combout\);

-- Location: LCCOMB_X10_Y11_N10
\sevs_module|curr_val~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~17_combout\ = (\sevs_module|curr_val~15_combout\) # ((\sevs_module|curr_val~16_combout\) # ((\sevs_module|Equal2~0_combout\ & !\uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal2~0_combout\,
	datab => \uart_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \sevs_module|curr_val~15_combout\,
	datad => \sevs_module|curr_val~16_combout\,
	combout => \sevs_module|curr_val~17_combout\);

-- Location: FF_X10_Y11_N11
\sevs_module|curr_val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~17_combout\,
	ena => \sevs_module|dig[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(1));

-- Location: LCCOMB_X16_Y21_N20
\sevs_module|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal4~0_combout\ = (!\sevs_module|curr_val\(2) & !\sevs_module|curr_val\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|curr_val\(2),
	datac => \sevs_module|curr_val\(1),
	combout => \sevs_module|Equal4~0_combout\);

-- Location: LCCOMB_X16_Y21_N22
\sevs_module|WideOr2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~10_combout\ = (\sevs_module|Equal12~0_combout\ & ((\sevs_module|curr_val\(3) & ((\sevs_module|Equal4~0_combout\))) # (!\sevs_module|curr_val\(3) & ((!\sevs_module|Equal4~0_combout\) # (!\sevs_module|curr_val\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|Equal12~0_combout\,
	datac => \sevs_module|curr_val\(0),
	datad => \sevs_module|Equal4~0_combout\,
	combout => \sevs_module|WideOr2~10_combout\);

-- Location: LCCOMB_X16_Y21_N28
\sevs_module|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal7~0_combout\ = (!\sevs_module|curr_val\(3) & (\sevs_module|curr_val\(1) & (\sevs_module|curr_val\(0) & \sevs_module|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|curr_val\(1),
	datac => \sevs_module|curr_val\(0),
	datad => \sevs_module|Equal12~0_combout\,
	combout => \sevs_module|Equal7~0_combout\);

-- Location: LCCOMB_X16_Y21_N18
\sevs_module|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal4~1_combout\ = (!\sevs_module|curr_val\(3) & (\sevs_module|Equal12~0_combout\ & (!\sevs_module|curr_val\(0) & \sevs_module|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|Equal12~0_combout\,
	datac => \sevs_module|curr_val\(0),
	datad => \sevs_module|Equal4~0_combout\,
	combout => \sevs_module|Equal4~1_combout\);

-- Location: LCCOMB_X16_Y21_N4
\sevs_module|WideOr5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr5~combout\ = ((\sevs_module|Equal4~1_combout\) # ((\sevs_module|Equal7~0_combout\ & \sevs_module|curr_val\(2)))) # (!\sevs_module|WideOr2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|WideOr2~10_combout\,
	datab => \sevs_module|Equal7~0_combout\,
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|Equal4~1_combout\,
	combout => \sevs_module|WideOr5~combout\);

-- Location: LCCOMB_X16_Y21_N10
\sevs_module|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal4~2_combout\ = (!\sevs_module|curr_val\(3) & (\sevs_module|Equal12~0_combout\ & !\sevs_module|curr_val\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|Equal12~0_combout\,
	datac => \sevs_module|curr_val\(0),
	combout => \sevs_module|Equal4~2_combout\);

-- Location: LCCOMB_X16_Y21_N16
\sevs_module|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal6~0_combout\ = (!\sevs_module|curr_val\(2) & (\sevs_module|curr_val\(1) & \sevs_module|Equal4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|curr_val\(2),
	datac => \sevs_module|curr_val\(1),
	datad => \sevs_module|Equal4~2_combout\,
	combout => \sevs_module|Equal6~0_combout\);

-- Location: LCCOMB_X16_Y21_N2
\sevs_module|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr4~0_combout\ = (\sevs_module|Equal6~0_combout\) # ((\sevs_module|Equal7~0_combout\) # (!\sevs_module|WideOr2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|Equal6~0_combout\,
	datac => \sevs_module|WideOr2~10_combout\,
	datad => \sevs_module|Equal7~0_combout\,
	combout => \sevs_module|WideOr4~0_combout\);

-- Location: LCCOMB_X16_Y21_N12
\sevs_module|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr3~3_combout\ = (!\sevs_module|curr_val\(1) & (!\sevs_module|curr_val\(0) & (!\sevs_module|curr_val\(2) & \sevs_module|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(1),
	datab => \sevs_module|curr_val\(0),
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|Equal12~0_combout\,
	combout => \sevs_module|WideOr3~3_combout\);

-- Location: LCCOMB_X16_Y21_N8
\sevs_module|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr3~2_combout\ = (\sevs_module|WideOr3~3_combout\) # ((\sevs_module|curr_val\(1) & \sevs_module|Equal4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|WideOr3~3_combout\,
	datac => \sevs_module|curr_val\(1),
	datad => \sevs_module|Equal4~2_combout\,
	combout => \sevs_module|WideOr3~2_combout\);

-- Location: LCCOMB_X16_Y21_N24
\sevs_module|WideOr2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~5_combout\ = (\sevs_module|curr_val\(1) & ((\sevs_module|curr_val\(3)) # ((\sevs_module|curr_val\(0) & \sevs_module|curr_val\(2))))) # (!\sevs_module|curr_val\(1) & (\sevs_module|curr_val\(2) $ (((!\sevs_module|curr_val\(3) & 
-- \sevs_module|curr_val\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|curr_val\(0),
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|WideOr2~5_combout\);

-- Location: LCCOMB_X11_Y17_N18
\sevs_module|WideOr2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~3_combout\ = (\sevs_module|curr_val\(7)) # (\sevs_module|WideOr2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|curr_val\(7),
	datad => \sevs_module|WideOr2~5_combout\,
	combout => \sevs_module|WideOr2~3_combout\);

-- Location: LCCOMB_X11_Y17_N12
\sevs_module|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~combout\ = (\sevs_module|curr_val\(4)) # ((\sevs_module|WideOr2~3_combout\) # ((\sevs_module|curr_val\(6)) # (\sevs_module|curr_val\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(4),
	datab => \sevs_module|WideOr2~3_combout\,
	datac => \sevs_module|curr_val\(6),
	datad => \sevs_module|curr_val\(5),
	combout => \sevs_module|WideOr2~combout\);

-- Location: LCCOMB_X16_Y21_N14
\sevs_module|sevseg[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|sevseg\(4) = (\sevs_module|Equal6~0_combout\) # (((!\sevs_module|Equal4~0_combout\ & \sevs_module|curr_val\(3))) # (!\sevs_module|Equal12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal6~0_combout\,
	datab => \sevs_module|Equal4~0_combout\,
	datac => \sevs_module|curr_val\(3),
	datad => \sevs_module|Equal12~0_combout\,
	combout => \sevs_module|sevseg\(4));

-- Location: LCCOMB_X16_Y21_N30
\sevs_module|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr1~5_combout\ = (\sevs_module|curr_val\(3) & (((\sevs_module|curr_val\(2)) # (\sevs_module|curr_val\(1))))) # (!\sevs_module|curr_val\(3) & (\sevs_module|curr_val\(2) & (\sevs_module|curr_val\(0) $ (\sevs_module|curr_val\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|curr_val\(0),
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|WideOr1~5_combout\);

-- Location: LCCOMB_X11_Y17_N10
\sevs_module|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr1~3_combout\ = (\sevs_module|curr_val\(7)) # (\sevs_module|WideOr1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|curr_val\(7),
	datad => \sevs_module|WideOr1~5_combout\,
	combout => \sevs_module|WideOr1~3_combout\);

-- Location: LCCOMB_X11_Y17_N4
\sevs_module|WideOr1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr1~10_combout\ = (\sevs_module|curr_val\(4)) # ((\sevs_module|curr_val\(5)) # ((\sevs_module|curr_val\(6)) # (\sevs_module|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(4),
	datab => \sevs_module|curr_val\(5),
	datac => \sevs_module|curr_val\(6),
	datad => \sevs_module|WideOr1~3_combout\,
	combout => \sevs_module|WideOr1~10_combout\);

-- Location: LCCOMB_X16_Y21_N26
\sevs_module|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr0~2_combout\ = (\sevs_module|WideOr2~10_combout\ & ((\sevs_module|curr_val\(1)) # ((!\sevs_module|Equal4~2_combout\) # (!\sevs_module|curr_val\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(1),
	datab => \sevs_module|curr_val\(2),
	datac => \sevs_module|WideOr2~10_combout\,
	datad => \sevs_module|Equal4~2_combout\,
	combout => \sevs_module|WideOr0~2_combout\);

-- Location: LCCOMB_X25_Y22_N0
\buzzer_module|counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[0]~32_combout\ = \buzzer_module|counter\(0) $ (VCC)
-- \buzzer_module|counter[0]~33\ = CARRY(\buzzer_module|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(0),
	datad => VCC,
	combout => \buzzer_module|counter[0]~32_combout\,
	cout => \buzzer_module|counter[0]~33\);

-- Location: LCCOMB_X32_Y20_N10
\controller_module|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|Mux6~0_combout\ = (\controller_module|en_buzz~q\ & ((\ir_decoder_module|o_irFrame\(3) & (!\ir_decoder_module|o_irFrame\(2))) # (!\ir_decoder_module|o_irFrame\(3) & (\ir_decoder_module|o_irFrame\(2) & 
-- \controller_module|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|en_buzz~q\,
	datab => \ir_decoder_module|o_irFrame\(3),
	datac => \ir_decoder_module|o_irFrame\(2),
	datad => \controller_module|Add1~12_combout\,
	combout => \controller_module|Mux6~0_combout\);

-- Location: LCCOMB_X32_Y20_N16
\controller_module|en_buzz~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|en_buzz~0_combout\ = (\controller_module|k[0]~17_combout\ & ((\ir_decoder_module|o_irFrame\(1) & ((\controller_module|Mux6~0_combout\))) # (!\ir_decoder_module|o_irFrame\(1) & (\controller_module|k[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|k[0]~18_combout\,
	datab => \controller_module|k[0]~17_combout\,
	datac => \ir_decoder_module|o_irFrame\(1),
	datad => \controller_module|Mux6~0_combout\,
	combout => \controller_module|en_buzz~0_combout\);

-- Location: LCCOMB_X32_Y20_N14
\controller_module|en_buzz~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|en_buzz~1_combout\ = (\controller_module|en_buzz~0_combout\) # ((\controller_module|en_buzz~q\ & (\controller_module|ir_prevstate~q\ $ (!\ir_decoder_module|changestate~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_module|en_buzz~q\,
	datab => \controller_module|ir_prevstate~q\,
	datac => \ir_decoder_module|changestate~q\,
	datad => \controller_module|en_buzz~0_combout\,
	combout => \controller_module|en_buzz~1_combout\);

-- Location: LCCOMB_X26_Y21_N28
\controller_module|en_buzz~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_module|en_buzz~feeder_combout\ = \controller_module|en_buzz~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \controller_module|en_buzz~1_combout\,
	combout => \controller_module|en_buzz~feeder_combout\);

-- Location: FF_X26_Y21_N29
\controller_module|en_buzz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \controller_module|en_buzz~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_module|en_buzz~q\);

-- Location: LCCOMB_X26_Y21_N10
\buzzer_module|counter[21]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[21]~96_combout\ = (\buzzer_module|LessThan0~8_combout\) # (!\controller_module|en_buzz~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \buzzer_module|LessThan0~8_combout\,
	datad => \controller_module|en_buzz~q\,
	combout => \buzzer_module|counter[21]~96_combout\);

-- Location: FF_X25_Y22_N1
\buzzer_module|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[0]~32_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(0));

-- Location: LCCOMB_X25_Y22_N2
\buzzer_module|counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[1]~34_combout\ = (\buzzer_module|counter\(1) & (!\buzzer_module|counter[0]~33\)) # (!\buzzer_module|counter\(1) & ((\buzzer_module|counter[0]~33\) # (GND)))
-- \buzzer_module|counter[1]~35\ = CARRY((!\buzzer_module|counter[0]~33\) # (!\buzzer_module|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(1),
	datad => VCC,
	cin => \buzzer_module|counter[0]~33\,
	combout => \buzzer_module|counter[1]~34_combout\,
	cout => \buzzer_module|counter[1]~35\);

-- Location: FF_X25_Y22_N3
\buzzer_module|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[1]~34_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(1));

-- Location: LCCOMB_X25_Y22_N4
\buzzer_module|counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[2]~36_combout\ = (\buzzer_module|counter\(2) & (\buzzer_module|counter[1]~35\ $ (GND))) # (!\buzzer_module|counter\(2) & (!\buzzer_module|counter[1]~35\ & VCC))
-- \buzzer_module|counter[2]~37\ = CARRY((\buzzer_module|counter\(2) & !\buzzer_module|counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(2),
	datad => VCC,
	cin => \buzzer_module|counter[1]~35\,
	combout => \buzzer_module|counter[2]~36_combout\,
	cout => \buzzer_module|counter[2]~37\);

-- Location: FF_X25_Y22_N5
\buzzer_module|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[2]~36_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(2));

-- Location: LCCOMB_X25_Y22_N6
\buzzer_module|counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[3]~38_combout\ = (\buzzer_module|counter\(3) & (!\buzzer_module|counter[2]~37\)) # (!\buzzer_module|counter\(3) & ((\buzzer_module|counter[2]~37\) # (GND)))
-- \buzzer_module|counter[3]~39\ = CARRY((!\buzzer_module|counter[2]~37\) # (!\buzzer_module|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(3),
	datad => VCC,
	cin => \buzzer_module|counter[2]~37\,
	combout => \buzzer_module|counter[3]~38_combout\,
	cout => \buzzer_module|counter[3]~39\);

-- Location: FF_X25_Y22_N7
\buzzer_module|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[3]~38_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(3));

-- Location: LCCOMB_X25_Y22_N8
\buzzer_module|counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[4]~40_combout\ = (\buzzer_module|counter\(4) & (\buzzer_module|counter[3]~39\ $ (GND))) # (!\buzzer_module|counter\(4) & (!\buzzer_module|counter[3]~39\ & VCC))
-- \buzzer_module|counter[4]~41\ = CARRY((\buzzer_module|counter\(4) & !\buzzer_module|counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(4),
	datad => VCC,
	cin => \buzzer_module|counter[3]~39\,
	combout => \buzzer_module|counter[4]~40_combout\,
	cout => \buzzer_module|counter[4]~41\);

-- Location: FF_X25_Y22_N9
\buzzer_module|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[4]~40_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(4));

-- Location: LCCOMB_X25_Y22_N10
\buzzer_module|counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[5]~42_combout\ = (\buzzer_module|counter\(5) & (!\buzzer_module|counter[4]~41\)) # (!\buzzer_module|counter\(5) & ((\buzzer_module|counter[4]~41\) # (GND)))
-- \buzzer_module|counter[5]~43\ = CARRY((!\buzzer_module|counter[4]~41\) # (!\buzzer_module|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(5),
	datad => VCC,
	cin => \buzzer_module|counter[4]~41\,
	combout => \buzzer_module|counter[5]~42_combout\,
	cout => \buzzer_module|counter[5]~43\);

-- Location: FF_X25_Y22_N11
\buzzer_module|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[5]~42_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(5));

-- Location: LCCOMB_X25_Y22_N12
\buzzer_module|counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[6]~44_combout\ = (\buzzer_module|counter\(6) & (\buzzer_module|counter[5]~43\ $ (GND))) # (!\buzzer_module|counter\(6) & (!\buzzer_module|counter[5]~43\ & VCC))
-- \buzzer_module|counter[6]~45\ = CARRY((\buzzer_module|counter\(6) & !\buzzer_module|counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(6),
	datad => VCC,
	cin => \buzzer_module|counter[5]~43\,
	combout => \buzzer_module|counter[6]~44_combout\,
	cout => \buzzer_module|counter[6]~45\);

-- Location: FF_X25_Y22_N13
\buzzer_module|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[6]~44_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(6));

-- Location: LCCOMB_X25_Y22_N14
\buzzer_module|counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[7]~46_combout\ = (\buzzer_module|counter\(7) & (!\buzzer_module|counter[6]~45\)) # (!\buzzer_module|counter\(7) & ((\buzzer_module|counter[6]~45\) # (GND)))
-- \buzzer_module|counter[7]~47\ = CARRY((!\buzzer_module|counter[6]~45\) # (!\buzzer_module|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(7),
	datad => VCC,
	cin => \buzzer_module|counter[6]~45\,
	combout => \buzzer_module|counter[7]~46_combout\,
	cout => \buzzer_module|counter[7]~47\);

-- Location: FF_X25_Y22_N15
\buzzer_module|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[7]~46_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(7));

-- Location: LCCOMB_X25_Y22_N16
\buzzer_module|counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[8]~48_combout\ = (\buzzer_module|counter\(8) & (\buzzer_module|counter[7]~47\ $ (GND))) # (!\buzzer_module|counter\(8) & (!\buzzer_module|counter[7]~47\ & VCC))
-- \buzzer_module|counter[8]~49\ = CARRY((\buzzer_module|counter\(8) & !\buzzer_module|counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(8),
	datad => VCC,
	cin => \buzzer_module|counter[7]~47\,
	combout => \buzzer_module|counter[8]~48_combout\,
	cout => \buzzer_module|counter[8]~49\);

-- Location: FF_X25_Y22_N17
\buzzer_module|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[8]~48_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(8));

-- Location: LCCOMB_X25_Y22_N18
\buzzer_module|counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[9]~50_combout\ = (\buzzer_module|counter\(9) & (!\buzzer_module|counter[8]~49\)) # (!\buzzer_module|counter\(9) & ((\buzzer_module|counter[8]~49\) # (GND)))
-- \buzzer_module|counter[9]~51\ = CARRY((!\buzzer_module|counter[8]~49\) # (!\buzzer_module|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(9),
	datad => VCC,
	cin => \buzzer_module|counter[8]~49\,
	combout => \buzzer_module|counter[9]~50_combout\,
	cout => \buzzer_module|counter[9]~51\);

-- Location: FF_X25_Y22_N19
\buzzer_module|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[9]~50_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(9));

-- Location: LCCOMB_X25_Y22_N20
\buzzer_module|counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[10]~52_combout\ = (\buzzer_module|counter\(10) & (\buzzer_module|counter[9]~51\ $ (GND))) # (!\buzzer_module|counter\(10) & (!\buzzer_module|counter[9]~51\ & VCC))
-- \buzzer_module|counter[10]~53\ = CARRY((\buzzer_module|counter\(10) & !\buzzer_module|counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(10),
	datad => VCC,
	cin => \buzzer_module|counter[9]~51\,
	combout => \buzzer_module|counter[10]~52_combout\,
	cout => \buzzer_module|counter[10]~53\);

-- Location: FF_X25_Y22_N21
\buzzer_module|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[10]~52_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(10));

-- Location: LCCOMB_X25_Y22_N22
\buzzer_module|counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[11]~54_combout\ = (\buzzer_module|counter\(11) & (!\buzzer_module|counter[10]~53\)) # (!\buzzer_module|counter\(11) & ((\buzzer_module|counter[10]~53\) # (GND)))
-- \buzzer_module|counter[11]~55\ = CARRY((!\buzzer_module|counter[10]~53\) # (!\buzzer_module|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(11),
	datad => VCC,
	cin => \buzzer_module|counter[10]~53\,
	combout => \buzzer_module|counter[11]~54_combout\,
	cout => \buzzer_module|counter[11]~55\);

-- Location: FF_X25_Y22_N23
\buzzer_module|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[11]~54_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(11));

-- Location: LCCOMB_X25_Y22_N24
\buzzer_module|counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[12]~56_combout\ = (\buzzer_module|counter\(12) & (\buzzer_module|counter[11]~55\ $ (GND))) # (!\buzzer_module|counter\(12) & (!\buzzer_module|counter[11]~55\ & VCC))
-- \buzzer_module|counter[12]~57\ = CARRY((\buzzer_module|counter\(12) & !\buzzer_module|counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(12),
	datad => VCC,
	cin => \buzzer_module|counter[11]~55\,
	combout => \buzzer_module|counter[12]~56_combout\,
	cout => \buzzer_module|counter[12]~57\);

-- Location: FF_X25_Y22_N25
\buzzer_module|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[12]~56_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(12));

-- Location: LCCOMB_X25_Y22_N26
\buzzer_module|counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[13]~58_combout\ = (\buzzer_module|counter\(13) & (!\buzzer_module|counter[12]~57\)) # (!\buzzer_module|counter\(13) & ((\buzzer_module|counter[12]~57\) # (GND)))
-- \buzzer_module|counter[13]~59\ = CARRY((!\buzzer_module|counter[12]~57\) # (!\buzzer_module|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(13),
	datad => VCC,
	cin => \buzzer_module|counter[12]~57\,
	combout => \buzzer_module|counter[13]~58_combout\,
	cout => \buzzer_module|counter[13]~59\);

-- Location: FF_X25_Y22_N27
\buzzer_module|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[13]~58_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(13));

-- Location: LCCOMB_X25_Y22_N28
\buzzer_module|counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[14]~60_combout\ = (\buzzer_module|counter\(14) & (\buzzer_module|counter[13]~59\ $ (GND))) # (!\buzzer_module|counter\(14) & (!\buzzer_module|counter[13]~59\ & VCC))
-- \buzzer_module|counter[14]~61\ = CARRY((\buzzer_module|counter\(14) & !\buzzer_module|counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(14),
	datad => VCC,
	cin => \buzzer_module|counter[13]~59\,
	combout => \buzzer_module|counter[14]~60_combout\,
	cout => \buzzer_module|counter[14]~61\);

-- Location: FF_X25_Y22_N29
\buzzer_module|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[14]~60_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(14));

-- Location: LCCOMB_X26_Y21_N22
\buzzer_module|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~2_combout\ = (!\buzzer_module|counter\(13) & (!\buzzer_module|counter\(11) & (!\buzzer_module|counter\(12) & !\buzzer_module|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(13),
	datab => \buzzer_module|counter\(11),
	datac => \buzzer_module|counter\(12),
	datad => \buzzer_module|counter\(14),
	combout => \buzzer_module|LessThan0~2_combout\);

-- Location: LCCOMB_X25_Y22_N30
\buzzer_module|counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[15]~62_combout\ = (\buzzer_module|counter\(15) & (!\buzzer_module|counter[14]~61\)) # (!\buzzer_module|counter\(15) & ((\buzzer_module|counter[14]~61\) # (GND)))
-- \buzzer_module|counter[15]~63\ = CARRY((!\buzzer_module|counter[14]~61\) # (!\buzzer_module|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(15),
	datad => VCC,
	cin => \buzzer_module|counter[14]~61\,
	combout => \buzzer_module|counter[15]~62_combout\,
	cout => \buzzer_module|counter[15]~63\);

-- Location: FF_X25_Y22_N31
\buzzer_module|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[15]~62_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(15));

-- Location: LCCOMB_X25_Y21_N0
\buzzer_module|counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[16]~64_combout\ = (\buzzer_module|counter\(16) & (\buzzer_module|counter[15]~63\ $ (GND))) # (!\buzzer_module|counter\(16) & (!\buzzer_module|counter[15]~63\ & VCC))
-- \buzzer_module|counter[16]~65\ = CARRY((\buzzer_module|counter\(16) & !\buzzer_module|counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(16),
	datad => VCC,
	cin => \buzzer_module|counter[15]~63\,
	combout => \buzzer_module|counter[16]~64_combout\,
	cout => \buzzer_module|counter[16]~65\);

-- Location: FF_X25_Y21_N1
\buzzer_module|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[16]~64_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(16));

-- Location: LCCOMB_X25_Y21_N2
\buzzer_module|counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[17]~66_combout\ = (\buzzer_module|counter\(17) & (!\buzzer_module|counter[16]~65\)) # (!\buzzer_module|counter\(17) & ((\buzzer_module|counter[16]~65\) # (GND)))
-- \buzzer_module|counter[17]~67\ = CARRY((!\buzzer_module|counter[16]~65\) # (!\buzzer_module|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(17),
	datad => VCC,
	cin => \buzzer_module|counter[16]~65\,
	combout => \buzzer_module|counter[17]~66_combout\,
	cout => \buzzer_module|counter[17]~67\);

-- Location: FF_X25_Y21_N3
\buzzer_module|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[17]~66_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(17));

-- Location: LCCOMB_X25_Y21_N4
\buzzer_module|counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[18]~68_combout\ = (\buzzer_module|counter\(18) & (\buzzer_module|counter[17]~67\ $ (GND))) # (!\buzzer_module|counter\(18) & (!\buzzer_module|counter[17]~67\ & VCC))
-- \buzzer_module|counter[18]~69\ = CARRY((\buzzer_module|counter\(18) & !\buzzer_module|counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(18),
	datad => VCC,
	cin => \buzzer_module|counter[17]~67\,
	combout => \buzzer_module|counter[18]~68_combout\,
	cout => \buzzer_module|counter[18]~69\);

-- Location: FF_X25_Y21_N5
\buzzer_module|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[18]~68_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(18));

-- Location: LCCOMB_X25_Y21_N6
\buzzer_module|counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[19]~70_combout\ = (\buzzer_module|counter\(19) & (!\buzzer_module|counter[18]~69\)) # (!\buzzer_module|counter\(19) & ((\buzzer_module|counter[18]~69\) # (GND)))
-- \buzzer_module|counter[19]~71\ = CARRY((!\buzzer_module|counter[18]~69\) # (!\buzzer_module|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(19),
	datad => VCC,
	cin => \buzzer_module|counter[18]~69\,
	combout => \buzzer_module|counter[19]~70_combout\,
	cout => \buzzer_module|counter[19]~71\);

-- Location: FF_X25_Y21_N7
\buzzer_module|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[19]~70_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(19));

-- Location: LCCOMB_X25_Y21_N8
\buzzer_module|counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[20]~72_combout\ = (\buzzer_module|counter\(20) & (\buzzer_module|counter[19]~71\ $ (GND))) # (!\buzzer_module|counter\(20) & (!\buzzer_module|counter[19]~71\ & VCC))
-- \buzzer_module|counter[20]~73\ = CARRY((\buzzer_module|counter\(20) & !\buzzer_module|counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(20),
	datad => VCC,
	cin => \buzzer_module|counter[19]~71\,
	combout => \buzzer_module|counter[20]~72_combout\,
	cout => \buzzer_module|counter[20]~73\);

-- Location: FF_X25_Y21_N9
\buzzer_module|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[20]~72_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(20));

-- Location: LCCOMB_X25_Y21_N10
\buzzer_module|counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[21]~74_combout\ = (\buzzer_module|counter\(21) & (!\buzzer_module|counter[20]~73\)) # (!\buzzer_module|counter\(21) & ((\buzzer_module|counter[20]~73\) # (GND)))
-- \buzzer_module|counter[21]~75\ = CARRY((!\buzzer_module|counter[20]~73\) # (!\buzzer_module|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(21),
	datad => VCC,
	cin => \buzzer_module|counter[20]~73\,
	combout => \buzzer_module|counter[21]~74_combout\,
	cout => \buzzer_module|counter[21]~75\);

-- Location: FF_X25_Y21_N11
\buzzer_module|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[21]~74_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(21));

-- Location: LCCOMB_X25_Y21_N12
\buzzer_module|counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[22]~76_combout\ = (\buzzer_module|counter\(22) & (\buzzer_module|counter[21]~75\ $ (GND))) # (!\buzzer_module|counter\(22) & (!\buzzer_module|counter[21]~75\ & VCC))
-- \buzzer_module|counter[22]~77\ = CARRY((\buzzer_module|counter\(22) & !\buzzer_module|counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(22),
	datad => VCC,
	cin => \buzzer_module|counter[21]~75\,
	combout => \buzzer_module|counter[22]~76_combout\,
	cout => \buzzer_module|counter[22]~77\);

-- Location: FF_X25_Y21_N13
\buzzer_module|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[22]~76_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(22));

-- Location: LCCOMB_X25_Y21_N14
\buzzer_module|counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[23]~78_combout\ = (\buzzer_module|counter\(23) & (!\buzzer_module|counter[22]~77\)) # (!\buzzer_module|counter\(23) & ((\buzzer_module|counter[22]~77\) # (GND)))
-- \buzzer_module|counter[23]~79\ = CARRY((!\buzzer_module|counter[22]~77\) # (!\buzzer_module|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(23),
	datad => VCC,
	cin => \buzzer_module|counter[22]~77\,
	combout => \buzzer_module|counter[23]~78_combout\,
	cout => \buzzer_module|counter[23]~79\);

-- Location: FF_X25_Y21_N15
\buzzer_module|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[23]~78_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(23));

-- Location: LCCOMB_X25_Y21_N16
\buzzer_module|counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[24]~80_combout\ = (\buzzer_module|counter\(24) & (\buzzer_module|counter[23]~79\ $ (GND))) # (!\buzzer_module|counter\(24) & (!\buzzer_module|counter[23]~79\ & VCC))
-- \buzzer_module|counter[24]~81\ = CARRY((\buzzer_module|counter\(24) & !\buzzer_module|counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(24),
	datad => VCC,
	cin => \buzzer_module|counter[23]~79\,
	combout => \buzzer_module|counter[24]~80_combout\,
	cout => \buzzer_module|counter[24]~81\);

-- Location: FF_X25_Y21_N17
\buzzer_module|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[24]~80_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(24));

-- Location: LCCOMB_X25_Y21_N18
\buzzer_module|counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[25]~82_combout\ = (\buzzer_module|counter\(25) & (!\buzzer_module|counter[24]~81\)) # (!\buzzer_module|counter\(25) & ((\buzzer_module|counter[24]~81\) # (GND)))
-- \buzzer_module|counter[25]~83\ = CARRY((!\buzzer_module|counter[24]~81\) # (!\buzzer_module|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(25),
	datad => VCC,
	cin => \buzzer_module|counter[24]~81\,
	combout => \buzzer_module|counter[25]~82_combout\,
	cout => \buzzer_module|counter[25]~83\);

-- Location: FF_X25_Y21_N19
\buzzer_module|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[25]~82_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(25));

-- Location: LCCOMB_X25_Y21_N20
\buzzer_module|counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[26]~84_combout\ = (\buzzer_module|counter\(26) & (\buzzer_module|counter[25]~83\ $ (GND))) # (!\buzzer_module|counter\(26) & (!\buzzer_module|counter[25]~83\ & VCC))
-- \buzzer_module|counter[26]~85\ = CARRY((\buzzer_module|counter\(26) & !\buzzer_module|counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(26),
	datad => VCC,
	cin => \buzzer_module|counter[25]~83\,
	combout => \buzzer_module|counter[26]~84_combout\,
	cout => \buzzer_module|counter[26]~85\);

-- Location: FF_X25_Y21_N21
\buzzer_module|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[26]~84_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(26));

-- Location: LCCOMB_X25_Y21_N22
\buzzer_module|counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[27]~86_combout\ = (\buzzer_module|counter\(27) & (!\buzzer_module|counter[26]~85\)) # (!\buzzer_module|counter\(27) & ((\buzzer_module|counter[26]~85\) # (GND)))
-- \buzzer_module|counter[27]~87\ = CARRY((!\buzzer_module|counter[26]~85\) # (!\buzzer_module|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(27),
	datad => VCC,
	cin => \buzzer_module|counter[26]~85\,
	combout => \buzzer_module|counter[27]~86_combout\,
	cout => \buzzer_module|counter[27]~87\);

-- Location: FF_X25_Y21_N23
\buzzer_module|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[27]~86_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(27));

-- Location: LCCOMB_X25_Y21_N24
\buzzer_module|counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[28]~88_combout\ = (\buzzer_module|counter\(28) & (\buzzer_module|counter[27]~87\ $ (GND))) # (!\buzzer_module|counter\(28) & (!\buzzer_module|counter[27]~87\ & VCC))
-- \buzzer_module|counter[28]~89\ = CARRY((\buzzer_module|counter\(28) & !\buzzer_module|counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(28),
	datad => VCC,
	cin => \buzzer_module|counter[27]~87\,
	combout => \buzzer_module|counter[28]~88_combout\,
	cout => \buzzer_module|counter[28]~89\);

-- Location: FF_X25_Y21_N25
\buzzer_module|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[28]~88_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(28));

-- Location: LCCOMB_X25_Y21_N26
\buzzer_module|counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[29]~90_combout\ = (\buzzer_module|counter\(29) & (!\buzzer_module|counter[28]~89\)) # (!\buzzer_module|counter\(29) & ((\buzzer_module|counter[28]~89\) # (GND)))
-- \buzzer_module|counter[29]~91\ = CARRY((!\buzzer_module|counter[28]~89\) # (!\buzzer_module|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(29),
	datad => VCC,
	cin => \buzzer_module|counter[28]~89\,
	combout => \buzzer_module|counter[29]~90_combout\,
	cout => \buzzer_module|counter[29]~91\);

-- Location: FF_X25_Y21_N27
\buzzer_module|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[29]~90_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(29));

-- Location: LCCOMB_X25_Y21_N28
\buzzer_module|counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[30]~92_combout\ = (\buzzer_module|counter\(30) & (\buzzer_module|counter[29]~91\ $ (GND))) # (!\buzzer_module|counter\(30) & (!\buzzer_module|counter[29]~91\ & VCC))
-- \buzzer_module|counter[30]~93\ = CARRY((\buzzer_module|counter\(30) & !\buzzer_module|counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|counter\(30),
	datad => VCC,
	cin => \buzzer_module|counter[29]~91\,
	combout => \buzzer_module|counter[30]~92_combout\,
	cout => \buzzer_module|counter[30]~93\);

-- Location: FF_X25_Y21_N29
\buzzer_module|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[30]~92_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(30));

-- Location: LCCOMB_X25_Y21_N30
\buzzer_module|counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|counter[31]~94_combout\ = \buzzer_module|counter\(31) $ (\buzzer_module|counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(31),
	cin => \buzzer_module|counter[30]~93\,
	combout => \buzzer_module|counter[31]~94_combout\);

-- Location: FF_X25_Y21_N31
\buzzer_module|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|counter[31]~94_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	ena => \buzzer_module|counter[21]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|counter\(31));

-- Location: LCCOMB_X26_Y21_N6
\buzzer_module|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~0_combout\ = ((!\buzzer_module|counter\(6) & ((!\buzzer_module|counter\(4)) # (!\buzzer_module|counter\(5))))) # (!\buzzer_module|counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(5),
	datab => \buzzer_module|counter\(6),
	datac => \buzzer_module|counter\(7),
	datad => \buzzer_module|counter\(4),
	combout => \buzzer_module|LessThan0~0_combout\);

-- Location: LCCOMB_X26_Y21_N8
\buzzer_module|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~1_combout\ = ((!\buzzer_module|counter\(8) & (!\buzzer_module|counter\(9) & \buzzer_module|LessThan0~0_combout\))) # (!\buzzer_module|counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(8),
	datab => \buzzer_module|counter\(10),
	datac => \buzzer_module|counter\(9),
	datad => \buzzer_module|LessThan0~0_combout\,
	combout => \buzzer_module|LessThan0~1_combout\);

-- Location: LCCOMB_X26_Y21_N30
\buzzer_module|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~4_combout\ = (!\buzzer_module|counter\(20) & (!\buzzer_module|counter\(19) & (!\buzzer_module|counter\(22) & !\buzzer_module|counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(20),
	datab => \buzzer_module|counter\(19),
	datac => \buzzer_module|counter\(22),
	datad => \buzzer_module|counter\(21),
	combout => \buzzer_module|LessThan0~4_combout\);

-- Location: LCCOMB_X26_Y21_N24
\buzzer_module|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~5_combout\ = (!\buzzer_module|counter\(23) & (!\buzzer_module|counter\(25) & (!\buzzer_module|counter\(24) & !\buzzer_module|counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(23),
	datab => \buzzer_module|counter\(25),
	datac => \buzzer_module|counter\(24),
	datad => \buzzer_module|counter\(26),
	combout => \buzzer_module|LessThan0~5_combout\);

-- Location: LCCOMB_X26_Y21_N26
\buzzer_module|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~6_combout\ = (!\buzzer_module|counter\(29) & (!\buzzer_module|counter\(30) & (!\buzzer_module|counter\(28) & !\buzzer_module|counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(29),
	datab => \buzzer_module|counter\(30),
	datac => \buzzer_module|counter\(28),
	datad => \buzzer_module|counter\(27),
	combout => \buzzer_module|LessThan0~6_combout\);

-- Location: LCCOMB_X26_Y21_N12
\buzzer_module|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~3_combout\ = (!\buzzer_module|counter\(17) & (!\buzzer_module|counter\(18) & (!\buzzer_module|counter\(16) & !\buzzer_module|counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|counter\(17),
	datab => \buzzer_module|counter\(18),
	datac => \buzzer_module|counter\(16),
	datad => \buzzer_module|counter\(15),
	combout => \buzzer_module|LessThan0~3_combout\);

-- Location: LCCOMB_X26_Y21_N0
\buzzer_module|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~7_combout\ = (\buzzer_module|LessThan0~4_combout\ & (\buzzer_module|LessThan0~5_combout\ & (\buzzer_module|LessThan0~6_combout\ & \buzzer_module|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|LessThan0~4_combout\,
	datab => \buzzer_module|LessThan0~5_combout\,
	datac => \buzzer_module|LessThan0~6_combout\,
	datad => \buzzer_module|LessThan0~3_combout\,
	combout => \buzzer_module|LessThan0~7_combout\);

-- Location: LCCOMB_X26_Y21_N14
\buzzer_module|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|LessThan0~8_combout\ = (\buzzer_module|counter\(31)) # ((\buzzer_module|LessThan0~2_combout\ & (\buzzer_module|LessThan0~1_combout\ & \buzzer_module|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \buzzer_module|LessThan0~2_combout\,
	datab => \buzzer_module|counter\(31),
	datac => \buzzer_module|LessThan0~1_combout\,
	datad => \buzzer_module|LessThan0~7_combout\,
	combout => \buzzer_module|LessThan0~8_combout\);

-- Location: LCCOMB_X26_Y21_N20
\buzzer_module|state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \buzzer_module|state~0_combout\ = (\buzzer_module|LessThan0~8_combout\ & !\buzzer_module|state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \buzzer_module|LessThan0~8_combout\,
	datac => \buzzer_module|state~q\,
	combout => \buzzer_module|state~0_combout\);

-- Location: FF_X26_Y21_N21
\buzzer_module|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \buzzer_module|state~0_combout\,
	sclr => \controller_module|ALT_INV_en_buzz~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer_module|state~q\);

-- Location: IOIBUF_X7_Y24_N8
\i_btn1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_btn1,
	o => \i_btn1~input_o\);

-- Location: IOIBUF_X23_Y0_N15
\i_btn2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_btn2,
	o => \i_btn2~input_o\);

-- Location: IOIBUF_X1_Y0_N15
\i_btn3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_btn3,
	o => \i_btn3~input_o\);

-- Location: IOIBUF_X23_Y0_N8
\i_btn4~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_btn4,
	o => \i_btn4~input_o\);

ww_dig(0) <= \dig[0]~output_o\;

ww_dig(1) <= \dig[1]~output_o\;

ww_dig(2) <= \dig[2]~output_o\;

ww_dig(3) <= \dig[3]~output_o\;

ww_sevseg(0) <= \sevseg[0]~output_o\;

ww_sevseg(1) <= \sevseg[1]~output_o\;

ww_sevseg(2) <= \sevseg[2]~output_o\;

ww_sevseg(3) <= \sevseg[3]~output_o\;

ww_sevseg(4) <= \sevseg[4]~output_o\;

ww_sevseg(5) <= \sevseg[5]~output_o\;

ww_sevseg(6) <= \sevseg[6]~output_o\;

ww_o_led1 <= \o_led1~output_o\;

ww_o_led2 <= \o_led2~output_o\;

ww_o_led3 <= \o_led3~output_o\;

ww_o_led4 <= \o_led4~output_o\;

ww_o_r0 <= \o_r0~output_o\;

ww_o_r1 <= \o_r1~output_o\;

ww_o_r2 <= \o_r2~output_o\;

ww_o_r3 <= \o_r3~output_o\;

ww_o_r4 <= \o_r4~output_o\;

ww_o_r5 <= \o_r5~output_o\;

ww_o_r6 <= \o_r6~output_o\;

ww_o_r7 <= \o_r7~output_o\;

ww_o_g0 <= \o_g0~output_o\;

ww_o_g1 <= \o_g1~output_o\;

ww_o_g2 <= \o_g2~output_o\;

ww_o_g3 <= \o_g3~output_o\;

ww_o_g4 <= \o_g4~output_o\;

ww_o_g5 <= \o_g5~output_o\;

ww_o_g6 <= \o_g6~output_o\;

ww_o_g7 <= \o_g7~output_o\;

ww_o_b0 <= \o_b0~output_o\;

ww_o_b1 <= \o_b1~output_o\;

ww_o_b2 <= \o_b2~output_o\;

ww_o_b3 <= \o_b3~output_o\;

ww_o_b4 <= \o_b4~output_o\;

ww_o_b5 <= \o_b5~output_o\;

ww_o_b6 <= \o_b6~output_o\;

ww_o_b7 <= \o_b7~output_o\;

ww_o_vga_hs <= \o_vga_hs~output_o\;

ww_o_vga_vs <= \o_vga_vs~output_o\;

ww_o_buzz <= \o_buzz~output_o\;

ww_o_Tx <= \o_Tx~output_o\;
END structure;


