// Seed: 2899988700
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  wor id_3, id_4, id_6 = id_4.id_5;
  wire id_7, id_8;
  assign module_1.type_2 = 0;
  logic [7:0][1][1] id_9;
  assign id_6 = -1;
endmodule : SymbolIdentifier
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wand id_2,
    input supply0 id_3,
    input tri1 id_4
);
  tri0 id_6 = id_2, id_7 = id_2 & 1'b0;
  wire id_8;
  id_9(
      .id_0(1), .id_1(id_4), .id_2(-1)
  ); id_10(
      -1,
  );
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
