
Temp_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08005008  08005008  00006008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050a8  080050a8  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080050a8  080050a8  000060a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050b0  080050b0  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050b0  080050b0  000060b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050b4  080050b4  000060b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080050b8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  2000005c  08005114  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08005114  000072a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d526  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c64  00000000  00000000  000145b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  00016218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000926  00000000  00000000  00016de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026316  00000000  00000000  00017706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e6fe  00000000  00000000  0003da1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea8b7  00000000  00000000  0004c11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001369d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036a8  00000000  00000000  00136a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0013a0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ff0 	.word	0x08004ff0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004ff0 	.word	0x08004ff0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2f>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000854:	bf24      	itt	cs
 8000856:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800085a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800085e:	d90d      	bls.n	800087c <__aeabi_d2f+0x30>
 8000860:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000864:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000868:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800086c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000870:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000874:	bf08      	it	eq
 8000876:	f020 0001 	biceq.w	r0, r0, #1
 800087a:	4770      	bx	lr
 800087c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000880:	d121      	bne.n	80008c6 <__aeabi_d2f+0x7a>
 8000882:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000886:	bfbc      	itt	lt
 8000888:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800088c:	4770      	bxlt	lr
 800088e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000892:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000896:	f1c2 0218 	rsb	r2, r2, #24
 800089a:	f1c2 0c20 	rsb	ip, r2, #32
 800089e:	fa10 f30c 	lsls.w	r3, r0, ip
 80008a2:	fa20 f002 	lsr.w	r0, r0, r2
 80008a6:	bf18      	it	ne
 80008a8:	f040 0001 	orrne.w	r0, r0, #1
 80008ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008b8:	ea40 000c 	orr.w	r0, r0, ip
 80008bc:	fa23 f302 	lsr.w	r3, r3, r2
 80008c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008c4:	e7cc      	b.n	8000860 <__aeabi_d2f+0x14>
 80008c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ca:	d107      	bne.n	80008dc <__aeabi_d2f+0x90>
 80008cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008d0:	bf1e      	ittt	ne
 80008d2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008d6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008da:	4770      	bxne	lr
 80008dc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000900:	f000 b988 	b.w	8000c14 <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	468e      	mov	lr, r1
 8000924:	4604      	mov	r4, r0
 8000926:	4688      	mov	r8, r1
 8000928:	2b00      	cmp	r3, #0
 800092a:	d14a      	bne.n	80009c2 <__udivmoddi4+0xa6>
 800092c:	428a      	cmp	r2, r1
 800092e:	4617      	mov	r7, r2
 8000930:	d962      	bls.n	80009f8 <__udivmoddi4+0xdc>
 8000932:	fab2 f682 	clz	r6, r2
 8000936:	b14e      	cbz	r6, 800094c <__udivmoddi4+0x30>
 8000938:	f1c6 0320 	rsb	r3, r6, #32
 800093c:	fa01 f806 	lsl.w	r8, r1, r6
 8000940:	fa20 f303 	lsr.w	r3, r0, r3
 8000944:	40b7      	lsls	r7, r6
 8000946:	ea43 0808 	orr.w	r8, r3, r8
 800094a:	40b4      	lsls	r4, r6
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	fa1f fc87 	uxth.w	ip, r7
 8000954:	fbb8 f1fe 	udiv	r1, r8, lr
 8000958:	0c23      	lsrs	r3, r4, #16
 800095a:	fb0e 8811 	mls	r8, lr, r1, r8
 800095e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000962:	fb01 f20c 	mul.w	r2, r1, ip
 8000966:	429a      	cmp	r2, r3
 8000968:	d909      	bls.n	800097e <__udivmoddi4+0x62>
 800096a:	18fb      	adds	r3, r7, r3
 800096c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000970:	f080 80ea 	bcs.w	8000b48 <__udivmoddi4+0x22c>
 8000974:	429a      	cmp	r2, r3
 8000976:	f240 80e7 	bls.w	8000b48 <__udivmoddi4+0x22c>
 800097a:	3902      	subs	r1, #2
 800097c:	443b      	add	r3, r7
 800097e:	1a9a      	subs	r2, r3, r2
 8000980:	b2a3      	uxth	r3, r4
 8000982:	fbb2 f0fe 	udiv	r0, r2, lr
 8000986:	fb0e 2210 	mls	r2, lr, r0, r2
 800098a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800098e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000992:	459c      	cmp	ip, r3
 8000994:	d909      	bls.n	80009aa <__udivmoddi4+0x8e>
 8000996:	18fb      	adds	r3, r7, r3
 8000998:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800099c:	f080 80d6 	bcs.w	8000b4c <__udivmoddi4+0x230>
 80009a0:	459c      	cmp	ip, r3
 80009a2:	f240 80d3 	bls.w	8000b4c <__udivmoddi4+0x230>
 80009a6:	443b      	add	r3, r7
 80009a8:	3802      	subs	r0, #2
 80009aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009ae:	eba3 030c 	sub.w	r3, r3, ip
 80009b2:	2100      	movs	r1, #0
 80009b4:	b11d      	cbz	r5, 80009be <__udivmoddi4+0xa2>
 80009b6:	40f3      	lsrs	r3, r6
 80009b8:	2200      	movs	r2, #0
 80009ba:	e9c5 3200 	strd	r3, r2, [r5]
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	428b      	cmp	r3, r1
 80009c4:	d905      	bls.n	80009d2 <__udivmoddi4+0xb6>
 80009c6:	b10d      	cbz	r5, 80009cc <__udivmoddi4+0xb0>
 80009c8:	e9c5 0100 	strd	r0, r1, [r5]
 80009cc:	2100      	movs	r1, #0
 80009ce:	4608      	mov	r0, r1
 80009d0:	e7f5      	b.n	80009be <__udivmoddi4+0xa2>
 80009d2:	fab3 f183 	clz	r1, r3
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d146      	bne.n	8000a68 <__udivmoddi4+0x14c>
 80009da:	4573      	cmp	r3, lr
 80009dc:	d302      	bcc.n	80009e4 <__udivmoddi4+0xc8>
 80009de:	4282      	cmp	r2, r0
 80009e0:	f200 8105 	bhi.w	8000bee <__udivmoddi4+0x2d2>
 80009e4:	1a84      	subs	r4, r0, r2
 80009e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009ea:	2001      	movs	r0, #1
 80009ec:	4690      	mov	r8, r2
 80009ee:	2d00      	cmp	r5, #0
 80009f0:	d0e5      	beq.n	80009be <__udivmoddi4+0xa2>
 80009f2:	e9c5 4800 	strd	r4, r8, [r5]
 80009f6:	e7e2      	b.n	80009be <__udivmoddi4+0xa2>
 80009f8:	2a00      	cmp	r2, #0
 80009fa:	f000 8090 	beq.w	8000b1e <__udivmoddi4+0x202>
 80009fe:	fab2 f682 	clz	r6, r2
 8000a02:	2e00      	cmp	r6, #0
 8000a04:	f040 80a4 	bne.w	8000b50 <__udivmoddi4+0x234>
 8000a08:	1a8a      	subs	r2, r1, r2
 8000a0a:	0c03      	lsrs	r3, r0, #16
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	b280      	uxth	r0, r0
 8000a12:	b2bc      	uxth	r4, r7
 8000a14:	2101      	movs	r1, #1
 8000a16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a22:	fb04 f20c 	mul.w	r2, r4, ip
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d907      	bls.n	8000a3a <__udivmoddi4+0x11e>
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000a30:	d202      	bcs.n	8000a38 <__udivmoddi4+0x11c>
 8000a32:	429a      	cmp	r2, r3
 8000a34:	f200 80e0 	bhi.w	8000bf8 <__udivmoddi4+0x2dc>
 8000a38:	46c4      	mov	ip, r8
 8000a3a:	1a9b      	subs	r3, r3, r2
 8000a3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a48:	fb02 f404 	mul.w	r4, r2, r4
 8000a4c:	429c      	cmp	r4, r3
 8000a4e:	d907      	bls.n	8000a60 <__udivmoddi4+0x144>
 8000a50:	18fb      	adds	r3, r7, r3
 8000a52:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000a56:	d202      	bcs.n	8000a5e <__udivmoddi4+0x142>
 8000a58:	429c      	cmp	r4, r3
 8000a5a:	f200 80ca 	bhi.w	8000bf2 <__udivmoddi4+0x2d6>
 8000a5e:	4602      	mov	r2, r0
 8000a60:	1b1b      	subs	r3, r3, r4
 8000a62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a66:	e7a5      	b.n	80009b4 <__udivmoddi4+0x98>
 8000a68:	f1c1 0620 	rsb	r6, r1, #32
 8000a6c:	408b      	lsls	r3, r1
 8000a6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a72:	431f      	orrs	r7, r3
 8000a74:	fa0e f401 	lsl.w	r4, lr, r1
 8000a78:	fa20 f306 	lsr.w	r3, r0, r6
 8000a7c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a80:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a84:	4323      	orrs	r3, r4
 8000a86:	fa00 f801 	lsl.w	r8, r0, r1
 8000a8a:	fa1f fc87 	uxth.w	ip, r7
 8000a8e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a92:	0c1c      	lsrs	r4, r3, #16
 8000a94:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a98:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a9c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000aa0:	45a6      	cmp	lr, r4
 8000aa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000aa6:	d909      	bls.n	8000abc <__udivmoddi4+0x1a0>
 8000aa8:	193c      	adds	r4, r7, r4
 8000aaa:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000aae:	f080 809c 	bcs.w	8000bea <__udivmoddi4+0x2ce>
 8000ab2:	45a6      	cmp	lr, r4
 8000ab4:	f240 8099 	bls.w	8000bea <__udivmoddi4+0x2ce>
 8000ab8:	3802      	subs	r0, #2
 8000aba:	443c      	add	r4, r7
 8000abc:	eba4 040e 	sub.w	r4, r4, lr
 8000ac0:	fa1f fe83 	uxth.w	lr, r3
 8000ac4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ac8:	fb09 4413 	mls	r4, r9, r3, r4
 8000acc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ad0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ad4:	45a4      	cmp	ip, r4
 8000ad6:	d908      	bls.n	8000aea <__udivmoddi4+0x1ce>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ade:	f080 8082 	bcs.w	8000be6 <__udivmoddi4+0x2ca>
 8000ae2:	45a4      	cmp	ip, r4
 8000ae4:	d97f      	bls.n	8000be6 <__udivmoddi4+0x2ca>
 8000ae6:	3b02      	subs	r3, #2
 8000ae8:	443c      	add	r4, r7
 8000aea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000aee:	eba4 040c 	sub.w	r4, r4, ip
 8000af2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000af6:	4564      	cmp	r4, ip
 8000af8:	4673      	mov	r3, lr
 8000afa:	46e1      	mov	r9, ip
 8000afc:	d362      	bcc.n	8000bc4 <__udivmoddi4+0x2a8>
 8000afe:	d05f      	beq.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b00:	b15d      	cbz	r5, 8000b1a <__udivmoddi4+0x1fe>
 8000b02:	ebb8 0203 	subs.w	r2, r8, r3
 8000b06:	eb64 0409 	sbc.w	r4, r4, r9
 8000b0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b0e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b12:	431e      	orrs	r6, r3
 8000b14:	40cc      	lsrs	r4, r1
 8000b16:	e9c5 6400 	strd	r6, r4, [r5]
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	e74f      	b.n	80009be <__udivmoddi4+0xa2>
 8000b1e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b22:	0c01      	lsrs	r1, r0, #16
 8000b24:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b28:	b280      	uxth	r0, r0
 8000b2a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b2e:	463b      	mov	r3, r7
 8000b30:	4638      	mov	r0, r7
 8000b32:	463c      	mov	r4, r7
 8000b34:	46b8      	mov	r8, r7
 8000b36:	46be      	mov	lr, r7
 8000b38:	2620      	movs	r6, #32
 8000b3a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b3e:	eba2 0208 	sub.w	r2, r2, r8
 8000b42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b46:	e766      	b.n	8000a16 <__udivmoddi4+0xfa>
 8000b48:	4601      	mov	r1, r0
 8000b4a:	e718      	b.n	800097e <__udivmoddi4+0x62>
 8000b4c:	4610      	mov	r0, r2
 8000b4e:	e72c      	b.n	80009aa <__udivmoddi4+0x8e>
 8000b50:	f1c6 0220 	rsb	r2, r6, #32
 8000b54:	fa2e f302 	lsr.w	r3, lr, r2
 8000b58:	40b7      	lsls	r7, r6
 8000b5a:	40b1      	lsls	r1, r6
 8000b5c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b60:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b64:	430a      	orrs	r2, r1
 8000b66:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b6a:	b2bc      	uxth	r4, r7
 8000b6c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b70:	0c11      	lsrs	r1, r2, #16
 8000b72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b76:	fb08 f904 	mul.w	r9, r8, r4
 8000b7a:	40b0      	lsls	r0, r6
 8000b7c:	4589      	cmp	r9, r1
 8000b7e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b82:	b280      	uxth	r0, r0
 8000b84:	d93e      	bls.n	8000c04 <__udivmoddi4+0x2e8>
 8000b86:	1879      	adds	r1, r7, r1
 8000b88:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000b8c:	d201      	bcs.n	8000b92 <__udivmoddi4+0x276>
 8000b8e:	4589      	cmp	r9, r1
 8000b90:	d81f      	bhi.n	8000bd2 <__udivmoddi4+0x2b6>
 8000b92:	eba1 0109 	sub.w	r1, r1, r9
 8000b96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9a:	fb09 f804 	mul.w	r8, r9, r4
 8000b9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ba2:	b292      	uxth	r2, r2
 8000ba4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ba8:	4542      	cmp	r2, r8
 8000baa:	d229      	bcs.n	8000c00 <__udivmoddi4+0x2e4>
 8000bac:	18ba      	adds	r2, r7, r2
 8000bae:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000bb2:	d2c4      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb4:	4542      	cmp	r2, r8
 8000bb6:	d2c2      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	e7be      	b.n	8000b3e <__udivmoddi4+0x222>
 8000bc0:	45f0      	cmp	r8, lr
 8000bc2:	d29d      	bcs.n	8000b00 <__udivmoddi4+0x1e4>
 8000bc4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bc8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bcc:	3801      	subs	r0, #1
 8000bce:	46e1      	mov	r9, ip
 8000bd0:	e796      	b.n	8000b00 <__udivmoddi4+0x1e4>
 8000bd2:	eba7 0909 	sub.w	r9, r7, r9
 8000bd6:	4449      	add	r1, r9
 8000bd8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000be0:	fb09 f804 	mul.w	r8, r9, r4
 8000be4:	e7db      	b.n	8000b9e <__udivmoddi4+0x282>
 8000be6:	4673      	mov	r3, lr
 8000be8:	e77f      	b.n	8000aea <__udivmoddi4+0x1ce>
 8000bea:	4650      	mov	r0, sl
 8000bec:	e766      	b.n	8000abc <__udivmoddi4+0x1a0>
 8000bee:	4608      	mov	r0, r1
 8000bf0:	e6fd      	b.n	80009ee <__udivmoddi4+0xd2>
 8000bf2:	443b      	add	r3, r7
 8000bf4:	3a02      	subs	r2, #2
 8000bf6:	e733      	b.n	8000a60 <__udivmoddi4+0x144>
 8000bf8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bfc:	443b      	add	r3, r7
 8000bfe:	e71c      	b.n	8000a3a <__udivmoddi4+0x11e>
 8000c00:	4649      	mov	r1, r9
 8000c02:	e79c      	b.n	8000b3e <__udivmoddi4+0x222>
 8000c04:	eba1 0109 	sub.w	r1, r1, r9
 8000c08:	46c4      	mov	ip, r8
 8000c0a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c0e:	fb09 f804 	mul.w	r8, r9, r4
 8000c12:	e7c4      	b.n	8000b9e <__udivmoddi4+0x282>

08000c14 <__aeabi_idiv0>:
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1e:	f000 fb4b 	bl	80012b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c22:	f000 f89b 	bl	8000d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c26:	f000 f95b 	bl	8000ee0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c2a:	f000 f929 	bl	8000e80 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c2e:	f000 f8e7 	bl	8000e00 <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// Tell sensor we want to make a read transaction
	buf[0] = REG_ADDR_LSB;
 8000c32:	23fb      	movs	r3, #251	@ 0xfb
 8000c34:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(SENS_ADDR << 1), buf, 1, HAL_MAX_DELAY);
 8000c36:	2376      	movs	r3, #118	@ 0x76
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	b299      	uxth	r1, r3
 8000c3c:	1d3a      	adds	r2, r7, #4
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	2301      	movs	r3, #1
 8000c46:	483d      	ldr	r0, [pc, #244]	@ (8000d3c <main+0x124>)
 8000c48:	f000 ff1a 	bl	8001a80 <HAL_I2C_Master_Transmit>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK) {
 8000c50:	7dfb      	ldrb	r3, [r7, #23]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d008      	beq.n	8000c68 <main+0x50>
		strcpy((char*)buf, "ERROR Tx\r\n");
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	4a39      	ldr	r2, [pc, #228]	@ (8000d40 <main+0x128>)
 8000c5a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c5c:	c303      	stmia	r3!, {r0, r1}
 8000c5e:	801a      	strh	r2, [r3, #0]
 8000c60:	3302      	adds	r3, #2
 8000c62:	0c12      	lsrs	r2, r2, #16
 8000c64:	701a      	strb	r2, [r3, #0]
 8000c66:	e058      	b.n	8000d1a <main+0x102>
	} else {
		// Read 2 bytes from temperature register
		ret = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(SENS_ADDR << 1), buf, 2, HAL_MAX_DELAY);
 8000c68:	2376      	movs	r3, #118	@ 0x76
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	b299      	uxth	r1, r3
 8000c6e:	1d3a      	adds	r2, r7, #4
 8000c70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	2302      	movs	r3, #2
 8000c78:	4830      	ldr	r0, [pc, #192]	@ (8000d3c <main+0x124>)
 8000c7a:	f001 f819 	bl	8001cb0 <HAL_I2C_Master_Receive>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	75fb      	strb	r3, [r7, #23]
		if (ret != HAL_OK){
 8000c82:	7dfb      	ldrb	r3, [r7, #23]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d008      	beq.n	8000c9a <main+0x82>
			strcpy((char*)buf, "ERROR Rx\r\n");
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	4a2e      	ldr	r2, [pc, #184]	@ (8000d44 <main+0x12c>)
 8000c8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c8e:	c303      	stmia	r3!, {r0, r1}
 8000c90:	801a      	strh	r2, [r3, #0]
 8000c92:	3302      	adds	r3, #2
 8000c94:	0c12      	lsrs	r2, r2, #16
 8000c96:	701a      	strb	r2, [r3, #0]
 8000c98:	e03f      	b.n	8000d1a <main+0x102>
		} else {
			//Combine data to a string
			val = ((int16_t) buf[0] << 4) | (buf[1] >> 4);
 8000c9a:	793b      	ldrb	r3, [r7, #4]
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	011b      	lsls	r3, r3, #4
 8000ca0:	b21a      	sxth	r2, r3
 8000ca2:	797b      	ldrb	r3, [r7, #5]
 8000ca4:	091b      	lsrs	r3, r3, #4
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	4313      	orrs	r3, r2
 8000cac:	82bb      	strh	r3, [r7, #20]

			temp_c = val * 0.0625;
 8000cae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fd60 	bl	8000778 <__aeabi_i2d>
 8000cb8:	f04f 0200 	mov.w	r2, #0
 8000cbc:	4b22      	ldr	r3, [pc, #136]	@ (8000d48 <main+0x130>)
 8000cbe:	f7ff fadf 	bl	8000280 <__aeabi_dmul>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	4610      	mov	r0, r2
 8000cc8:	4619      	mov	r1, r3
 8000cca:	f7ff fdbf 	bl	800084c <__aeabi_d2f>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	613b      	str	r3, [r7, #16]

			//Convert to decimal from
			temp_c *= 100;
 8000cd2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000cd6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000d4c <main+0x134>
 8000cda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cde:	edc7 7a04 	vstr	s15, [r7, #16]
			sprintf((char*)buf, "%u.%02u C\r\n", ((unsigned int)temp_c / 100), ((unsigned int)temp_c % 100));
 8000ce2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cea:	ee17 2a90 	vmov	r2, s15
 8000cee:	4b18      	ldr	r3, [pc, #96]	@ (8000d50 <main+0x138>)
 8000cf0:	fba3 2302 	umull	r2, r3, r3, r2
 8000cf4:	095a      	lsrs	r2, r3, #5
 8000cf6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000cfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cfe:	ee17 1a90 	vmov	r1, s15
 8000d02:	4b13      	ldr	r3, [pc, #76]	@ (8000d50 <main+0x138>)
 8000d04:	fba3 0301 	umull	r0, r3, r3, r1
 8000d08:	095b      	lsrs	r3, r3, #5
 8000d0a:	2064      	movs	r0, #100	@ 0x64
 8000d0c:	fb00 f303 	mul.w	r3, r0, r3
 8000d10:	1acb      	subs	r3, r1, r3
 8000d12:	1d38      	adds	r0, r7, #4
 8000d14:	490f      	ldr	r1, [pc, #60]	@ (8000d54 <main+0x13c>)
 8000d16:	f003 fccb 	bl	80046b0 <siprintf>
		}
	}


	HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff fa57 	bl	80001d0 <strlen>
 8000d22:	4603      	mov	r3, r0
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	1d39      	adds	r1, r7, #4
 8000d28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d2c:	480a      	ldr	r0, [pc, #40]	@ (8000d58 <main+0x140>)
 8000d2e:	f002 ff61 	bl	8003bf4 <HAL_UART_Transmit>
	HAL_Delay(500);
 8000d32:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d36:	f000 fb3b 	bl	80013b0 <HAL_Delay>
	buf[0] = REG_ADDR_LSB;
 8000d3a:	e77a      	b.n	8000c32 <main+0x1a>
 8000d3c:	20000078 	.word	0x20000078
 8000d40:	08005008 	.word	0x08005008
 8000d44:	08005014 	.word	0x08005014
 8000d48:	3fb00000 	.word	0x3fb00000
 8000d4c:	42c80000 	.word	0x42c80000
 8000d50:	51eb851f 	.word	0x51eb851f
 8000d54:	08005020 	.word	0x08005020
 8000d58:	200000cc 	.word	0x200000cc

08000d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b096      	sub	sp, #88	@ 0x58
 8000d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	2244      	movs	r2, #68	@ 0x44
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f003 fcc2 	bl	80046f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d70:	463b      	mov	r3, r7
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d7e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d82:	f001 fbd7 	bl	8002534 <HAL_PWREx_ControlVoltageScaling>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d8c:	f000 f90e 	bl	8000fac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d90:	2302      	movs	r3, #2
 8000d92:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d98:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d9a:	2310      	movs	r3, #16
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000da2:	2302      	movs	r3, #2
 8000da4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000da6:	2301      	movs	r3, #1
 8000da8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000daa:	230a      	movs	r3, #10
 8000dac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dae:	2307      	movs	r3, #7
 8000db0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000db2:	2302      	movs	r3, #2
 8000db4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000db6:	2302      	movs	r3, #2
 8000db8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dba:	f107 0314 	add.w	r3, r7, #20
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f001 fc0e 	bl	80025e0 <HAL_RCC_OscConfig>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000dca:	f000 f8ef 	bl	8000fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dce:	230f      	movs	r3, #15
 8000dd0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000de2:	463b      	mov	r3, r7
 8000de4:	2104      	movs	r1, #4
 8000de6:	4618      	mov	r0, r3
 8000de8:	f001 ffd6 	bl	8002d98 <HAL_RCC_ClockConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000df2:	f000 f8db 	bl	8000fac <Error_Handler>
  }
}
 8000df6:	bf00      	nop
 8000df8:	3758      	adds	r7, #88	@ 0x58
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e04:	4b1b      	ldr	r3, [pc, #108]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e06:	4a1c      	ldr	r2, [pc, #112]	@ (8000e78 <MX_I2C1_Init+0x78>)
 8000e08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000e7c <MX_I2C1_Init+0x7c>)
 8000e0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e10:	4b18      	ldr	r3, [pc, #96]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e16:	4b17      	ldr	r3, [pc, #92]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e1c:	4b15      	ldr	r3, [pc, #84]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e22:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e34:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e3a:	480e      	ldr	r0, [pc, #56]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e3c:	f000 fd84 	bl	8001948 <HAL_I2C_Init>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e46:	f000 f8b1 	bl	8000fac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4809      	ldr	r0, [pc, #36]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e4e:	f001 facb 	bl	80023e8 <HAL_I2CEx_ConfigAnalogFilter>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e58:	f000 f8a8 	bl	8000fac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4805      	ldr	r0, [pc, #20]	@ (8000e74 <MX_I2C1_Init+0x74>)
 8000e60:	f001 fb0d 	bl	800247e <HAL_I2CEx_ConfigDigitalFilter>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e6a:	f000 f89f 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000078 	.word	0x20000078
 8000e78:	40005400 	.word	0x40005400
 8000e7c:	10d19ce4 	.word	0x10d19ce4

08000e80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e84:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000e86:	4a15      	ldr	r2, [pc, #84]	@ (8000edc <MX_USART2_UART_Init+0x5c>)
 8000e88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000e8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e92:	4b11      	ldr	r3, [pc, #68]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e98:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb0:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eb6:	4b08      	ldr	r3, [pc, #32]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <MX_USART2_UART_Init+0x58>)
 8000ec4:	f002 fe48 	bl	8003b58 <HAL_UART_Init>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ece:	f000 f86d 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	200000cc 	.word	0x200000cc
 8000edc:	40004400 	.word	0x40004400

08000ee0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	@ 0x28
 8000ee4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]
 8000ef2:	60da      	str	r2, [r3, #12]
 8000ef4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efa:	4a2a      	ldr	r2, [pc, #168]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000efc:	f043 0304 	orr.w	r3, r3, #4
 8000f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f02:	4b28      	ldr	r3, [pc, #160]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f06:	f003 0304 	and.w	r3, r3, #4
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f0e:	4b25      	ldr	r3, [pc, #148]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f12:	4a24      	ldr	r2, [pc, #144]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f1a:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f26:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f32:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	60bb      	str	r3, [r7, #8]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f3e:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f42:	4a18      	ldr	r2, [pc, #96]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f44:	f043 0302 	orr.w	r3, r3, #2
 8000f48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <MX_GPIO_Init+0xc4>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4e:	f003 0302 	and.w	r3, r3, #2
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2120      	movs	r1, #32
 8000f5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5e:	f000 fcdb 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f68:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	480b      	ldr	r0, [pc, #44]	@ (8000fa8 <MX_GPIO_Init+0xc8>)
 8000f7a:	f000 fb23 	bl	80015c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f7e:	2320      	movs	r3, #32
 8000f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f82:	2301      	movs	r3, #1
 8000f84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	4619      	mov	r1, r3
 8000f94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f98:	f000 fb14 	bl	80015c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f9c:	bf00      	nop
 8000f9e:	3728      	adds	r7, #40	@ 0x28
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	48000800 	.word	0x48000800

08000fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb0:	b672      	cpsid	i
}
 8000fb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <Error_Handler+0x8>

08000fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fca:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd6:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fda:	4a08      	ldr	r2, [pc, #32]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000

08001000 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b0ac      	sub	sp, #176	@ 0xb0
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2288      	movs	r2, #136	@ 0x88
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f003 fb67 	bl	80046f4 <memset>
  if(hi2c->Instance==I2C1)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a21      	ldr	r2, [pc, #132]	@ (80010b0 <HAL_I2C_MspInit+0xb0>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d13b      	bne.n	80010a8 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001030:	2340      	movs	r3, #64	@ 0x40
 8001032:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001034:	2300      	movs	r3, #0
 8001036:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4618      	mov	r0, r3
 800103e:	f002 f8cf 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001048:	f7ff ffb0 	bl	8000fac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104c:	4b19      	ldr	r3, [pc, #100]	@ (80010b4 <HAL_I2C_MspInit+0xb4>)
 800104e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001050:	4a18      	ldr	r2, [pc, #96]	@ (80010b4 <HAL_I2C_MspInit+0xb4>)
 8001052:	f043 0302 	orr.w	r3, r3, #2
 8001056:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001058:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <HAL_I2C_MspInit+0xb4>)
 800105a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001064:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001068:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800106c:	2312      	movs	r3, #18
 800106e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800107e:	2304      	movs	r3, #4
 8001080:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001084:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001088:	4619      	mov	r1, r3
 800108a:	480b      	ldr	r0, [pc, #44]	@ (80010b8 <HAL_I2C_MspInit+0xb8>)
 800108c:	f000 fa9a 	bl	80015c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001090:	4b08      	ldr	r3, [pc, #32]	@ (80010b4 <HAL_I2C_MspInit+0xb4>)
 8001092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001094:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <HAL_I2C_MspInit+0xb4>)
 8001096:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800109a:	6593      	str	r3, [r2, #88]	@ 0x58
 800109c:	4b05      	ldr	r3, [pc, #20]	@ (80010b4 <HAL_I2C_MspInit+0xb4>)
 800109e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010a8:	bf00      	nop
 80010aa:	37b0      	adds	r7, #176	@ 0xb0
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40005400 	.word	0x40005400
 80010b4:	40021000 	.word	0x40021000
 80010b8:	48000400 	.word	0x48000400

080010bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b0ac      	sub	sp, #176	@ 0xb0
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	2288      	movs	r2, #136	@ 0x88
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f003 fb09 	bl	80046f4 <memset>
  if(huart->Instance==USART2)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a21      	ldr	r2, [pc, #132]	@ (800116c <HAL_UART_MspInit+0xb0>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d13b      	bne.n	8001164 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010ec:	2302      	movs	r3, #2
 80010ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4618      	mov	r0, r3
 80010fa:	f002 f871 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001104:	f7ff ff52 	bl	8000fac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001108:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <HAL_UART_MspInit+0xb4>)
 800110a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110c:	4a18      	ldr	r2, [pc, #96]	@ (8001170 <HAL_UART_MspInit+0xb4>)
 800110e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001112:	6593      	str	r3, [r2, #88]	@ 0x58
 8001114:	4b16      	ldr	r3, [pc, #88]	@ (8001170 <HAL_UART_MspInit+0xb4>)
 8001116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001120:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <HAL_UART_MspInit+0xb4>)
 8001122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001124:	4a12      	ldr	r2, [pc, #72]	@ (8001170 <HAL_UART_MspInit+0xb4>)
 8001126:	f043 0301 	orr.w	r3, r3, #1
 800112a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112c:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <HAL_UART_MspInit+0xb4>)
 800112e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001138:	230c      	movs	r3, #12
 800113a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113e:	2302      	movs	r3, #2
 8001140:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114a:	2303      	movs	r3, #3
 800114c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001150:	2307      	movs	r3, #7
 8001152:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001156:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800115a:	4619      	mov	r1, r3
 800115c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001160:	f000 fa30 	bl	80015c4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001164:	bf00      	nop
 8001166:	37b0      	adds	r7, #176	@ 0xb0
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40004400 	.word	0x40004400
 8001170:	40021000 	.word	0x40021000

08001174 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <NMI_Handler+0x4>

0800117c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <HardFault_Handler+0x4>

08001184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <MemManage_Handler+0x4>

0800118c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <BusFault_Handler+0x4>

08001194 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <UsageFault_Handler+0x4>

0800119c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011aa:	b480      	push	{r7}
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ca:	f000 f8d1 	bl	8001370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011dc:	4a14      	ldr	r2, [pc, #80]	@ (8001230 <_sbrk+0x5c>)
 80011de:	4b15      	ldr	r3, [pc, #84]	@ (8001234 <_sbrk+0x60>)
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <_sbrk+0x64>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d102      	bne.n	80011f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f0:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <_sbrk+0x64>)
 80011f2:	4a12      	ldr	r2, [pc, #72]	@ (800123c <_sbrk+0x68>)
 80011f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011f6:	4b10      	ldr	r3, [pc, #64]	@ (8001238 <_sbrk+0x64>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	429a      	cmp	r2, r3
 8001202:	d207      	bcs.n	8001214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001204:	f003 fa7e 	bl	8004704 <__errno>
 8001208:	4603      	mov	r3, r0
 800120a:	220c      	movs	r2, #12
 800120c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800120e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001212:	e009      	b.n	8001228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <_sbrk+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121a:	4b07      	ldr	r3, [pc, #28]	@ (8001238 <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	4a05      	ldr	r2, [pc, #20]	@ (8001238 <_sbrk+0x64>)
 8001224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001226:	68fb      	ldr	r3, [r7, #12]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20018000 	.word	0x20018000
 8001234:	00000400 	.word	0x00000400
 8001238:	20000154 	.word	0x20000154
 800123c:	200002a8 	.word	0x200002a8

08001240 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001244:	4b06      	ldr	r3, [pc, #24]	@ (8001260 <SystemInit+0x20>)
 8001246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124a:	4a05      	ldr	r2, [pc, #20]	@ (8001260 <SystemInit+0x20>)
 800124c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001250:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001264:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800129c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001268:	f7ff ffea 	bl	8001240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800126c:	480c      	ldr	r0, [pc, #48]	@ (80012a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800126e:	490d      	ldr	r1, [pc, #52]	@ (80012a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001270:	4a0d      	ldr	r2, [pc, #52]	@ (80012a8 <LoopForever+0xe>)
  movs r3, #0
 8001272:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001274:	e002      	b.n	800127c <LoopCopyDataInit>

08001276 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001276:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001278:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127a:	3304      	adds	r3, #4

0800127c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800127c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001280:	d3f9      	bcc.n	8001276 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001282:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001284:	4c0a      	ldr	r4, [pc, #40]	@ (80012b0 <LoopForever+0x16>)
  movs r3, #0
 8001286:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001288:	e001      	b.n	800128e <LoopFillZerobss>

0800128a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800128c:	3204      	adds	r2, #4

0800128e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800128e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001290:	d3fb      	bcc.n	800128a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001292:	f003 fa3d 	bl	8004710 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001296:	f7ff fcbf 	bl	8000c18 <main>

0800129a <LoopForever>:

LoopForever:
    b LoopForever
 800129a:	e7fe      	b.n	800129a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800129c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80012a8:	080050b8 	.word	0x080050b8
  ldr r2, =_sbss
 80012ac:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80012b0:	200002a4 	.word	0x200002a4

080012b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012b4:	e7fe      	b.n	80012b4 <ADC1_2_IRQHandler>
	...

080012b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012be:	2300      	movs	r3, #0
 80012c0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012c2:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <HAL_Init+0x3c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a0b      	ldr	r2, [pc, #44]	@ (80012f4 <HAL_Init+0x3c>)
 80012c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012cc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ce:	2003      	movs	r0, #3
 80012d0:	f000 f944 	bl	800155c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012d4:	2000      	movs	r0, #0
 80012d6:	f000 f80f 	bl	80012f8 <HAL_InitTick>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d002      	beq.n	80012e6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	71fb      	strb	r3, [r7, #7]
 80012e4:	e001      	b.n	80012ea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012e6:	f7ff fe67 	bl	8000fb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012ea:	79fb      	ldrb	r3, [r7, #7]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40022000 	.word	0x40022000

080012f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001300:	2300      	movs	r3, #0
 8001302:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001304:	4b17      	ldr	r3, [pc, #92]	@ (8001364 <HAL_InitTick+0x6c>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d023      	beq.n	8001354 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800130c:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <HAL_InitTick+0x70>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	4b14      	ldr	r3, [pc, #80]	@ (8001364 <HAL_InitTick+0x6c>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	4619      	mov	r1, r3
 8001316:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800131a:	fbb3 f3f1 	udiv	r3, r3, r1
 800131e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001322:	4618      	mov	r0, r3
 8001324:	f000 f941 	bl	80015aa <HAL_SYSTICK_Config>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d10f      	bne.n	800134e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b0f      	cmp	r3, #15
 8001332:	d809      	bhi.n	8001348 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001334:	2200      	movs	r2, #0
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800133c:	f000 f919 	bl	8001572 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001340:	4a0a      	ldr	r2, [pc, #40]	@ (800136c <HAL_InitTick+0x74>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	e007      	b.n	8001358 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	73fb      	strb	r3, [r7, #15]
 800134c:	e004      	b.n	8001358 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	73fb      	strb	r3, [r7, #15]
 8001352:	e001      	b.n	8001358 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001358:	7bfb      	ldrb	r3, [r7, #15]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000008 	.word	0x20000008
 8001368:	20000000 	.word	0x20000000
 800136c:	20000004 	.word	0x20000004

08001370 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_IncTick+0x20>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	461a      	mov	r2, r3
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_IncTick+0x24>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4413      	add	r3, r2
 8001380:	4a04      	ldr	r2, [pc, #16]	@ (8001394 <HAL_IncTick+0x24>)
 8001382:	6013      	str	r3, [r2, #0]
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	20000008 	.word	0x20000008
 8001394:	20000158 	.word	0x20000158

08001398 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return uwTick;
 800139c:	4b03      	ldr	r3, [pc, #12]	@ (80013ac <HAL_GetTick+0x14>)
 800139e:	681b      	ldr	r3, [r3, #0]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000158 	.word	0x20000158

080013b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b8:	f7ff ffee 	bl	8001398 <HAL_GetTick>
 80013bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013c8:	d005      	beq.n	80013d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013ca:	4b0a      	ldr	r3, [pc, #40]	@ (80013f4 <HAL_Delay+0x44>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	461a      	mov	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	4413      	add	r3, r2
 80013d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013d6:	bf00      	nop
 80013d8:	f7ff ffde 	bl	8001398 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d8f7      	bhi.n	80013d8 <HAL_Delay+0x28>
  {
  }
}
 80013e8:	bf00      	nop
 80013ea:	bf00      	nop
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000008 	.word	0x20000008

080013f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001408:	4b0c      	ldr	r3, [pc, #48]	@ (800143c <__NVIC_SetPriorityGrouping+0x44>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140e:	68ba      	ldr	r2, [r7, #8]
 8001410:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001414:	4013      	ands	r3, r2
 8001416:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001420:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001424:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800142a:	4a04      	ldr	r2, [pc, #16]	@ (800143c <__NVIC_SetPriorityGrouping+0x44>)
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	60d3      	str	r3, [r2, #12]
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001444:	4b04      	ldr	r3, [pc, #16]	@ (8001458 <__NVIC_GetPriorityGrouping+0x18>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	0a1b      	lsrs	r3, r3, #8
 800144a:	f003 0307 	and.w	r3, r3, #7
}
 800144e:	4618      	mov	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	6039      	str	r1, [r7, #0]
 8001466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	db0a      	blt.n	8001486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	490c      	ldr	r1, [pc, #48]	@ (80014a8 <__NVIC_SetPriority+0x4c>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	440b      	add	r3, r1
 8001480:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001484:	e00a      	b.n	800149c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4908      	ldr	r1, [pc, #32]	@ (80014ac <__NVIC_SetPriority+0x50>)
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	3b04      	subs	r3, #4
 8001494:	0112      	lsls	r2, r2, #4
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	440b      	add	r3, r1
 800149a:	761a      	strb	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000e100 	.word	0xe000e100
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b089      	sub	sp, #36	@ 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f1c3 0307 	rsb	r3, r3, #7
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	bf28      	it	cs
 80014ce:	2304      	movcs	r3, #4
 80014d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3304      	adds	r3, #4
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d902      	bls.n	80014e0 <NVIC_EncodePriority+0x30>
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3b03      	subs	r3, #3
 80014de:	e000      	b.n	80014e2 <NVIC_EncodePriority+0x32>
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43da      	mvns	r2, r3
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	401a      	ands	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	43d9      	mvns	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	4313      	orrs	r3, r2
         );
}
 800150a:	4618      	mov	r0, r3
 800150c:	3724      	adds	r7, #36	@ 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001528:	d301      	bcc.n	800152e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152a:	2301      	movs	r3, #1
 800152c:	e00f      	b.n	800154e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <SysTick_Config+0x40>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001536:	210f      	movs	r1, #15
 8001538:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800153c:	f7ff ff8e 	bl	800145c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <SysTick_Config+0x40>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001546:	4b04      	ldr	r3, [pc, #16]	@ (8001558 <SysTick_Config+0x40>)
 8001548:	2207      	movs	r2, #7
 800154a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	e000e010 	.word	0xe000e010

0800155c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff47 	bl	80013f8 <__NVIC_SetPriorityGrouping>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001584:	f7ff ff5c 	bl	8001440 <__NVIC_GetPriorityGrouping>
 8001588:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	68b9      	ldr	r1, [r7, #8]
 800158e:	6978      	ldr	r0, [r7, #20]
 8001590:	f7ff ff8e 	bl	80014b0 <NVIC_EncodePriority>
 8001594:	4602      	mov	r2, r0
 8001596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff5d 	bl	800145c <__NVIC_SetPriority>
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff ffb0 	bl	8001518 <SysTick_Config>
 80015b8:	4603      	mov	r3, r0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b087      	sub	sp, #28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015d2:	e17f      	b.n	80018d4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	2101      	movs	r1, #1
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	fa01 f303 	lsl.w	r3, r1, r3
 80015e0:	4013      	ands	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f000 8171 	beq.w	80018ce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0303 	and.w	r3, r3, #3
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d005      	beq.n	8001604 <HAL_GPIO_Init+0x40>
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d130      	bne.n	8001666 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	2203      	movs	r2, #3
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	4013      	ands	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68da      	ldr	r2, [r3, #12]
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	693a      	ldr	r2, [r7, #16]
 800162a:	4313      	orrs	r3, r2
 800162c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800163a:	2201      	movs	r2, #1
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43db      	mvns	r3, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	091b      	lsrs	r3, r3, #4
 8001650:	f003 0201 	and.w	r2, r3, #1
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4313      	orrs	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f003 0303 	and.w	r3, r3, #3
 800166e:	2b03      	cmp	r3, #3
 8001670:	d118      	bne.n	80016a4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001676:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001678:	2201      	movs	r2, #1
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	08db      	lsrs	r3, r3, #3
 800168e:	f003 0201 	and.w	r2, r3, #1
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f003 0303 	and.w	r3, r3, #3
 80016ac:	2b03      	cmp	r3, #3
 80016ae:	d017      	beq.n	80016e0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	2203      	movs	r2, #3
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43db      	mvns	r3, r3
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	4013      	ands	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f003 0303 	and.w	r3, r3, #3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d123      	bne.n	8001734 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	08da      	lsrs	r2, r3, #3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3208      	adds	r2, #8
 80016f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	f003 0307 	and.w	r3, r3, #7
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	220f      	movs	r2, #15
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	43db      	mvns	r3, r3
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4013      	ands	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	691a      	ldr	r2, [r3, #16]
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	4313      	orrs	r3, r2
 8001724:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	08da      	lsrs	r2, r3, #3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3208      	adds	r2, #8
 800172e:	6939      	ldr	r1, [r7, #16]
 8001730:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	2203      	movs	r2, #3
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 0203 	and.w	r2, r3, #3
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4313      	orrs	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 80ac 	beq.w	80018ce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001776:	4b5f      	ldr	r3, [pc, #380]	@ (80018f4 <HAL_GPIO_Init+0x330>)
 8001778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800177a:	4a5e      	ldr	r2, [pc, #376]	@ (80018f4 <HAL_GPIO_Init+0x330>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	6613      	str	r3, [r2, #96]	@ 0x60
 8001782:	4b5c      	ldr	r3, [pc, #368]	@ (80018f4 <HAL_GPIO_Init+0x330>)
 8001784:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800178e:	4a5a      	ldr	r2, [pc, #360]	@ (80018f8 <HAL_GPIO_Init+0x334>)
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	3302      	adds	r3, #2
 8001796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f003 0303 	and.w	r3, r3, #3
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	220f      	movs	r2, #15
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43db      	mvns	r3, r3
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	4013      	ands	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80017b8:	d025      	beq.n	8001806 <HAL_GPIO_Init+0x242>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a4f      	ldr	r2, [pc, #316]	@ (80018fc <HAL_GPIO_Init+0x338>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d01f      	beq.n	8001802 <HAL_GPIO_Init+0x23e>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a4e      	ldr	r2, [pc, #312]	@ (8001900 <HAL_GPIO_Init+0x33c>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d019      	beq.n	80017fe <HAL_GPIO_Init+0x23a>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a4d      	ldr	r2, [pc, #308]	@ (8001904 <HAL_GPIO_Init+0x340>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_GPIO_Init+0x236>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001908 <HAL_GPIO_Init+0x344>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d00d      	beq.n	80017f6 <HAL_GPIO_Init+0x232>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a4b      	ldr	r2, [pc, #300]	@ (800190c <HAL_GPIO_Init+0x348>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d007      	beq.n	80017f2 <HAL_GPIO_Init+0x22e>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a4a      	ldr	r2, [pc, #296]	@ (8001910 <HAL_GPIO_Init+0x34c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d101      	bne.n	80017ee <HAL_GPIO_Init+0x22a>
 80017ea:	2306      	movs	r3, #6
 80017ec:	e00c      	b.n	8001808 <HAL_GPIO_Init+0x244>
 80017ee:	2307      	movs	r3, #7
 80017f0:	e00a      	b.n	8001808 <HAL_GPIO_Init+0x244>
 80017f2:	2305      	movs	r3, #5
 80017f4:	e008      	b.n	8001808 <HAL_GPIO_Init+0x244>
 80017f6:	2304      	movs	r3, #4
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_Init+0x244>
 80017fa:	2303      	movs	r3, #3
 80017fc:	e004      	b.n	8001808 <HAL_GPIO_Init+0x244>
 80017fe:	2302      	movs	r3, #2
 8001800:	e002      	b.n	8001808 <HAL_GPIO_Init+0x244>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_GPIO_Init+0x244>
 8001806:	2300      	movs	r3, #0
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	f002 0203 	and.w	r2, r2, #3
 800180e:	0092      	lsls	r2, r2, #2
 8001810:	4093      	lsls	r3, r2
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	4313      	orrs	r3, r2
 8001816:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001818:	4937      	ldr	r1, [pc, #220]	@ (80018f8 <HAL_GPIO_Init+0x334>)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	3302      	adds	r3, #2
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001826:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <HAL_GPIO_Init+0x350>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	43db      	mvns	r3, r3
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	4013      	ands	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4313      	orrs	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800184a:	4a32      	ldr	r2, [pc, #200]	@ (8001914 <HAL_GPIO_Init+0x350>)
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001850:	4b30      	ldr	r3, [pc, #192]	@ (8001914 <HAL_GPIO_Init+0x350>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	43db      	mvns	r3, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4013      	ands	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001874:	4a27      	ldr	r2, [pc, #156]	@ (8001914 <HAL_GPIO_Init+0x350>)
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800187a:	4b26      	ldr	r3, [pc, #152]	@ (8001914 <HAL_GPIO_Init+0x350>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	43db      	mvns	r3, r3
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	4013      	ands	r3, r2
 8001888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4313      	orrs	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800189e:	4a1d      	ldr	r2, [pc, #116]	@ (8001914 <HAL_GPIO_Init+0x350>)
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <HAL_GPIO_Init+0x350>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018c8:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <HAL_GPIO_Init+0x350>)
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	3301      	adds	r3, #1
 80018d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	fa22 f303 	lsr.w	r3, r2, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f47f ae78 	bne.w	80015d4 <HAL_GPIO_Init+0x10>
  }
}
 80018e4:	bf00      	nop
 80018e6:	bf00      	nop
 80018e8:	371c      	adds	r7, #28
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40010000 	.word	0x40010000
 80018fc:	48000400 	.word	0x48000400
 8001900:	48000800 	.word	0x48000800
 8001904:	48000c00 	.word	0x48000c00
 8001908:	48001000 	.word	0x48001000
 800190c:	48001400 	.word	0x48001400
 8001910:	48001800 	.word	0x48001800
 8001914:	40010400 	.word	0x40010400

08001918 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	807b      	strh	r3, [r7, #2]
 8001924:	4613      	mov	r3, r2
 8001926:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001928:	787b      	ldrb	r3, [r7, #1]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800192e:	887a      	ldrh	r2, [r7, #2]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001934:	e002      	b.n	800193c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001936:	887a      	ldrh	r2, [r7, #2]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e08d      	b.n	8001a76 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d106      	bne.n	8001974 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fb46 	bl	8001000 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2224      	movs	r2, #36	@ 0x24
 8001978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f022 0201 	bic.w	r2, r2, #1
 800198a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685a      	ldr	r2, [r3, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001998:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80019a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d107      	bne.n	80019c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	689a      	ldr	r2, [r3, #8]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	e006      	b.n	80019d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80019ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d108      	bne.n	80019ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	685a      	ldr	r2, [r3, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	e007      	b.n	80019fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68da      	ldr	r2, [r3, #12]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	691a      	ldr	r2, [r3, #16]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	430a      	orrs	r2, r1
 8001a36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69d9      	ldr	r1, [r3, #28]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a1a      	ldr	r2, [r3, #32]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	430a      	orrs	r2, r1
 8001a46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f042 0201 	orr.w	r2, r2, #1
 8001a56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2220      	movs	r2, #32
 8001a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b088      	sub	sp, #32
 8001a84:	af02      	add	r7, sp, #8
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	607a      	str	r2, [r7, #4]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	817b      	strh	r3, [r7, #10]
 8001a90:	4613      	mov	r3, r2
 8001a92:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b20      	cmp	r3, #32
 8001a9e:	f040 80fd 	bne.w	8001c9c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d101      	bne.n	8001ab0 <HAL_I2C_Master_Transmit+0x30>
 8001aac:	2302      	movs	r3, #2
 8001aae:	e0f6      	b.n	8001c9e <HAL_I2C_Master_Transmit+0x21e>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ab8:	f7ff fc6e 	bl	8001398 <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	2319      	movs	r3, #25
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001aca:	68f8      	ldr	r0, [r7, #12]
 8001acc:	f000 fa0a 	bl	8001ee4 <I2C_WaitOnFlagUntilTimeout>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e0e1      	b.n	8001c9e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2221      	movs	r2, #33	@ 0x21
 8001ade:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2210      	movs	r2, #16
 8001ae6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2200      	movs	r2, #0
 8001aee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	893a      	ldrh	r2, [r7, #8]
 8001afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2200      	movs	r2, #0
 8001b00:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	2bff      	cmp	r3, #255	@ 0xff
 8001b0a:	d906      	bls.n	8001b1a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	22ff      	movs	r2, #255	@ 0xff
 8001b10:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001b12:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	e007      	b.n	8001b2a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001b24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b28:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d024      	beq.n	8001b7c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b36:	781a      	ldrb	r2, [r3, #0]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	3301      	adds	r3, #1
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	8979      	ldrh	r1, [r7, #10]
 8001b6e:	4b4e      	ldr	r3, [pc, #312]	@ (8001ca8 <HAL_I2C_Master_Transmit+0x228>)
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	68f8      	ldr	r0, [r7, #12]
 8001b76:	f000 fc05 	bl	8002384 <I2C_TransferConfig>
 8001b7a:	e066      	b.n	8001c4a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	8979      	ldrh	r1, [r7, #10]
 8001b84:	4b48      	ldr	r3, [pc, #288]	@ (8001ca8 <HAL_I2C_Master_Transmit+0x228>)
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	68f8      	ldr	r0, [r7, #12]
 8001b8c:	f000 fbfa 	bl	8002384 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001b90:	e05b      	b.n	8001c4a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	6a39      	ldr	r1, [r7, #32]
 8001b96:	68f8      	ldr	r0, [r7, #12]
 8001b98:	f000 f9fd 	bl	8001f96 <I2C_WaitOnTXISFlagUntilTimeout>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e07b      	b.n	8001c9e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001baa:	781a      	ldrb	r2, [r3, #0]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d034      	beq.n	8001c4a <HAL_I2C_Master_Transmit+0x1ca>
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d130      	bne.n	8001c4a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2180      	movs	r1, #128	@ 0x80
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f000 f976 	bl	8001ee4 <I2C_WaitOnFlagUntilTimeout>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e04d      	b.n	8001c9e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	2bff      	cmp	r3, #255	@ 0xff
 8001c0a:	d90e      	bls.n	8001c2a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	22ff      	movs	r2, #255	@ 0xff
 8001c10:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	8979      	ldrh	r1, [r7, #10]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f000 fbae 	bl	8002384 <I2C_TransferConfig>
 8001c28:	e00f      	b.n	8001c4a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c38:	b2da      	uxtb	r2, r3
 8001c3a:	8979      	ldrh	r1, [r7, #10]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f000 fb9d 	bl	8002384 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d19e      	bne.n	8001b92 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	6a39      	ldr	r1, [r7, #32]
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f000 f9e3 	bl	8002024 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e01a      	b.n	8001c9e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6859      	ldr	r1, [r3, #4]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <HAL_I2C_Master_Transmit+0x22c>)
 8001c7c:	400b      	ands	r3, r1
 8001c7e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2220      	movs	r2, #32
 8001c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	e000      	b.n	8001c9e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001c9c:	2302      	movs	r3, #2
  }
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	80002000 	.word	0x80002000
 8001cac:	fe00e800 	.word	0xfe00e800

08001cb0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b088      	sub	sp, #32
 8001cb4:	af02      	add	r7, sp, #8
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	607a      	str	r2, [r7, #4]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	817b      	strh	r3, [r7, #10]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	2b20      	cmp	r3, #32
 8001cce:	f040 80db 	bne.w	8001e88 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d101      	bne.n	8001ce0 <HAL_I2C_Master_Receive+0x30>
 8001cdc:	2302      	movs	r3, #2
 8001cde:	e0d4      	b.n	8001e8a <HAL_I2C_Master_Receive+0x1da>
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ce8:	f7ff fb56 	bl	8001398 <HAL_GetTick>
 8001cec:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	2319      	movs	r3, #25
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f000 f8f2 	bl	8001ee4 <I2C_WaitOnFlagUntilTimeout>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e0bf      	b.n	8001e8a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2222      	movs	r2, #34	@ 0x22
 8001d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2210      	movs	r2, #16
 8001d16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	893a      	ldrh	r2, [r7, #8]
 8001d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	2bff      	cmp	r3, #255	@ 0xff
 8001d3a:	d90e      	bls.n	8001d5a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	8979      	ldrh	r1, [r7, #10]
 8001d4a:	4b52      	ldr	r3, [pc, #328]	@ (8001e94 <HAL_I2C_Master_Receive+0x1e4>)
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	f000 fb16 	bl	8002384 <I2C_TransferConfig>
 8001d58:	e06d      	b.n	8001e36 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	8979      	ldrh	r1, [r7, #10]
 8001d6c:	4b49      	ldr	r3, [pc, #292]	@ (8001e94 <HAL_I2C_Master_Receive+0x1e4>)
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	f000 fb05 	bl	8002384 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001d7a:	e05c      	b.n	8001e36 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	6a39      	ldr	r1, [r7, #32]
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f000 f993 	bl	80020ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e07c      	b.n	8001e8a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dac:	3b01      	subs	r3, #1
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d034      	beq.n	8001e36 <HAL_I2C_Master_Receive+0x186>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d130      	bne.n	8001e36 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	6a3b      	ldr	r3, [r7, #32]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2180      	movs	r1, #128	@ 0x80
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 f880 	bl	8001ee4 <I2C_WaitOnFlagUntilTimeout>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e04d      	b.n	8001e8a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	2bff      	cmp	r3, #255	@ 0xff
 8001df6:	d90e      	bls.n	8001e16 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	22ff      	movs	r2, #255	@ 0xff
 8001dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	8979      	ldrh	r1, [r7, #10]
 8001e06:	2300      	movs	r3, #0
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f000 fab8 	bl	8002384 <I2C_TransferConfig>
 8001e14:	e00f      	b.n	8001e36 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	8979      	ldrh	r1, [r7, #10]
 8001e28:	2300      	movs	r3, #0
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f000 faa7 	bl	8002384 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d19d      	bne.n	8001d7c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e40:	697a      	ldr	r2, [r7, #20]
 8001e42:	6a39      	ldr	r1, [r7, #32]
 8001e44:	68f8      	ldr	r0, [r7, #12]
 8001e46:	f000 f8ed 	bl	8002024 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e01a      	b.n	8001e8a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2220      	movs	r2, #32
 8001e5a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6859      	ldr	r1, [r3, #4]
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <HAL_I2C_Master_Receive+0x1e8>)
 8001e68:	400b      	ands	r3, r1
 8001e6a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	e000      	b.n	8001e8a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001e88:	2302      	movs	r3, #2
  }
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	80002400 	.word	0x80002400
 8001e98:	fe00e800 	.word	0xfe00e800

08001e9c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d103      	bne.n	8001eba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d007      	beq.n	8001ed8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	699a      	ldr	r2, [r3, #24]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	619a      	str	r2, [r3, #24]
  }
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	603b      	str	r3, [r7, #0]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ef4:	e03b      	b.n	8001f6e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	6839      	ldr	r1, [r7, #0]
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f000 f962 	bl	80021c4 <I2C_IsErrorOccurred>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e041      	b.n	8001f8e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f10:	d02d      	beq.n	8001f6e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f12:	f7ff fa41 	bl	8001398 <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d302      	bcc.n	8001f28 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d122      	bne.n	8001f6e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	699a      	ldr	r2, [r3, #24]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	4013      	ands	r3, r2
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	bf0c      	ite	eq
 8001f38:	2301      	moveq	r3, #1
 8001f3a:	2300      	movne	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	461a      	mov	r2, r3
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d113      	bne.n	8001f6e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4a:	f043 0220 	orr.w	r2, r3, #32
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2220      	movs	r2, #32
 8001f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e00f      	b.n	8001f8e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	699a      	ldr	r2, [r3, #24]
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	4013      	ands	r3, r2
 8001f78:	68ba      	ldr	r2, [r7, #8]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	bf0c      	ite	eq
 8001f7e:	2301      	moveq	r3, #1
 8001f80:	2300      	movne	r3, #0
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	461a      	mov	r2, r3
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d0b4      	beq.n	8001ef6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b084      	sub	sp, #16
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	60f8      	str	r0, [r7, #12]
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001fa2:	e033      	b.n	800200c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	68b9      	ldr	r1, [r7, #8]
 8001fa8:	68f8      	ldr	r0, [r7, #12]
 8001faa:	f000 f90b 	bl	80021c4 <I2C_IsErrorOccurred>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e031      	b.n	800201c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fbe:	d025      	beq.n	800200c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fc0:	f7ff f9ea 	bl	8001398 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d302      	bcc.n	8001fd6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d11a      	bne.n	800200c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	f003 0302 	and.w	r3, r3, #2
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d013      	beq.n	800200c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe8:	f043 0220 	orr.w	r2, r3, #32
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e007      	b.n	800201c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b02      	cmp	r3, #2
 8002018:	d1c4      	bne.n	8001fa4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002030:	e02f      	b.n	8002092 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	68b9      	ldr	r1, [r7, #8]
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f000 f8c4 	bl	80021c4 <I2C_IsErrorOccurred>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e02d      	b.n	80020a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002046:	f7ff f9a7 	bl	8001398 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	68ba      	ldr	r2, [r7, #8]
 8002052:	429a      	cmp	r2, r3
 8002054:	d302      	bcc.n	800205c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d11a      	bne.n	8002092 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	f003 0320 	and.w	r3, r3, #32
 8002066:	2b20      	cmp	r3, #32
 8002068:	d013      	beq.n	8002092 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206e:	f043 0220 	orr.w	r2, r3, #32
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2220      	movs	r2, #32
 800207a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e007      	b.n	80020a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	f003 0320 	and.w	r3, r3, #32
 800209c:	2b20      	cmp	r3, #32
 800209e:	d1c8      	bne.n	8002032 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
	...

080020ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80020bc:	e071      	b.n	80021a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	68f8      	ldr	r0, [r7, #12]
 80020c4:	f000 f87e 	bl	80021c4 <I2C_IsErrorOccurred>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	f003 0320 	and.w	r3, r3, #32
 80020dc:	2b20      	cmp	r3, #32
 80020de:	d13b      	bne.n	8002158 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80020e0:	7dfb      	ldrb	r3, [r7, #23]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d138      	bne.n	8002158 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d105      	bne.n	8002100 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	f003 0310 	and.w	r3, r3, #16
 800210a:	2b10      	cmp	r3, #16
 800210c:	d121      	bne.n	8002152 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2210      	movs	r2, #16
 8002114:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2204      	movs	r2, #4
 800211a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2220      	movs	r2, #32
 8002122:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6859      	ldr	r1, [r3, #4]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002130:	400b      	ands	r3, r1
 8002132:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2220      	movs	r2, #32
 8002138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2200      	movs	r2, #0
 8002140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	75fb      	strb	r3, [r7, #23]
 8002150:	e002      	b.n	8002158 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2200      	movs	r2, #0
 8002156:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002158:	f7ff f91e 	bl	8001398 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	429a      	cmp	r2, r3
 8002166:	d302      	bcc.n	800216e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d119      	bne.n	80021a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800216e:	7dfb      	ldrb	r3, [r7, #23]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d116      	bne.n	80021a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	f003 0304 	and.w	r3, r3, #4
 800217e:	2b04      	cmp	r3, #4
 8002180:	d00f      	beq.n	80021a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002186:	f043 0220 	orr.w	r2, r3, #32
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2220      	movs	r2, #32
 8002192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d002      	beq.n	80021b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80021b0:	7dfb      	ldrb	r3, [r7, #23]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d083      	beq.n	80020be <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80021b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3718      	adds	r7, #24
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	fe00e800 	.word	0xfe00e800

080021c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08a      	sub	sp, #40	@ 0x28
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80021de:	2300      	movs	r3, #0
 80021e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	f003 0310 	and.w	r3, r3, #16
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d068      	beq.n	80022c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2210      	movs	r2, #16
 80021f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80021f8:	e049      	b.n	800228e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002200:	d045      	beq.n	800228e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002202:	f7ff f8c9 	bl	8001398 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	429a      	cmp	r2, r3
 8002210:	d302      	bcc.n	8002218 <I2C_IsErrorOccurred+0x54>
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d13a      	bne.n	800228e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002222:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800222a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002236:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800223a:	d121      	bne.n	8002280 <I2C_IsErrorOccurred+0xbc>
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002242:	d01d      	beq.n	8002280 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002244:	7cfb      	ldrb	r3, [r7, #19]
 8002246:	2b20      	cmp	r3, #32
 8002248:	d01a      	beq.n	8002280 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002258:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800225a:	f7ff f89d 	bl	8001398 <HAL_GetTick>
 800225e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002260:	e00e      	b.n	8002280 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002262:	f7ff f899 	bl	8001398 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b19      	cmp	r3, #25
 800226e:	d907      	bls.n	8002280 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002270:	6a3b      	ldr	r3, [r7, #32]
 8002272:	f043 0320 	orr.w	r3, r3, #32
 8002276:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800227e:	e006      	b.n	800228e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	f003 0320 	and.w	r3, r3, #32
 800228a:	2b20      	cmp	r3, #32
 800228c:	d1e9      	bne.n	8002262 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f003 0320 	and.w	r3, r3, #32
 8002298:	2b20      	cmp	r3, #32
 800229a:	d003      	beq.n	80022a4 <I2C_IsErrorOccurred+0xe0>
 800229c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0aa      	beq.n	80021fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80022a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d103      	bne.n	80022b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2220      	movs	r2, #32
 80022b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	f043 0304 	orr.w	r3, r3, #4
 80022ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00b      	beq.n	80022ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80022d4:	6a3b      	ldr	r3, [r7, #32]
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d00b      	beq.n	800230e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80022f6:	6a3b      	ldr	r3, [r7, #32]
 80022f8:	f043 0308 	orr.w	r3, r3, #8
 80022fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002306:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00b      	beq.n	8002330 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002318:	6a3b      	ldr	r3, [r7, #32]
 800231a:	f043 0302 	orr.w	r3, r3, #2
 800231e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002328:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002334:	2b00      	cmp	r3, #0
 8002336:	d01c      	beq.n	8002372 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f7ff fdaf 	bl	8001e9c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	6859      	ldr	r1, [r3, #4]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <I2C_IsErrorOccurred+0x1bc>)
 800234a:	400b      	ands	r3, r1
 800234c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002352:	6a3b      	ldr	r3, [r7, #32]
 8002354:	431a      	orrs	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2220      	movs	r2, #32
 800235e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002372:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002376:	4618      	mov	r0, r3
 8002378:	3728      	adds	r7, #40	@ 0x28
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	fe00e800 	.word	0xfe00e800

08002384 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002384:	b480      	push	{r7}
 8002386:	b087      	sub	sp, #28
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	460b      	mov	r3, r1
 8002390:	817b      	strh	r3, [r7, #10]
 8002392:	4613      	mov	r3, r2
 8002394:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002396:	897b      	ldrh	r3, [r7, #10]
 8002398:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800239c:	7a7b      	ldrb	r3, [r7, #9]
 800239e:	041b      	lsls	r3, r3, #16
 80023a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80023a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80023aa:	6a3b      	ldr	r3, [r7, #32]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	6a3b      	ldr	r3, [r7, #32]
 80023bc:	0d5b      	lsrs	r3, r3, #21
 80023be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80023c2:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <I2C_TransferConfig+0x60>)
 80023c4:	430b      	orrs	r3, r1
 80023c6:	43db      	mvns	r3, r3
 80023c8:	ea02 0103 	and.w	r1, r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80023d6:	bf00      	nop
 80023d8:	371c      	adds	r7, #28
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	03ff63ff 	.word	0x03ff63ff

080023e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b20      	cmp	r3, #32
 80023fc:	d138      	bne.n	8002470 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002404:	2b01      	cmp	r3, #1
 8002406:	d101      	bne.n	800240c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002408:	2302      	movs	r3, #2
 800240a:	e032      	b.n	8002472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2224      	movs	r2, #36	@ 0x24
 8002418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0201 	bic.w	r2, r2, #1
 800242a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800243a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6819      	ldr	r1, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f042 0201 	orr.w	r2, r2, #1
 800245a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2220      	movs	r2, #32
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800246c:	2300      	movs	r3, #0
 800246e:	e000      	b.n	8002472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002470:	2302      	movs	r3, #2
  }
}
 8002472:	4618      	mov	r0, r3
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800247e:	b480      	push	{r7}
 8002480:	b085      	sub	sp, #20
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b20      	cmp	r3, #32
 8002492:	d139      	bne.n	8002508 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800249e:	2302      	movs	r3, #2
 80024a0:	e033      	b.n	800250a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2224      	movs	r2, #36	@ 0x24
 80024ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 0201 	bic.w	r2, r2, #1
 80024c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	021b      	lsls	r3, r3, #8
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4313      	orrs	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68fa      	ldr	r2, [r7, #12]
 80024e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2220      	movs	r2, #32
 80024f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	e000      	b.n	800250a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002508:	2302      	movs	r3, #2
  }
}
 800250a:	4618      	mov	r0, r3
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800251c:	4b04      	ldr	r3, [pc, #16]	@ (8002530 <HAL_PWREx_GetVoltageRange+0x18>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002524:	4618      	mov	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40007000 	.word	0x40007000

08002534 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002542:	d130      	bne.n	80025a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002544:	4b23      	ldr	r3, [pc, #140]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800254c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002550:	d038      	beq.n	80025c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002552:	4b20      	ldr	r3, [pc, #128]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800255a:	4a1e      	ldr	r2, [pc, #120]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800255c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002560:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002562:	4b1d      	ldr	r3, [pc, #116]	@ (80025d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2232      	movs	r2, #50	@ 0x32
 8002568:	fb02 f303 	mul.w	r3, r2, r3
 800256c:	4a1b      	ldr	r2, [pc, #108]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0c9b      	lsrs	r3, r3, #18
 8002574:	3301      	adds	r3, #1
 8002576:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002578:	e002      	b.n	8002580 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	3b01      	subs	r3, #1
 800257e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002580:	4b14      	ldr	r3, [pc, #80]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800258c:	d102      	bne.n	8002594 <HAL_PWREx_ControlVoltageScaling+0x60>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1f2      	bne.n	800257a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002594:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002596:	695b      	ldr	r3, [r3, #20]
 8002598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025a0:	d110      	bne.n	80025c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e00f      	b.n	80025c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025a6:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b2:	d007      	beq.n	80025c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025b4:	4b07      	ldr	r3, [pc, #28]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025bc:	4a05      	ldr	r2, [pc, #20]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40007000 	.word	0x40007000
 80025d8:	20000000 	.word	0x20000000
 80025dc:	431bde83 	.word	0x431bde83

080025e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b088      	sub	sp, #32
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e3ca      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025f2:	4b97      	ldr	r3, [pc, #604]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025fc:	4b94      	ldr	r3, [pc, #592]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	f003 0303 	and.w	r3, r3, #3
 8002604:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0310 	and.w	r3, r3, #16
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 80e4 	beq.w	80027dc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d007      	beq.n	800262a <HAL_RCC_OscConfig+0x4a>
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	2b0c      	cmp	r3, #12
 800261e:	f040 808b 	bne.w	8002738 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2b01      	cmp	r3, #1
 8002626:	f040 8087 	bne.w	8002738 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800262a:	4b89      	ldr	r3, [pc, #548]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d005      	beq.n	8002642 <HAL_RCC_OscConfig+0x62>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e3a2      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a1a      	ldr	r2, [r3, #32]
 8002646:	4b82      	ldr	r3, [pc, #520]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d004      	beq.n	800265c <HAL_RCC_OscConfig+0x7c>
 8002652:	4b7f      	ldr	r3, [pc, #508]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800265a:	e005      	b.n	8002668 <HAL_RCC_OscConfig+0x88>
 800265c:	4b7c      	ldr	r3, [pc, #496]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800265e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002668:	4293      	cmp	r3, r2
 800266a:	d223      	bcs.n	80026b4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	4618      	mov	r0, r3
 8002672:	f000 fd55 	bl	8003120 <RCC_SetFlashLatencyFromMSIRange>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e383      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002680:	4b73      	ldr	r3, [pc, #460]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a72      	ldr	r2, [pc, #456]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002686:	f043 0308 	orr.w	r3, r3, #8
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b70      	ldr	r3, [pc, #448]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	496d      	ldr	r1, [pc, #436]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800269a:	4313      	orrs	r3, r2
 800269c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800269e:	4b6c      	ldr	r3, [pc, #432]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	021b      	lsls	r3, r3, #8
 80026ac:	4968      	ldr	r1, [pc, #416]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	604b      	str	r3, [r1, #4]
 80026b2:	e025      	b.n	8002700 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026b4:	4b66      	ldr	r3, [pc, #408]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a65      	ldr	r2, [pc, #404]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026ba:	f043 0308 	orr.w	r3, r3, #8
 80026be:	6013      	str	r3, [r2, #0]
 80026c0:	4b63      	ldr	r3, [pc, #396]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	4960      	ldr	r1, [pc, #384]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	021b      	lsls	r3, r3, #8
 80026e0:	495b      	ldr	r1, [pc, #364]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d109      	bne.n	8002700 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 fd15 	bl	8003120 <RCC_SetFlashLatencyFromMSIRange>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e343      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002700:	f000 fc4a 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 8002704:	4602      	mov	r2, r0
 8002706:	4b52      	ldr	r3, [pc, #328]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 030f 	and.w	r3, r3, #15
 8002710:	4950      	ldr	r1, [pc, #320]	@ (8002854 <HAL_RCC_OscConfig+0x274>)
 8002712:	5ccb      	ldrb	r3, [r1, r3]
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	fa22 f303 	lsr.w	r3, r2, r3
 800271c:	4a4e      	ldr	r2, [pc, #312]	@ (8002858 <HAL_RCC_OscConfig+0x278>)
 800271e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002720:	4b4e      	ldr	r3, [pc, #312]	@ (800285c <HAL_RCC_OscConfig+0x27c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4618      	mov	r0, r3
 8002726:	f7fe fde7 	bl	80012f8 <HAL_InitTick>
 800272a:	4603      	mov	r3, r0
 800272c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800272e:	7bfb      	ldrb	r3, [r7, #15]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d052      	beq.n	80027da <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002734:	7bfb      	ldrb	r3, [r7, #15]
 8002736:	e327      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d032      	beq.n	80027a6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002740:	4b43      	ldr	r3, [pc, #268]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a42      	ldr	r2, [pc, #264]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800274c:	f7fe fe24 	bl	8001398 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002754:	f7fe fe20 	bl	8001398 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e310      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002766:	4b3a      	ldr	r3, [pc, #232]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002772:	4b37      	ldr	r3, [pc, #220]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a36      	ldr	r2, [pc, #216]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002778:	f043 0308 	orr.w	r3, r3, #8
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	4b34      	ldr	r3, [pc, #208]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	4931      	ldr	r1, [pc, #196]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800278c:	4313      	orrs	r3, r2
 800278e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002790:	4b2f      	ldr	r3, [pc, #188]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	492c      	ldr	r1, [pc, #176]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
 80027a4:	e01a      	b.n	80027dc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a29      	ldr	r2, [pc, #164]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027ac:	f023 0301 	bic.w	r3, r3, #1
 80027b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027b2:	f7fe fdf1 	bl	8001398 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027ba:	f7fe fded 	bl	8001398 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e2dd      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027cc:	4b20      	ldr	r3, [pc, #128]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f0      	bne.n	80027ba <HAL_RCC_OscConfig+0x1da>
 80027d8:	e000      	b.n	80027dc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d074      	beq.n	80028d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d005      	beq.n	80027fa <HAL_RCC_OscConfig+0x21a>
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	2b0c      	cmp	r3, #12
 80027f2:	d10e      	bne.n	8002812 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	d10b      	bne.n	8002812 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027fa:	4b15      	ldr	r3, [pc, #84]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d064      	beq.n	80028d0 <HAL_RCC_OscConfig+0x2f0>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d160      	bne.n	80028d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e2ba      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281a:	d106      	bne.n	800282a <HAL_RCC_OscConfig+0x24a>
 800281c:	4b0c      	ldr	r3, [pc, #48]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0b      	ldr	r2, [pc, #44]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002826:	6013      	str	r3, [r2, #0]
 8002828:	e026      	b.n	8002878 <HAL_RCC_OscConfig+0x298>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002832:	d115      	bne.n	8002860 <HAL_RCC_OscConfig+0x280>
 8002834:	4b06      	ldr	r3, [pc, #24]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a05      	ldr	r2, [pc, #20]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800283a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	4b03      	ldr	r3, [pc, #12]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a02      	ldr	r2, [pc, #8]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284a:	6013      	str	r3, [r2, #0]
 800284c:	e014      	b.n	8002878 <HAL_RCC_OscConfig+0x298>
 800284e:	bf00      	nop
 8002850:	40021000 	.word	0x40021000
 8002854:	0800502c 	.word	0x0800502c
 8002858:	20000000 	.word	0x20000000
 800285c:	20000004 	.word	0x20000004
 8002860:	4ba0      	ldr	r3, [pc, #640]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a9f      	ldr	r2, [pc, #636]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	4b9d      	ldr	r3, [pc, #628]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a9c      	ldr	r2, [pc, #624]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d013      	beq.n	80028a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002880:	f7fe fd8a 	bl	8001398 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002888:	f7fe fd86 	bl	8001398 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b64      	cmp	r3, #100	@ 0x64
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e276      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800289a:	4b92      	ldr	r3, [pc, #584]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x2a8>
 80028a6:	e014      	b.n	80028d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a8:	f7fe fd76 	bl	8001398 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b0:	f7fe fd72 	bl	8001398 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	@ 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e262      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028c2:	4b88      	ldr	r3, [pc, #544]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x2d0>
 80028ce:	e000      	b.n	80028d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d060      	beq.n	80029a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	2b04      	cmp	r3, #4
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_OscConfig+0x310>
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	2b0c      	cmp	r3, #12
 80028e8:	d119      	bne.n	800291e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d116      	bne.n	800291e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028f0:	4b7c      	ldr	r3, [pc, #496]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_OscConfig+0x328>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e23f      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002908:	4b76      	ldr	r3, [pc, #472]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	061b      	lsls	r3, r3, #24
 8002916:	4973      	ldr	r1, [pc, #460]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002918:	4313      	orrs	r3, r2
 800291a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800291c:	e040      	b.n	80029a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d023      	beq.n	800296e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002926:	4b6f      	ldr	r3, [pc, #444]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6e      	ldr	r2, [pc, #440]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800292c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002932:	f7fe fd31 	bl	8001398 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800293a:	f7fe fd2d 	bl	8001398 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e21d      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800294c:	4b65      	ldr	r3, [pc, #404]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0f0      	beq.n	800293a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002958:	4b62      	ldr	r3, [pc, #392]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	061b      	lsls	r3, r3, #24
 8002966:	495f      	ldr	r1, [pc, #380]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002968:	4313      	orrs	r3, r2
 800296a:	604b      	str	r3, [r1, #4]
 800296c:	e018      	b.n	80029a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800296e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a5c      	ldr	r2, [pc, #368]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297a:	f7fe fd0d 	bl	8001398 <HAL_GetTick>
 800297e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002982:	f7fe fd09 	bl	8001398 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e1f9      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002994:	4b53      	ldr	r3, [pc, #332]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1f0      	bne.n	8002982 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d03c      	beq.n	8002a26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d01c      	beq.n	80029ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029b4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ba:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c4:	f7fe fce8 	bl	8001398 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029cc:	f7fe fce4 	bl	8001398 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e1d4      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029de:	4b41      	ldr	r3, [pc, #260]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0ef      	beq.n	80029cc <HAL_RCC_OscConfig+0x3ec>
 80029ec:	e01b      	b.n	8002a26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ee:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029f4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029f6:	f023 0301 	bic.w	r3, r3, #1
 80029fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fe:	f7fe fccb 	bl	8001398 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a06:	f7fe fcc7 	bl	8001398 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e1b7      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a18:	4b32      	ldr	r3, [pc, #200]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1ef      	bne.n	8002a06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80a6 	beq.w	8002b80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a34:	2300      	movs	r3, #0
 8002a36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a38:	4b2a      	ldr	r3, [pc, #168]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10d      	bne.n	8002a60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a44:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a48:	4a26      	ldr	r2, [pc, #152]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a50:	4b24      	ldr	r3, [pc, #144]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a60:	4b21      	ldr	r3, [pc, #132]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d118      	bne.n	8002a9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a78:	f7fe fc8e 	bl	8001398 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a80:	f7fe fc8a 	bl	8001398 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e17a      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a92:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d108      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x4d8>
 8002aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ab6:	e029      	b.n	8002b0c <HAL_RCC_OscConfig+0x52c>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	2b05      	cmp	r3, #5
 8002abe:	d115      	bne.n	8002aec <HAL_RCC_OscConfig+0x50c>
 8002ac0:	4b08      	ldr	r3, [pc, #32]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ac6:	4a07      	ldr	r2, [pc, #28]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ac8:	f043 0304 	orr.w	r3, r3, #4
 8002acc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ad0:	4b04      	ldr	r3, [pc, #16]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad6:	4a03      	ldr	r2, [pc, #12]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ae0:	e014      	b.n	8002b0c <HAL_RCC_OscConfig+0x52c>
 8002ae2:	bf00      	nop
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	40007000 	.word	0x40007000
 8002aec:	4b9c      	ldr	r3, [pc, #624]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af2:	4a9b      	ldr	r2, [pc, #620]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002af4:	f023 0301 	bic.w	r3, r3, #1
 8002af8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002afc:	4b98      	ldr	r3, [pc, #608]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b02:	4a97      	ldr	r2, [pc, #604]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b04:	f023 0304 	bic.w	r3, r3, #4
 8002b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d016      	beq.n	8002b42 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b14:	f7fe fc40 	bl	8001398 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b1c:	f7fe fc3c 	bl	8001398 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e12a      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b32:	4b8b      	ldr	r3, [pc, #556]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d0ed      	beq.n	8002b1c <HAL_RCC_OscConfig+0x53c>
 8002b40:	e015      	b.n	8002b6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b42:	f7fe fc29 	bl	8001398 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b48:	e00a      	b.n	8002b60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4a:	f7fe fc25 	bl	8001398 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e113      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b60:	4b7f      	ldr	r3, [pc, #508]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1ed      	bne.n	8002b4a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b6e:	7ffb      	ldrb	r3, [r7, #31]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d105      	bne.n	8002b80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b74:	4b7a      	ldr	r3, [pc, #488]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b78:	4a79      	ldr	r2, [pc, #484]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b7e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80fe 	beq.w	8002d86 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	f040 80d0 	bne.w	8002d34 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b94:	4b72      	ldr	r3, [pc, #456]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f003 0203 	and.w	r2, r3, #3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d130      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d127      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d11f      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002bd4:	2a07      	cmp	r2, #7
 8002bd6:	bf14      	ite	ne
 8002bd8:	2201      	movne	r2, #1
 8002bda:	2200      	moveq	r2, #0
 8002bdc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d113      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bec:	085b      	lsrs	r3, r3, #1
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d109      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c00:	085b      	lsrs	r3, r3, #1
 8002c02:	3b01      	subs	r3, #1
 8002c04:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d06e      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b0c      	cmp	r3, #12
 8002c0e:	d069      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c10:	4b53      	ldr	r3, [pc, #332]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d105      	bne.n	8002c28 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c1c:	4b50      	ldr	r3, [pc, #320]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0ad      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c2c:	4b4c      	ldr	r3, [pc, #304]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a4b      	ldr	r2, [pc, #300]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c36:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c38:	f7fe fbae 	bl	8001398 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c40:	f7fe fbaa 	bl	8001398 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e09a      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c52:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c5e:	4b40      	ldr	r3, [pc, #256]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	4b40      	ldr	r3, [pc, #256]	@ (8002d64 <HAL_RCC_OscConfig+0x784>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c6e:	3a01      	subs	r2, #1
 8002c70:	0112      	lsls	r2, r2, #4
 8002c72:	4311      	orrs	r1, r2
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c78:	0212      	lsls	r2, r2, #8
 8002c7a:	4311      	orrs	r1, r2
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c80:	0852      	lsrs	r2, r2, #1
 8002c82:	3a01      	subs	r2, #1
 8002c84:	0552      	lsls	r2, r2, #21
 8002c86:	4311      	orrs	r1, r2
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c8c:	0852      	lsrs	r2, r2, #1
 8002c8e:	3a01      	subs	r2, #1
 8002c90:	0652      	lsls	r2, r2, #25
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c98:	0912      	lsrs	r2, r2, #4
 8002c9a:	0452      	lsls	r2, r2, #17
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	4930      	ldr	r1, [pc, #192]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a2d      	ldr	r2, [pc, #180]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002caa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4a2a      	ldr	r2, [pc, #168]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cbc:	f7fe fb6c 	bl	8001398 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc4:	f7fe fb68 	bl	8001398 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e058      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd6:	4b22      	ldr	r3, [pc, #136]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ce2:	e050      	b.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e04f      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d148      	bne.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a19      	ldr	r2, [pc, #100]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cfe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d00:	4b17      	ldr	r3, [pc, #92]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d0a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d0c:	f7fe fb44 	bl	8001398 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d14:	f7fe fb40 	bl	8001398 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e030      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d26:	4b0e      	ldr	r3, [pc, #56]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x734>
 8002d32:	e028      	b.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d023      	beq.n	8002d82 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d3a:	4b09      	ldr	r3, [pc, #36]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a08      	ldr	r2, [pc, #32]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d46:	f7fe fb27 	bl	8001398 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d4c:	e00c      	b.n	8002d68 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4e:	f7fe fb23 	bl	8001398 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d905      	bls.n	8002d68 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e013      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
 8002d60:	40021000 	.word	0x40021000
 8002d64:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d68:	4b09      	ldr	r3, [pc, #36]	@ (8002d90 <HAL_RCC_OscConfig+0x7b0>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1ec      	bne.n	8002d4e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d74:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <HAL_RCC_OscConfig+0x7b0>)
 8002d76:	68da      	ldr	r2, [r3, #12]
 8002d78:	4905      	ldr	r1, [pc, #20]	@ (8002d90 <HAL_RCC_OscConfig+0x7b0>)
 8002d7a:	4b06      	ldr	r3, [pc, #24]	@ (8002d94 <HAL_RCC_OscConfig+0x7b4>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	60cb      	str	r3, [r1, #12]
 8002d80:	e001      	b.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3720      	adds	r7, #32
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40021000 	.word	0x40021000
 8002d94:	feeefffc 	.word	0xfeeefffc

08002d98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0e7      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dac:	4b75      	ldr	r3, [pc, #468]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d910      	bls.n	8002ddc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dba:	4b72      	ldr	r3, [pc, #456]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f023 0207 	bic.w	r2, r3, #7
 8002dc2:	4970      	ldr	r1, [pc, #448]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dca:	4b6e      	ldr	r3, [pc, #440]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d001      	beq.n	8002ddc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0cf      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d010      	beq.n	8002e0a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	4b66      	ldr	r3, [pc, #408]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d908      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df8:	4b63      	ldr	r3, [pc, #396]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	4960      	ldr	r1, [pc, #384]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d04c      	beq.n	8002eb0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d107      	bne.n	8002e2e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d121      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e0a6      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d107      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e36:	4b54      	ldr	r3, [pc, #336]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d115      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e09a      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d107      	bne.n	8002e5e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e4e:	4b4e      	ldr	r3, [pc, #312]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d109      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e08e      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e086      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e6e:	4b46      	ldr	r3, [pc, #280]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f023 0203 	bic.w	r2, r3, #3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	4943      	ldr	r1, [pc, #268]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e80:	f7fe fa8a 	bl	8001398 <HAL_GetTick>
 8002e84:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e86:	e00a      	b.n	8002e9e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e88:	f7fe fa86 	bl	8001398 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e06e      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 020c 	and.w	r2, r3, #12
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d1eb      	bne.n	8002e88 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d010      	beq.n	8002ede <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	4b31      	ldr	r3, [pc, #196]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d208      	bcs.n	8002ede <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ecc:	4b2e      	ldr	r3, [pc, #184]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	492b      	ldr	r1, [pc, #172]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ede:	4b29      	ldr	r3, [pc, #164]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d210      	bcs.n	8002f0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eec:	4b25      	ldr	r3, [pc, #148]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f023 0207 	bic.w	r2, r3, #7
 8002ef4:	4923      	ldr	r1, [pc, #140]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efc:	4b21      	ldr	r3, [pc, #132]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d001      	beq.n	8002f0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e036      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d008      	beq.n	8002f2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	4918      	ldr	r1, [pc, #96]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0308 	and.w	r3, r3, #8
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d009      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f38:	4b13      	ldr	r3, [pc, #76]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	4910      	ldr	r1, [pc, #64]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f4c:	f000 f824 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 8002f50:	4602      	mov	r2, r0
 8002f52:	4b0d      	ldr	r3, [pc, #52]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	091b      	lsrs	r3, r3, #4
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	490b      	ldr	r1, [pc, #44]	@ (8002f8c <HAL_RCC_ClockConfig+0x1f4>)
 8002f5e:	5ccb      	ldrb	r3, [r1, r3]
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	fa22 f303 	lsr.w	r3, r2, r3
 8002f68:	4a09      	ldr	r2, [pc, #36]	@ (8002f90 <HAL_RCC_ClockConfig+0x1f8>)
 8002f6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f6c:	4b09      	ldr	r3, [pc, #36]	@ (8002f94 <HAL_RCC_ClockConfig+0x1fc>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fe f9c1 	bl	80012f8 <HAL_InitTick>
 8002f76:	4603      	mov	r3, r0
 8002f78:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f7a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3710      	adds	r7, #16
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40022000 	.word	0x40022000
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	0800502c 	.word	0x0800502c
 8002f90:	20000000 	.word	0x20000000
 8002f94:	20000004 	.word	0x20000004

08002f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b089      	sub	sp, #36	@ 0x24
 8002f9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61fb      	str	r3, [r7, #28]
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fa6:	4b3e      	ldr	r3, [pc, #248]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	f003 0303 	and.w	r3, r3, #3
 8002fb8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d005      	beq.n	8002fcc <HAL_RCC_GetSysClockFreq+0x34>
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	2b0c      	cmp	r3, #12
 8002fc4:	d121      	bne.n	800300a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d11e      	bne.n	800300a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fcc:	4b34      	ldr	r3, [pc, #208]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0308 	and.w	r3, r3, #8
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d107      	bne.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fd8:	4b31      	ldr	r3, [pc, #196]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fde:	0a1b      	lsrs	r3, r3, #8
 8002fe0:	f003 030f 	and.w	r3, r3, #15
 8002fe4:	61fb      	str	r3, [r7, #28]
 8002fe6:	e005      	b.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	091b      	lsrs	r3, r3, #4
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ffc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10d      	bne.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003008:	e00a      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	2b04      	cmp	r3, #4
 800300e:	d102      	bne.n	8003016 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003010:	4b25      	ldr	r3, [pc, #148]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003012:	61bb      	str	r3, [r7, #24]
 8003014:	e004      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	2b08      	cmp	r3, #8
 800301a:	d101      	bne.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800301c:	4b23      	ldr	r3, [pc, #140]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x114>)
 800301e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	2b0c      	cmp	r3, #12
 8003024:	d134      	bne.n	8003090 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003026:	4b1e      	ldr	r3, [pc, #120]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f003 0303 	and.w	r3, r3, #3
 800302e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	2b02      	cmp	r3, #2
 8003034:	d003      	beq.n	800303e <HAL_RCC_GetSysClockFreq+0xa6>
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b03      	cmp	r3, #3
 800303a:	d003      	beq.n	8003044 <HAL_RCC_GetSysClockFreq+0xac>
 800303c:	e005      	b.n	800304a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800303e:	4b1a      	ldr	r3, [pc, #104]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003040:	617b      	str	r3, [r7, #20]
      break;
 8003042:	e005      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003044:	4b19      	ldr	r3, [pc, #100]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x114>)
 8003046:	617b      	str	r3, [r7, #20]
      break;
 8003048:	e002      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	617b      	str	r3, [r7, #20]
      break;
 800304e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003050:	4b13      	ldr	r3, [pc, #76]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	091b      	lsrs	r3, r3, #4
 8003056:	f003 0307 	and.w	r3, r3, #7
 800305a:	3301      	adds	r3, #1
 800305c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800305e:	4b10      	ldr	r3, [pc, #64]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	0a1b      	lsrs	r3, r3, #8
 8003064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	fb03 f202 	mul.w	r2, r3, r2
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	fbb2 f3f3 	udiv	r3, r2, r3
 8003074:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003076:	4b0a      	ldr	r3, [pc, #40]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	0e5b      	lsrs	r3, r3, #25
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	3301      	adds	r3, #1
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003086:	697a      	ldr	r2, [r7, #20]
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	fbb2 f3f3 	udiv	r3, r2, r3
 800308e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003090:	69bb      	ldr	r3, [r7, #24]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3724      	adds	r7, #36	@ 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	40021000 	.word	0x40021000
 80030a4:	08005044 	.word	0x08005044
 80030a8:	00f42400 	.word	0x00f42400
 80030ac:	007a1200 	.word	0x007a1200

080030b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030b4:	4b03      	ldr	r3, [pc, #12]	@ (80030c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030b6:	681b      	ldr	r3, [r3, #0]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20000000 	.word	0x20000000

080030c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030cc:	f7ff fff0 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030d0:	4602      	mov	r2, r0
 80030d2:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	0a1b      	lsrs	r3, r3, #8
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	4904      	ldr	r1, [pc, #16]	@ (80030f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030de:	5ccb      	ldrb	r3, [r1, r3]
 80030e0:	f003 031f 	and.w	r3, r3, #31
 80030e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40021000 	.word	0x40021000
 80030f0:	0800503c 	.word	0x0800503c

080030f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030f8:	f7ff ffda 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030fc:	4602      	mov	r2, r0
 80030fe:	4b06      	ldr	r3, [pc, #24]	@ (8003118 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	0adb      	lsrs	r3, r3, #11
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	4904      	ldr	r1, [pc, #16]	@ (800311c <HAL_RCC_GetPCLK2Freq+0x28>)
 800310a:	5ccb      	ldrb	r3, [r1, r3]
 800310c:	f003 031f 	and.w	r3, r3, #31
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40021000 	.word	0x40021000
 800311c:	0800503c 	.word	0x0800503c

08003120 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003128:	2300      	movs	r3, #0
 800312a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800312c:	4b2a      	ldr	r3, [pc, #168]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800312e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003138:	f7ff f9ee 	bl	8002518 <HAL_PWREx_GetVoltageRange>
 800313c:	6178      	str	r0, [r7, #20]
 800313e:	e014      	b.n	800316a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003140:	4b25      	ldr	r3, [pc, #148]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003144:	4a24      	ldr	r2, [pc, #144]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800314a:	6593      	str	r3, [r2, #88]	@ 0x58
 800314c:	4b22      	ldr	r3, [pc, #136]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003150:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003158:	f7ff f9de 	bl	8002518 <HAL_PWREx_GetVoltageRange>
 800315c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800315e:	4b1e      	ldr	r3, [pc, #120]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003162:	4a1d      	ldr	r2, [pc, #116]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003164:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003168:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003170:	d10b      	bne.n	800318a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b80      	cmp	r3, #128	@ 0x80
 8003176:	d919      	bls.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2ba0      	cmp	r3, #160	@ 0xa0
 800317c:	d902      	bls.n	8003184 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800317e:	2302      	movs	r3, #2
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	e013      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003184:	2301      	movs	r3, #1
 8003186:	613b      	str	r3, [r7, #16]
 8003188:	e010      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b80      	cmp	r3, #128	@ 0x80
 800318e:	d902      	bls.n	8003196 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003190:	2303      	movs	r3, #3
 8003192:	613b      	str	r3, [r7, #16]
 8003194:	e00a      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b80      	cmp	r3, #128	@ 0x80
 800319a:	d102      	bne.n	80031a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800319c:	2302      	movs	r3, #2
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	e004      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b70      	cmp	r3, #112	@ 0x70
 80031a6:	d101      	bne.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031a8:	2301      	movs	r3, #1
 80031aa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031ac:	4b0b      	ldr	r3, [pc, #44]	@ (80031dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f023 0207 	bic.w	r2, r3, #7
 80031b4:	4909      	ldr	r1, [pc, #36]	@ (80031dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031bc:	4b07      	ldr	r3, [pc, #28]	@ (80031dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d001      	beq.n	80031ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40022000 	.word	0x40022000

080031e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031e8:	2300      	movs	r3, #0
 80031ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031ec:	2300      	movs	r3, #0
 80031ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d041      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003200:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003204:	d02a      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003206:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800320a:	d824      	bhi.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800320c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003210:	d008      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003212:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003216:	d81e      	bhi.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00a      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800321c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003220:	d010      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003222:	e018      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003224:	4b86      	ldr	r3, [pc, #536]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	4a85      	ldr	r2, [pc, #532]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800322a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800322e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003230:	e015      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3304      	adds	r3, #4
 8003236:	2100      	movs	r1, #0
 8003238:	4618      	mov	r0, r3
 800323a:	f000 fabb 	bl	80037b4 <RCCEx_PLLSAI1_Config>
 800323e:	4603      	mov	r3, r0
 8003240:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003242:	e00c      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3320      	adds	r3, #32
 8003248:	2100      	movs	r1, #0
 800324a:	4618      	mov	r0, r3
 800324c:	f000 fba6 	bl	800399c <RCCEx_PLLSAI2_Config>
 8003250:	4603      	mov	r3, r0
 8003252:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003254:	e003      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	74fb      	strb	r3, [r7, #19]
      break;
 800325a:	e000      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800325c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800325e:	7cfb      	ldrb	r3, [r7, #19]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10b      	bne.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003264:	4b76      	ldr	r3, [pc, #472]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003272:	4973      	ldr	r1, [pc, #460]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800327a:	e001      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800327c:	7cfb      	ldrb	r3, [r7, #19]
 800327e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d041      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003290:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003294:	d02a      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003296:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800329a:	d824      	bhi.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800329c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80032a0:	d008      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80032a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80032a6:	d81e      	bhi.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00a      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80032ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032b0:	d010      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80032b2:	e018      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032b4:	4b62      	ldr	r3, [pc, #392]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	4a61      	ldr	r2, [pc, #388]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032be:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032c0:	e015      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	3304      	adds	r3, #4
 80032c6:	2100      	movs	r1, #0
 80032c8:	4618      	mov	r0, r3
 80032ca:	f000 fa73 	bl	80037b4 <RCCEx_PLLSAI1_Config>
 80032ce:	4603      	mov	r3, r0
 80032d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032d2:	e00c      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	3320      	adds	r3, #32
 80032d8:	2100      	movs	r1, #0
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 fb5e 	bl	800399c <RCCEx_PLLSAI2_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032e4:	e003      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	74fb      	strb	r3, [r7, #19]
      break;
 80032ea:	e000      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80032ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032ee:	7cfb      	ldrb	r3, [r7, #19]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d10b      	bne.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032f4:	4b52      	ldr	r3, [pc, #328]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003302:	494f      	ldr	r1, [pc, #316]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800330a:	e001      	b.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800330c:	7cfb      	ldrb	r3, [r7, #19]
 800330e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80a0 	beq.w	800345e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331e:	2300      	movs	r3, #0
 8003320:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003322:	4b47      	ldr	r3, [pc, #284]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800332e:	2301      	movs	r3, #1
 8003330:	e000      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003332:	2300      	movs	r3, #0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00d      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003338:	4b41      	ldr	r3, [pc, #260]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333c:	4a40      	ldr	r2, [pc, #256]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003342:	6593      	str	r3, [r2, #88]	@ 0x58
 8003344:	4b3e      	ldr	r3, [pc, #248]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003348:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003350:	2301      	movs	r3, #1
 8003352:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003354:	4b3b      	ldr	r3, [pc, #236]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a3a      	ldr	r2, [pc, #232]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800335a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800335e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003360:	f7fe f81a 	bl	8001398 <HAL_GetTick>
 8003364:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003366:	e009      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003368:	f7fe f816 	bl	8001398 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d902      	bls.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	74fb      	strb	r3, [r7, #19]
        break;
 800337a:	e005      	b.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800337c:	4b31      	ldr	r3, [pc, #196]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0ef      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003388:	7cfb      	ldrb	r3, [r7, #19]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d15c      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800338e:	4b2c      	ldr	r3, [pc, #176]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003394:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003398:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d01f      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d019      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033ac:	4b24      	ldr	r3, [pc, #144]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033b8:	4b21      	ldr	r3, [pc, #132]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033be:	4a20      	ldr	r2, [pc, #128]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033d8:	4a19      	ldr	r2, [pc, #100]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d016      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ea:	f7fd ffd5 	bl	8001398 <HAL_GetTick>
 80033ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033f0:	e00b      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033f2:	f7fd ffd1 	bl	8001398 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003400:	4293      	cmp	r3, r2
 8003402:	d902      	bls.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	74fb      	strb	r3, [r7, #19]
            break;
 8003408:	e006      	b.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800340a:	4b0d      	ldr	r3, [pc, #52]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800340c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0ec      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003418:	7cfb      	ldrb	r3, [r7, #19]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10c      	bne.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800341e:	4b08      	ldr	r3, [pc, #32]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003424:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800342e:	4904      	ldr	r1, [pc, #16]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003430:	4313      	orrs	r3, r2
 8003432:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003436:	e009      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003438:	7cfb      	ldrb	r3, [r7, #19]
 800343a:	74bb      	strb	r3, [r7, #18]
 800343c:	e006      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800343e:	bf00      	nop
 8003440:	40021000 	.word	0x40021000
 8003444:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003448:	7cfb      	ldrb	r3, [r7, #19]
 800344a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800344c:	7c7b      	ldrb	r3, [r7, #17]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d105      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003452:	4b9e      	ldr	r3, [pc, #632]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003456:	4a9d      	ldr	r2, [pc, #628]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800345c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00a      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800346a:	4b98      	ldr	r3, [pc, #608]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800346c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003470:	f023 0203 	bic.w	r2, r3, #3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003478:	4994      	ldr	r1, [pc, #592]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800347a:	4313      	orrs	r3, r2
 800347c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00a      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800348c:	4b8f      	ldr	r3, [pc, #572]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800348e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003492:	f023 020c 	bic.w	r2, r3, #12
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800349a:	498c      	ldr	r1, [pc, #560]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800349c:	4313      	orrs	r3, r2
 800349e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00a      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034ae:	4b87      	ldr	r3, [pc, #540]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034bc:	4983      	ldr	r1, [pc, #524]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0308 	and.w	r3, r3, #8
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00a      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034d0:	4b7e      	ldr	r3, [pc, #504]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034de:	497b      	ldr	r1, [pc, #492]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0310 	and.w	r3, r3, #16
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034f2:	4b76      	ldr	r3, [pc, #472]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003500:	4972      	ldr	r1, [pc, #456]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003502:	4313      	orrs	r3, r2
 8003504:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0320 	and.w	r3, r3, #32
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00a      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003514:	4b6d      	ldr	r3, [pc, #436]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003522:	496a      	ldr	r1, [pc, #424]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003524:	4313      	orrs	r3, r2
 8003526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00a      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003536:	4b65      	ldr	r3, [pc, #404]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003544:	4961      	ldr	r1, [pc, #388]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003546:	4313      	orrs	r3, r2
 8003548:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00a      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003558:	4b5c      	ldr	r3, [pc, #368]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800355a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003566:	4959      	ldr	r1, [pc, #356]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003568:	4313      	orrs	r3, r2
 800356a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00a      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800357a:	4b54      	ldr	r3, [pc, #336]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003580:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003588:	4950      	ldr	r1, [pc, #320]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800358a:	4313      	orrs	r3, r2
 800358c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00a      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800359c:	4b4b      	ldr	r3, [pc, #300]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035aa:	4948      	ldr	r1, [pc, #288]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00a      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035be:	4b43      	ldr	r3, [pc, #268]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035cc:	493f      	ldr	r1, [pc, #252]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d028      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035e0:	4b3a      	ldr	r3, [pc, #232]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035ee:	4937      	ldr	r1, [pc, #220]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035fe:	d106      	bne.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003600:	4b32      	ldr	r3, [pc, #200]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	4a31      	ldr	r2, [pc, #196]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003606:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800360a:	60d3      	str	r3, [r2, #12]
 800360c:	e011      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003612:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003616:	d10c      	bne.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3304      	adds	r3, #4
 800361c:	2101      	movs	r1, #1
 800361e:	4618      	mov	r0, r3
 8003620:	f000 f8c8 	bl	80037b4 <RCCEx_PLLSAI1_Config>
 8003624:	4603      	mov	r3, r0
 8003626:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003628:	7cfb      	ldrb	r3, [r7, #19]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800362e:	7cfb      	ldrb	r3, [r7, #19]
 8003630:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d028      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800363e:	4b23      	ldr	r3, [pc, #140]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003644:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800364c:	491f      	ldr	r1, [pc, #124]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003658:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800365c:	d106      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800365e:	4b1b      	ldr	r3, [pc, #108]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	4a1a      	ldr	r2, [pc, #104]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003668:	60d3      	str	r3, [r2, #12]
 800366a:	e011      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003670:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003674:	d10c      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	3304      	adds	r3, #4
 800367a:	2101      	movs	r1, #1
 800367c:	4618      	mov	r0, r3
 800367e:	f000 f899 	bl	80037b4 <RCCEx_PLLSAI1_Config>
 8003682:	4603      	mov	r3, r0
 8003684:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003686:	7cfb      	ldrb	r3, [r7, #19]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800368c:	7cfb      	ldrb	r3, [r7, #19]
 800368e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d02b      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800369c:	4b0b      	ldr	r3, [pc, #44]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800369e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036aa:	4908      	ldr	r1, [pc, #32]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036ba:	d109      	bne.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036bc:	4b03      	ldr	r3, [pc, #12]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4a02      	ldr	r2, [pc, #8]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036c6:	60d3      	str	r3, [r2, #12]
 80036c8:	e014      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80036ca:	bf00      	nop
 80036cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036d8:	d10c      	bne.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3304      	adds	r3, #4
 80036de:	2101      	movs	r1, #1
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 f867 	bl	80037b4 <RCCEx_PLLSAI1_Config>
 80036e6:	4603      	mov	r3, r0
 80036e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036ea:	7cfb      	ldrb	r3, [r7, #19]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80036f0:	7cfb      	ldrb	r3, [r7, #19]
 80036f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d02f      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003700:	4b2b      	ldr	r3, [pc, #172]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003706:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800370e:	4928      	ldr	r1, [pc, #160]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800371a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800371e:	d10d      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3304      	adds	r3, #4
 8003724:	2102      	movs	r1, #2
 8003726:	4618      	mov	r0, r3
 8003728:	f000 f844 	bl	80037b4 <RCCEx_PLLSAI1_Config>
 800372c:	4603      	mov	r3, r0
 800372e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003730:	7cfb      	ldrb	r3, [r7, #19]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d014      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003736:	7cfb      	ldrb	r3, [r7, #19]
 8003738:	74bb      	strb	r3, [r7, #18]
 800373a:	e011      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003744:	d10c      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	3320      	adds	r3, #32
 800374a:	2102      	movs	r1, #2
 800374c:	4618      	mov	r0, r3
 800374e:	f000 f925 	bl	800399c <RCCEx_PLLSAI2_Config>
 8003752:	4603      	mov	r3, r0
 8003754:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003756:	7cfb      	ldrb	r3, [r7, #19]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800375c:	7cfb      	ldrb	r3, [r7, #19]
 800375e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00a      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800376c:	4b10      	ldr	r3, [pc, #64]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003772:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800377a:	490d      	ldr	r1, [pc, #52]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00b      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800378e:	4b08      	ldr	r3, [pc, #32]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003794:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800379e:	4904      	ldr	r1, [pc, #16]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000

080037b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037be:	2300      	movs	r3, #0
 80037c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037c2:	4b75      	ldr	r3, [pc, #468]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f003 0303 	and.w	r3, r3, #3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d018      	beq.n	8003800 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037ce:	4b72      	ldr	r3, [pc, #456]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	f003 0203 	and.w	r2, r3, #3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d10d      	bne.n	80037fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
       ||
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d009      	beq.n	80037fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037e6:	4b6c      	ldr	r3, [pc, #432]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	091b      	lsrs	r3, r3, #4
 80037ec:	f003 0307 	and.w	r3, r3, #7
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
       ||
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d047      	beq.n	800388a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
 80037fe:	e044      	b.n	800388a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d018      	beq.n	800383a <RCCEx_PLLSAI1_Config+0x86>
 8003808:	2b03      	cmp	r3, #3
 800380a:	d825      	bhi.n	8003858 <RCCEx_PLLSAI1_Config+0xa4>
 800380c:	2b01      	cmp	r3, #1
 800380e:	d002      	beq.n	8003816 <RCCEx_PLLSAI1_Config+0x62>
 8003810:	2b02      	cmp	r3, #2
 8003812:	d009      	beq.n	8003828 <RCCEx_PLLSAI1_Config+0x74>
 8003814:	e020      	b.n	8003858 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003816:	4b60      	ldr	r3, [pc, #384]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d11d      	bne.n	800385e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003826:	e01a      	b.n	800385e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003828:	4b5b      	ldr	r3, [pc, #364]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003830:	2b00      	cmp	r3, #0
 8003832:	d116      	bne.n	8003862 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003838:	e013      	b.n	8003862 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800383a:	4b57      	ldr	r3, [pc, #348]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10f      	bne.n	8003866 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003846:	4b54      	ldr	r3, [pc, #336]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003856:	e006      	b.n	8003866 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	73fb      	strb	r3, [r7, #15]
      break;
 800385c:	e004      	b.n	8003868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800385e:	bf00      	nop
 8003860:	e002      	b.n	8003868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003862:	bf00      	nop
 8003864:	e000      	b.n	8003868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003866:	bf00      	nop
    }

    if(status == HAL_OK)
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10d      	bne.n	800388a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800386e:	4b4a      	ldr	r3, [pc, #296]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6819      	ldr	r1, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	3b01      	subs	r3, #1
 8003880:	011b      	lsls	r3, r3, #4
 8003882:	430b      	orrs	r3, r1
 8003884:	4944      	ldr	r1, [pc, #272]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003886:	4313      	orrs	r3, r2
 8003888:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d17d      	bne.n	800398c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003890:	4b41      	ldr	r3, [pc, #260]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a40      	ldr	r2, [pc, #256]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003896:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800389a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800389c:	f7fd fd7c 	bl	8001398 <HAL_GetTick>
 80038a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038a2:	e009      	b.n	80038b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038a4:	f7fd fd78 	bl	8001398 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d902      	bls.n	80038b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	73fb      	strb	r3, [r7, #15]
        break;
 80038b6:	e005      	b.n	80038c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038b8:	4b37      	ldr	r3, [pc, #220]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1ef      	bne.n	80038a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d160      	bne.n	800398c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d111      	bne.n	80038f4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038d0:	4b31      	ldr	r3, [pc, #196]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80038d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6892      	ldr	r2, [r2, #8]
 80038e0:	0211      	lsls	r1, r2, #8
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	68d2      	ldr	r2, [r2, #12]
 80038e6:	0912      	lsrs	r2, r2, #4
 80038e8:	0452      	lsls	r2, r2, #17
 80038ea:	430a      	orrs	r2, r1
 80038ec:	492a      	ldr	r1, [pc, #168]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	610b      	str	r3, [r1, #16]
 80038f2:	e027      	b.n	8003944 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d112      	bne.n	8003920 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038fa:	4b27      	ldr	r3, [pc, #156]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003902:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	6892      	ldr	r2, [r2, #8]
 800390a:	0211      	lsls	r1, r2, #8
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6912      	ldr	r2, [r2, #16]
 8003910:	0852      	lsrs	r2, r2, #1
 8003912:	3a01      	subs	r2, #1
 8003914:	0552      	lsls	r2, r2, #21
 8003916:	430a      	orrs	r2, r1
 8003918:	491f      	ldr	r1, [pc, #124]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800391a:	4313      	orrs	r3, r2
 800391c:	610b      	str	r3, [r1, #16]
 800391e:	e011      	b.n	8003944 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003920:	4b1d      	ldr	r3, [pc, #116]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003928:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6892      	ldr	r2, [r2, #8]
 8003930:	0211      	lsls	r1, r2, #8
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	6952      	ldr	r2, [r2, #20]
 8003936:	0852      	lsrs	r2, r2, #1
 8003938:	3a01      	subs	r2, #1
 800393a:	0652      	lsls	r2, r2, #25
 800393c:	430a      	orrs	r2, r1
 800393e:	4916      	ldr	r1, [pc, #88]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003940:	4313      	orrs	r3, r2
 8003942:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003944:	4b14      	ldr	r3, [pc, #80]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a13      	ldr	r2, [pc, #76]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800394a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800394e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003950:	f7fd fd22 	bl	8001398 <HAL_GetTick>
 8003954:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003956:	e009      	b.n	800396c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003958:	f7fd fd1e 	bl	8001398 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d902      	bls.n	800396c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	73fb      	strb	r3, [r7, #15]
          break;
 800396a:	e005      	b.n	8003978 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800396c:	4b0a      	ldr	r3, [pc, #40]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d0ef      	beq.n	8003958 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003978:	7bfb      	ldrb	r3, [r7, #15]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d106      	bne.n	800398c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800397e:	4b06      	ldr	r3, [pc, #24]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	4904      	ldr	r1, [pc, #16]	@ (8003998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003988:	4313      	orrs	r3, r2
 800398a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800398c:	7bfb      	ldrb	r3, [r7, #15]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	40021000 	.word	0x40021000

0800399c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039a6:	2300      	movs	r3, #0
 80039a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039aa:	4b6a      	ldr	r3, [pc, #424]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f003 0303 	and.w	r3, r3, #3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d018      	beq.n	80039e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039b6:	4b67      	ldr	r3, [pc, #412]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f003 0203 	and.w	r2, r3, #3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d10d      	bne.n	80039e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
       ||
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d009      	beq.n	80039e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039ce:	4b61      	ldr	r3, [pc, #388]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	091b      	lsrs	r3, r3, #4
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	1c5a      	adds	r2, r3, #1
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
       ||
 80039de:	429a      	cmp	r2, r3
 80039e0:	d047      	beq.n	8003a72 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	73fb      	strb	r3, [r7, #15]
 80039e6:	e044      	b.n	8003a72 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b03      	cmp	r3, #3
 80039ee:	d018      	beq.n	8003a22 <RCCEx_PLLSAI2_Config+0x86>
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d825      	bhi.n	8003a40 <RCCEx_PLLSAI2_Config+0xa4>
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d002      	beq.n	80039fe <RCCEx_PLLSAI2_Config+0x62>
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d009      	beq.n	8003a10 <RCCEx_PLLSAI2_Config+0x74>
 80039fc:	e020      	b.n	8003a40 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039fe:	4b55      	ldr	r3, [pc, #340]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d11d      	bne.n	8003a46 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a0e:	e01a      	b.n	8003a46 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a10:	4b50      	ldr	r3, [pc, #320]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d116      	bne.n	8003a4a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a20:	e013      	b.n	8003a4a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a22:	4b4c      	ldr	r3, [pc, #304]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10f      	bne.n	8003a4e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a2e:	4b49      	ldr	r3, [pc, #292]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d109      	bne.n	8003a4e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a3e:	e006      	b.n	8003a4e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	73fb      	strb	r3, [r7, #15]
      break;
 8003a44:	e004      	b.n	8003a50 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a46:	bf00      	nop
 8003a48:	e002      	b.n	8003a50 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a4a:	bf00      	nop
 8003a4c:	e000      	b.n	8003a50 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10d      	bne.n	8003a72 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a56:	4b3f      	ldr	r3, [pc, #252]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6819      	ldr	r1, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	430b      	orrs	r3, r1
 8003a6c:	4939      	ldr	r1, [pc, #228]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d167      	bne.n	8003b48 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a78:	4b36      	ldr	r3, [pc, #216]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a35      	ldr	r2, [pc, #212]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a84:	f7fd fc88 	bl	8001398 <HAL_GetTick>
 8003a88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a8a:	e009      	b.n	8003aa0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a8c:	f7fd fc84 	bl	8001398 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d902      	bls.n	8003aa0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	73fb      	strb	r3, [r7, #15]
        break;
 8003a9e:	e005      	b.n	8003aac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003aa0:	4b2c      	ldr	r3, [pc, #176]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1ef      	bne.n	8003a8c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003aac:	7bfb      	ldrb	r3, [r7, #15]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d14a      	bne.n	8003b48 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d111      	bne.n	8003adc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ab8:	4b26      	ldr	r3, [pc, #152]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003ac0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	6892      	ldr	r2, [r2, #8]
 8003ac8:	0211      	lsls	r1, r2, #8
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	68d2      	ldr	r2, [r2, #12]
 8003ace:	0912      	lsrs	r2, r2, #4
 8003ad0:	0452      	lsls	r2, r2, #17
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	491f      	ldr	r1, [pc, #124]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	614b      	str	r3, [r1, #20]
 8003ada:	e011      	b.n	8003b00 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003adc:	4b1d      	ldr	r3, [pc, #116]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ae4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6892      	ldr	r2, [r2, #8]
 8003aec:	0211      	lsls	r1, r2, #8
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6912      	ldr	r2, [r2, #16]
 8003af2:	0852      	lsrs	r2, r2, #1
 8003af4:	3a01      	subs	r2, #1
 8003af6:	0652      	lsls	r2, r2, #25
 8003af8:	430a      	orrs	r2, r1
 8003afa:	4916      	ldr	r1, [pc, #88]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b00:	4b14      	ldr	r3, [pc, #80]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a13      	ldr	r2, [pc, #76]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0c:	f7fd fc44 	bl	8001398 <HAL_GetTick>
 8003b10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b12:	e009      	b.n	8003b28 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b14:	f7fd fc40 	bl	8001398 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d902      	bls.n	8003b28 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	73fb      	strb	r3, [r7, #15]
          break;
 8003b26:	e005      	b.n	8003b34 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b28:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0ef      	beq.n	8003b14 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d106      	bne.n	8003b48 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b3a:	4b06      	ldr	r3, [pc, #24]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b3c:	695a      	ldr	r2, [r3, #20]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	4904      	ldr	r1, [pc, #16]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	40021000 	.word	0x40021000

08003b58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e040      	b.n	8003bec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d106      	bne.n	8003b80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7fd fa9e 	bl	80010bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2224      	movs	r2, #36	@ 0x24
 8003b84:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0201 	bic.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d002      	beq.n	8003ba4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fb6a 	bl	8004278 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f8af 	bl	8003d08 <UART_SetConfig>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d101      	bne.n	8003bb4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e01b      	b.n	8003bec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0201 	orr.w	r2, r2, #1
 8003be2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 fbe9 	bl	80043bc <UART_CheckIdleState>
 8003bea:	4603      	mov	r3, r0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3708      	adds	r7, #8
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b08a      	sub	sp, #40	@ 0x28
 8003bf8:	af02      	add	r7, sp, #8
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	603b      	str	r3, [r7, #0]
 8003c00:	4613      	mov	r3, r2
 8003c02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c08:	2b20      	cmp	r3, #32
 8003c0a:	d177      	bne.n	8003cfc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HAL_UART_Transmit+0x24>
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e070      	b.n	8003cfe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2221      	movs	r2, #33	@ 0x21
 8003c28:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c2a:	f7fd fbb5 	bl	8001398 <HAL_GetTick>
 8003c2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	88fa      	ldrh	r2, [r7, #6]
 8003c34:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	88fa      	ldrh	r2, [r7, #6]
 8003c3c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c48:	d108      	bne.n	8003c5c <HAL_UART_Transmit+0x68>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d104      	bne.n	8003c5c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	e003      	b.n	8003c64 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c64:	e02f      	b.n	8003cc6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	2180      	movs	r1, #128	@ 0x80
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f000 fc4b 	bl	800450c <UART_WaitOnFlagUntilTimeout>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d004      	beq.n	8003c86 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e03b      	b.n	8003cfe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10b      	bne.n	8003ca4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	881a      	ldrh	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c98:	b292      	uxth	r2, r2
 8003c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	3302      	adds	r3, #2
 8003ca0:	61bb      	str	r3, [r7, #24]
 8003ca2:	e007      	b.n	8003cb4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	781a      	ldrb	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1c9      	bne.n	8003c66 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	2140      	movs	r1, #64	@ 0x40
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 fc15 	bl	800450c <UART_WaitOnFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d004      	beq.n	8003cf2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2220      	movs	r2, #32
 8003cec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e005      	b.n	8003cfe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	e000      	b.n	8003cfe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003cfc:	2302      	movs	r3, #2
  }
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3720      	adds	r7, #32
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
	...

08003d08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d0c:	b08a      	sub	sp, #40	@ 0x28
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d12:	2300      	movs	r3, #0
 8003d14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	431a      	orrs	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	431a      	orrs	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	4ba4      	ldr	r3, [pc, #656]	@ (8003fc8 <UART_SetConfig+0x2c0>)
 8003d38:	4013      	ands	r3, r2
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	6812      	ldr	r2, [r2, #0]
 8003d3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d40:	430b      	orrs	r3, r1
 8003d42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	68da      	ldr	r2, [r3, #12]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a99      	ldr	r2, [pc, #612]	@ (8003fcc <UART_SetConfig+0x2c4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d004      	beq.n	8003d74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d70:	4313      	orrs	r3, r2
 8003d72:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d84:	430a      	orrs	r2, r1
 8003d86:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a90      	ldr	r2, [pc, #576]	@ (8003fd0 <UART_SetConfig+0x2c8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d126      	bne.n	8003de0 <UART_SetConfig+0xd8>
 8003d92:	4b90      	ldr	r3, [pc, #576]	@ (8003fd4 <UART_SetConfig+0x2cc>)
 8003d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d98:	f003 0303 	and.w	r3, r3, #3
 8003d9c:	2b03      	cmp	r3, #3
 8003d9e:	d81b      	bhi.n	8003dd8 <UART_SetConfig+0xd0>
 8003da0:	a201      	add	r2, pc, #4	@ (adr r2, 8003da8 <UART_SetConfig+0xa0>)
 8003da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da6:	bf00      	nop
 8003da8:	08003db9 	.word	0x08003db9
 8003dac:	08003dc9 	.word	0x08003dc9
 8003db0:	08003dc1 	.word	0x08003dc1
 8003db4:	08003dd1 	.word	0x08003dd1
 8003db8:	2301      	movs	r3, #1
 8003dba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dbe:	e116      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dc6:	e112      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003dc8:	2304      	movs	r3, #4
 8003dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dce:	e10e      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003dd0:	2308      	movs	r3, #8
 8003dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dd6:	e10a      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003dd8:	2310      	movs	r3, #16
 8003dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dde:	e106      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a7c      	ldr	r2, [pc, #496]	@ (8003fd8 <UART_SetConfig+0x2d0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d138      	bne.n	8003e5c <UART_SetConfig+0x154>
 8003dea:	4b7a      	ldr	r3, [pc, #488]	@ (8003fd4 <UART_SetConfig+0x2cc>)
 8003dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df0:	f003 030c 	and.w	r3, r3, #12
 8003df4:	2b0c      	cmp	r3, #12
 8003df6:	d82d      	bhi.n	8003e54 <UART_SetConfig+0x14c>
 8003df8:	a201      	add	r2, pc, #4	@ (adr r2, 8003e00 <UART_SetConfig+0xf8>)
 8003dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfe:	bf00      	nop
 8003e00:	08003e35 	.word	0x08003e35
 8003e04:	08003e55 	.word	0x08003e55
 8003e08:	08003e55 	.word	0x08003e55
 8003e0c:	08003e55 	.word	0x08003e55
 8003e10:	08003e45 	.word	0x08003e45
 8003e14:	08003e55 	.word	0x08003e55
 8003e18:	08003e55 	.word	0x08003e55
 8003e1c:	08003e55 	.word	0x08003e55
 8003e20:	08003e3d 	.word	0x08003e3d
 8003e24:	08003e55 	.word	0x08003e55
 8003e28:	08003e55 	.word	0x08003e55
 8003e2c:	08003e55 	.word	0x08003e55
 8003e30:	08003e4d 	.word	0x08003e4d
 8003e34:	2300      	movs	r3, #0
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e3a:	e0d8      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e42:	e0d4      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003e44:	2304      	movs	r3, #4
 8003e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4a:	e0d0      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003e4c:	2308      	movs	r3, #8
 8003e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e52:	e0cc      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003e54:	2310      	movs	r3, #16
 8003e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e5a:	e0c8      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a5e      	ldr	r2, [pc, #376]	@ (8003fdc <UART_SetConfig+0x2d4>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d125      	bne.n	8003eb2 <UART_SetConfig+0x1aa>
 8003e66:	4b5b      	ldr	r3, [pc, #364]	@ (8003fd4 <UART_SetConfig+0x2cc>)
 8003e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003e70:	2b30      	cmp	r3, #48	@ 0x30
 8003e72:	d016      	beq.n	8003ea2 <UART_SetConfig+0x19a>
 8003e74:	2b30      	cmp	r3, #48	@ 0x30
 8003e76:	d818      	bhi.n	8003eaa <UART_SetConfig+0x1a2>
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d00a      	beq.n	8003e92 <UART_SetConfig+0x18a>
 8003e7c:	2b20      	cmp	r3, #32
 8003e7e:	d814      	bhi.n	8003eaa <UART_SetConfig+0x1a2>
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <UART_SetConfig+0x182>
 8003e84:	2b10      	cmp	r3, #16
 8003e86:	d008      	beq.n	8003e9a <UART_SetConfig+0x192>
 8003e88:	e00f      	b.n	8003eaa <UART_SetConfig+0x1a2>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e90:	e0ad      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003e92:	2302      	movs	r3, #2
 8003e94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e98:	e0a9      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003e9a:	2304      	movs	r3, #4
 8003e9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea0:	e0a5      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003ea2:	2308      	movs	r3, #8
 8003ea4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea8:	e0a1      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003eaa:	2310      	movs	r3, #16
 8003eac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb0:	e09d      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a4a      	ldr	r2, [pc, #296]	@ (8003fe0 <UART_SetConfig+0x2d8>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d125      	bne.n	8003f08 <UART_SetConfig+0x200>
 8003ebc:	4b45      	ldr	r3, [pc, #276]	@ (8003fd4 <UART_SetConfig+0x2cc>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ec8:	d016      	beq.n	8003ef8 <UART_SetConfig+0x1f0>
 8003eca:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ecc:	d818      	bhi.n	8003f00 <UART_SetConfig+0x1f8>
 8003ece:	2b80      	cmp	r3, #128	@ 0x80
 8003ed0:	d00a      	beq.n	8003ee8 <UART_SetConfig+0x1e0>
 8003ed2:	2b80      	cmp	r3, #128	@ 0x80
 8003ed4:	d814      	bhi.n	8003f00 <UART_SetConfig+0x1f8>
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <UART_SetConfig+0x1d8>
 8003eda:	2b40      	cmp	r3, #64	@ 0x40
 8003edc:	d008      	beq.n	8003ef0 <UART_SetConfig+0x1e8>
 8003ede:	e00f      	b.n	8003f00 <UART_SetConfig+0x1f8>
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ee6:	e082      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003ee8:	2302      	movs	r3, #2
 8003eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eee:	e07e      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003ef0:	2304      	movs	r3, #4
 8003ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ef6:	e07a      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003ef8:	2308      	movs	r3, #8
 8003efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003efe:	e076      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003f00:	2310      	movs	r3, #16
 8003f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f06:	e072      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a35      	ldr	r2, [pc, #212]	@ (8003fe4 <UART_SetConfig+0x2dc>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d12a      	bne.n	8003f68 <UART_SetConfig+0x260>
 8003f12:	4b30      	ldr	r3, [pc, #192]	@ (8003fd4 <UART_SetConfig+0x2cc>)
 8003f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f20:	d01a      	beq.n	8003f58 <UART_SetConfig+0x250>
 8003f22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f26:	d81b      	bhi.n	8003f60 <UART_SetConfig+0x258>
 8003f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f2c:	d00c      	beq.n	8003f48 <UART_SetConfig+0x240>
 8003f2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f32:	d815      	bhi.n	8003f60 <UART_SetConfig+0x258>
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <UART_SetConfig+0x238>
 8003f38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f3c:	d008      	beq.n	8003f50 <UART_SetConfig+0x248>
 8003f3e:	e00f      	b.n	8003f60 <UART_SetConfig+0x258>
 8003f40:	2300      	movs	r3, #0
 8003f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f46:	e052      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f4e:	e04e      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003f50:	2304      	movs	r3, #4
 8003f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f56:	e04a      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003f58:	2308      	movs	r3, #8
 8003f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f5e:	e046      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003f60:	2310      	movs	r3, #16
 8003f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f66:	e042      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a17      	ldr	r2, [pc, #92]	@ (8003fcc <UART_SetConfig+0x2c4>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d13a      	bne.n	8003fe8 <UART_SetConfig+0x2e0>
 8003f72:	4b18      	ldr	r3, [pc, #96]	@ (8003fd4 <UART_SetConfig+0x2cc>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f80:	d01a      	beq.n	8003fb8 <UART_SetConfig+0x2b0>
 8003f82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f86:	d81b      	bhi.n	8003fc0 <UART_SetConfig+0x2b8>
 8003f88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f8c:	d00c      	beq.n	8003fa8 <UART_SetConfig+0x2a0>
 8003f8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f92:	d815      	bhi.n	8003fc0 <UART_SetConfig+0x2b8>
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <UART_SetConfig+0x298>
 8003f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f9c:	d008      	beq.n	8003fb0 <UART_SetConfig+0x2a8>
 8003f9e:	e00f      	b.n	8003fc0 <UART_SetConfig+0x2b8>
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fa6:	e022      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003fa8:	2302      	movs	r3, #2
 8003faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fae:	e01e      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003fb0:	2304      	movs	r3, #4
 8003fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fb6:	e01a      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003fb8:	2308      	movs	r3, #8
 8003fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fbe:	e016      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003fc0:	2310      	movs	r3, #16
 8003fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fc6:	e012      	b.n	8003fee <UART_SetConfig+0x2e6>
 8003fc8:	efff69f3 	.word	0xefff69f3
 8003fcc:	40008000 	.word	0x40008000
 8003fd0:	40013800 	.word	0x40013800
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	40004400 	.word	0x40004400
 8003fdc:	40004800 	.word	0x40004800
 8003fe0:	40004c00 	.word	0x40004c00
 8003fe4:	40005000 	.word	0x40005000
 8003fe8:	2310      	movs	r3, #16
 8003fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a9f      	ldr	r2, [pc, #636]	@ (8004270 <UART_SetConfig+0x568>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d17a      	bne.n	80040ee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ff8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d824      	bhi.n	800404a <UART_SetConfig+0x342>
 8004000:	a201      	add	r2, pc, #4	@ (adr r2, 8004008 <UART_SetConfig+0x300>)
 8004002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004006:	bf00      	nop
 8004008:	0800402d 	.word	0x0800402d
 800400c:	0800404b 	.word	0x0800404b
 8004010:	08004035 	.word	0x08004035
 8004014:	0800404b 	.word	0x0800404b
 8004018:	0800403b 	.word	0x0800403b
 800401c:	0800404b 	.word	0x0800404b
 8004020:	0800404b 	.word	0x0800404b
 8004024:	0800404b 	.word	0x0800404b
 8004028:	08004043 	.word	0x08004043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800402c:	f7ff f84c 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 8004030:	61f8      	str	r0, [r7, #28]
        break;
 8004032:	e010      	b.n	8004056 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004034:	4b8f      	ldr	r3, [pc, #572]	@ (8004274 <UART_SetConfig+0x56c>)
 8004036:	61fb      	str	r3, [r7, #28]
        break;
 8004038:	e00d      	b.n	8004056 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800403a:	f7fe ffad 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 800403e:	61f8      	str	r0, [r7, #28]
        break;
 8004040:	e009      	b.n	8004056 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004046:	61fb      	str	r3, [r7, #28]
        break;
 8004048:	e005      	b.n	8004056 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004054:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 80fb 	beq.w	8004254 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	4413      	add	r3, r2
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	429a      	cmp	r2, r3
 800406c:	d305      	bcc.n	800407a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004074:	69fa      	ldr	r2, [r7, #28]
 8004076:	429a      	cmp	r2, r3
 8004078:	d903      	bls.n	8004082 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004080:	e0e8      	b.n	8004254 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	2200      	movs	r2, #0
 8004086:	461c      	mov	r4, r3
 8004088:	4615      	mov	r5, r2
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	f04f 0300 	mov.w	r3, #0
 8004092:	022b      	lsls	r3, r5, #8
 8004094:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004098:	0222      	lsls	r2, r4, #8
 800409a:	68f9      	ldr	r1, [r7, #12]
 800409c:	6849      	ldr	r1, [r1, #4]
 800409e:	0849      	lsrs	r1, r1, #1
 80040a0:	2000      	movs	r0, #0
 80040a2:	4688      	mov	r8, r1
 80040a4:	4681      	mov	r9, r0
 80040a6:	eb12 0a08 	adds.w	sl, r2, r8
 80040aa:	eb43 0b09 	adc.w	fp, r3, r9
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	603b      	str	r3, [r7, #0]
 80040b6:	607a      	str	r2, [r7, #4]
 80040b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040bc:	4650      	mov	r0, sl
 80040be:	4659      	mov	r1, fp
 80040c0:	f7fc fc14 	bl	80008ec <__aeabi_uldivmod>
 80040c4:	4602      	mov	r2, r0
 80040c6:	460b      	mov	r3, r1
 80040c8:	4613      	mov	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040d2:	d308      	bcc.n	80040e6 <UART_SetConfig+0x3de>
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040da:	d204      	bcs.n	80040e6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	60da      	str	r2, [r3, #12]
 80040e4:	e0b6      	b.n	8004254 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040ec:	e0b2      	b.n	8004254 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f6:	d15e      	bne.n	80041b6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80040f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d828      	bhi.n	8004152 <UART_SetConfig+0x44a>
 8004100:	a201      	add	r2, pc, #4	@ (adr r2, 8004108 <UART_SetConfig+0x400>)
 8004102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004106:	bf00      	nop
 8004108:	0800412d 	.word	0x0800412d
 800410c:	08004135 	.word	0x08004135
 8004110:	0800413d 	.word	0x0800413d
 8004114:	08004153 	.word	0x08004153
 8004118:	08004143 	.word	0x08004143
 800411c:	08004153 	.word	0x08004153
 8004120:	08004153 	.word	0x08004153
 8004124:	08004153 	.word	0x08004153
 8004128:	0800414b 	.word	0x0800414b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800412c:	f7fe ffcc 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 8004130:	61f8      	str	r0, [r7, #28]
        break;
 8004132:	e014      	b.n	800415e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004134:	f7fe ffde 	bl	80030f4 <HAL_RCC_GetPCLK2Freq>
 8004138:	61f8      	str	r0, [r7, #28]
        break;
 800413a:	e010      	b.n	800415e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800413c:	4b4d      	ldr	r3, [pc, #308]	@ (8004274 <UART_SetConfig+0x56c>)
 800413e:	61fb      	str	r3, [r7, #28]
        break;
 8004140:	e00d      	b.n	800415e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004142:	f7fe ff29 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 8004146:	61f8      	str	r0, [r7, #28]
        break;
 8004148:	e009      	b.n	800415e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800414a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800414e:	61fb      	str	r3, [r7, #28]
        break;
 8004150:	e005      	b.n	800415e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004152:	2300      	movs	r3, #0
 8004154:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800415c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d077      	beq.n	8004254 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	005a      	lsls	r2, r3, #1
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	085b      	lsrs	r3, r3, #1
 800416e:	441a      	add	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	fbb2 f3f3 	udiv	r3, r2, r3
 8004178:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	2b0f      	cmp	r3, #15
 800417e:	d916      	bls.n	80041ae <UART_SetConfig+0x4a6>
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004186:	d212      	bcs.n	80041ae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	b29b      	uxth	r3, r3
 800418c:	f023 030f 	bic.w	r3, r3, #15
 8004190:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	085b      	lsrs	r3, r3, #1
 8004196:	b29b      	uxth	r3, r3
 8004198:	f003 0307 	and.w	r3, r3, #7
 800419c:	b29a      	uxth	r2, r3
 800419e:	8afb      	ldrh	r3, [r7, #22]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	8afa      	ldrh	r2, [r7, #22]
 80041aa:	60da      	str	r2, [r3, #12]
 80041ac:	e052      	b.n	8004254 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80041b4:	e04e      	b.n	8004254 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d827      	bhi.n	800420e <UART_SetConfig+0x506>
 80041be:	a201      	add	r2, pc, #4	@ (adr r2, 80041c4 <UART_SetConfig+0x4bc>)
 80041c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c4:	080041e9 	.word	0x080041e9
 80041c8:	080041f1 	.word	0x080041f1
 80041cc:	080041f9 	.word	0x080041f9
 80041d0:	0800420f 	.word	0x0800420f
 80041d4:	080041ff 	.word	0x080041ff
 80041d8:	0800420f 	.word	0x0800420f
 80041dc:	0800420f 	.word	0x0800420f
 80041e0:	0800420f 	.word	0x0800420f
 80041e4:	08004207 	.word	0x08004207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041e8:	f7fe ff6e 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 80041ec:	61f8      	str	r0, [r7, #28]
        break;
 80041ee:	e014      	b.n	800421a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041f0:	f7fe ff80 	bl	80030f4 <HAL_RCC_GetPCLK2Freq>
 80041f4:	61f8      	str	r0, [r7, #28]
        break;
 80041f6:	e010      	b.n	800421a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004274 <UART_SetConfig+0x56c>)
 80041fa:	61fb      	str	r3, [r7, #28]
        break;
 80041fc:	e00d      	b.n	800421a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041fe:	f7fe fecb 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 8004202:	61f8      	str	r0, [r7, #28]
        break;
 8004204:	e009      	b.n	800421a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800420a:	61fb      	str	r3, [r7, #28]
        break;
 800420c:	e005      	b.n	800421a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800420e:	2300      	movs	r3, #0
 8004210:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004218:	bf00      	nop
    }

    if (pclk != 0U)
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d019      	beq.n	8004254 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	085a      	lsrs	r2, r3, #1
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	441a      	add	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004232:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	2b0f      	cmp	r3, #15
 8004238:	d909      	bls.n	800424e <UART_SetConfig+0x546>
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004240:	d205      	bcs.n	800424e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	b29a      	uxth	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	60da      	str	r2, [r3, #12]
 800424c:	e002      	b.n	8004254 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004260:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004264:	4618      	mov	r0, r3
 8004266:	3728      	adds	r7, #40	@ 0x28
 8004268:	46bd      	mov	sp, r7
 800426a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800426e:	bf00      	nop
 8004270:	40008000 	.word	0x40008000
 8004274:	00f42400 	.word	0x00f42400

08004278 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	f003 0308 	and.w	r3, r3, #8
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	f003 0304 	and.w	r3, r3, #4
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432e:	f003 0320 	and.w	r3, r3, #32
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01a      	beq.n	800438e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004372:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004376:	d10a      	bne.n	800438e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00a      	beq.n	80043b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	605a      	str	r2, [r3, #4]
  }
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b098      	sub	sp, #96	@ 0x60
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043cc:	f7fc ffe4 	bl	8001398 <HAL_GetTick>
 80043d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0308 	and.w	r3, r3, #8
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d12e      	bne.n	800443e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043e8:	2200      	movs	r2, #0
 80043ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 f88c 	bl	800450c <UART_WaitOnFlagUntilTimeout>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d021      	beq.n	800443e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004402:	e853 3f00 	ldrex	r3, [r3]
 8004406:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800440a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800440e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	461a      	mov	r2, r3
 8004416:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004418:	647b      	str	r3, [r7, #68]	@ 0x44
 800441a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800441e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004420:	e841 2300 	strex	r3, r2, [r1]
 8004424:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1e6      	bne.n	80043fa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2220      	movs	r2, #32
 8004430:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e062      	b.n	8004504 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	2b04      	cmp	r3, #4
 800444a:	d149      	bne.n	80044e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800444c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004454:	2200      	movs	r2, #0
 8004456:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f856 	bl	800450c <UART_WaitOnFlagUntilTimeout>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d03c      	beq.n	80044e0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	e853 3f00 	ldrex	r3, [r3]
 8004472:	623b      	str	r3, [r7, #32]
   return(result);
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800447a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	461a      	mov	r2, r3
 8004482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004484:	633b      	str	r3, [r7, #48]	@ 0x30
 8004486:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004488:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800448a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800448c:	e841 2300 	strex	r3, r2, [r1]
 8004490:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1e6      	bne.n	8004466 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	3308      	adds	r3, #8
 800449e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	e853 3f00 	ldrex	r3, [r3]
 80044a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f023 0301 	bic.w	r3, r3, #1
 80044ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	3308      	adds	r3, #8
 80044b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044b8:	61fa      	str	r2, [r7, #28]
 80044ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044bc:	69b9      	ldr	r1, [r7, #24]
 80044be:	69fa      	ldr	r2, [r7, #28]
 80044c0:	e841 2300 	strex	r3, r2, [r1]
 80044c4:	617b      	str	r3, [r7, #20]
   return(result);
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1e5      	bne.n	8004498 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2220      	movs	r2, #32
 80044d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e011      	b.n	8004504 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2220      	movs	r2, #32
 80044e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2220      	movs	r2, #32
 80044ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3758      	adds	r7, #88	@ 0x58
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	603b      	str	r3, [r7, #0]
 8004518:	4613      	mov	r3, r2
 800451a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800451c:	e04f      	b.n	80045be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004524:	d04b      	beq.n	80045be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004526:	f7fc ff37 	bl	8001398 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	429a      	cmp	r2, r3
 8004534:	d302      	bcc.n	800453c <UART_WaitOnFlagUntilTimeout+0x30>
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d101      	bne.n	8004540 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e04e      	b.n	80045de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b00      	cmp	r3, #0
 800454c:	d037      	beq.n	80045be <UART_WaitOnFlagUntilTimeout+0xb2>
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	2b80      	cmp	r3, #128	@ 0x80
 8004552:	d034      	beq.n	80045be <UART_WaitOnFlagUntilTimeout+0xb2>
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b40      	cmp	r3, #64	@ 0x40
 8004558:	d031      	beq.n	80045be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	f003 0308 	and.w	r3, r3, #8
 8004564:	2b08      	cmp	r3, #8
 8004566:	d110      	bne.n	800458a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2208      	movs	r2, #8
 800456e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 f838 	bl	80045e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2208      	movs	r2, #8
 800457a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e029      	b.n	80045de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004598:	d111      	bne.n	80045be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80045a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 f81e 	bl	80045e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e00f      	b.n	80045de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	69da      	ldr	r2, [r3, #28]
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	4013      	ands	r3, r2
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	bf0c      	ite	eq
 80045ce:	2301      	moveq	r3, #1
 80045d0:	2300      	movne	r3, #0
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	461a      	mov	r2, r3
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d0a0      	beq.n	800451e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b095      	sub	sp, #84	@ 0x54
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045f6:	e853 3f00 	ldrex	r3, [r3]
 80045fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004602:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	461a      	mov	r2, r3
 800460a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800460c:	643b      	str	r3, [r7, #64]	@ 0x40
 800460e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004610:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004612:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004614:	e841 2300 	strex	r3, r2, [r1]
 8004618:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800461a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1e6      	bne.n	80045ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	3308      	adds	r3, #8
 8004626:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	e853 3f00 	ldrex	r3, [r3]
 800462e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	f023 0301 	bic.w	r3, r3, #1
 8004636:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	3308      	adds	r3, #8
 800463e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004640:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004642:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004644:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004646:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004648:	e841 2300 	strex	r3, r2, [r1]
 800464c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	2b00      	cmp	r3, #0
 8004652:	d1e5      	bne.n	8004620 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004658:	2b01      	cmp	r3, #1
 800465a:	d118      	bne.n	800468e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	e853 3f00 	ldrex	r3, [r3]
 8004668:	60bb      	str	r3, [r7, #8]
   return(result);
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	f023 0310 	bic.w	r3, r3, #16
 8004670:	647b      	str	r3, [r7, #68]	@ 0x44
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	461a      	mov	r2, r3
 8004678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800467a:	61bb      	str	r3, [r7, #24]
 800467c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467e:	6979      	ldr	r1, [r7, #20]
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	e841 2300 	strex	r3, r2, [r1]
 8004686:	613b      	str	r3, [r7, #16]
   return(result);
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1e6      	bne.n	800465c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80046a2:	bf00      	nop
 80046a4:	3754      	adds	r7, #84	@ 0x54
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
	...

080046b0 <siprintf>:
 80046b0:	b40e      	push	{r1, r2, r3}
 80046b2:	b510      	push	{r4, lr}
 80046b4:	b09d      	sub	sp, #116	@ 0x74
 80046b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80046b8:	9002      	str	r0, [sp, #8]
 80046ba:	9006      	str	r0, [sp, #24]
 80046bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80046c0:	480a      	ldr	r0, [pc, #40]	@ (80046ec <siprintf+0x3c>)
 80046c2:	9107      	str	r1, [sp, #28]
 80046c4:	9104      	str	r1, [sp, #16]
 80046c6:	490a      	ldr	r1, [pc, #40]	@ (80046f0 <siprintf+0x40>)
 80046c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80046cc:	9105      	str	r1, [sp, #20]
 80046ce:	2400      	movs	r4, #0
 80046d0:	a902      	add	r1, sp, #8
 80046d2:	6800      	ldr	r0, [r0, #0]
 80046d4:	9301      	str	r3, [sp, #4]
 80046d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80046d8:	f000 f89c 	bl	8004814 <_svfiprintf_r>
 80046dc:	9b02      	ldr	r3, [sp, #8]
 80046de:	701c      	strb	r4, [r3, #0]
 80046e0:	b01d      	add	sp, #116	@ 0x74
 80046e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046e6:	b003      	add	sp, #12
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	2000000c 	.word	0x2000000c
 80046f0:	ffff0208 	.word	0xffff0208

080046f4 <memset>:
 80046f4:	4402      	add	r2, r0
 80046f6:	4603      	mov	r3, r0
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d100      	bne.n	80046fe <memset+0xa>
 80046fc:	4770      	bx	lr
 80046fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004702:	e7f9      	b.n	80046f8 <memset+0x4>

08004704 <__errno>:
 8004704:	4b01      	ldr	r3, [pc, #4]	@ (800470c <__errno+0x8>)
 8004706:	6818      	ldr	r0, [r3, #0]
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	2000000c 	.word	0x2000000c

08004710 <__libc_init_array>:
 8004710:	b570      	push	{r4, r5, r6, lr}
 8004712:	4d0d      	ldr	r5, [pc, #52]	@ (8004748 <__libc_init_array+0x38>)
 8004714:	4c0d      	ldr	r4, [pc, #52]	@ (800474c <__libc_init_array+0x3c>)
 8004716:	1b64      	subs	r4, r4, r5
 8004718:	10a4      	asrs	r4, r4, #2
 800471a:	2600      	movs	r6, #0
 800471c:	42a6      	cmp	r6, r4
 800471e:	d109      	bne.n	8004734 <__libc_init_array+0x24>
 8004720:	4d0b      	ldr	r5, [pc, #44]	@ (8004750 <__libc_init_array+0x40>)
 8004722:	4c0c      	ldr	r4, [pc, #48]	@ (8004754 <__libc_init_array+0x44>)
 8004724:	f000 fc64 	bl	8004ff0 <_init>
 8004728:	1b64      	subs	r4, r4, r5
 800472a:	10a4      	asrs	r4, r4, #2
 800472c:	2600      	movs	r6, #0
 800472e:	42a6      	cmp	r6, r4
 8004730:	d105      	bne.n	800473e <__libc_init_array+0x2e>
 8004732:	bd70      	pop	{r4, r5, r6, pc}
 8004734:	f855 3b04 	ldr.w	r3, [r5], #4
 8004738:	4798      	blx	r3
 800473a:	3601      	adds	r6, #1
 800473c:	e7ee      	b.n	800471c <__libc_init_array+0xc>
 800473e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004742:	4798      	blx	r3
 8004744:	3601      	adds	r6, #1
 8004746:	e7f2      	b.n	800472e <__libc_init_array+0x1e>
 8004748:	080050b0 	.word	0x080050b0
 800474c:	080050b0 	.word	0x080050b0
 8004750:	080050b0 	.word	0x080050b0
 8004754:	080050b4 	.word	0x080050b4

08004758 <__retarget_lock_acquire_recursive>:
 8004758:	4770      	bx	lr

0800475a <__retarget_lock_release_recursive>:
 800475a:	4770      	bx	lr

0800475c <__ssputs_r>:
 800475c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004760:	688e      	ldr	r6, [r1, #8]
 8004762:	461f      	mov	r7, r3
 8004764:	42be      	cmp	r6, r7
 8004766:	680b      	ldr	r3, [r1, #0]
 8004768:	4682      	mov	sl, r0
 800476a:	460c      	mov	r4, r1
 800476c:	4690      	mov	r8, r2
 800476e:	d82d      	bhi.n	80047cc <__ssputs_r+0x70>
 8004770:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004774:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004778:	d026      	beq.n	80047c8 <__ssputs_r+0x6c>
 800477a:	6965      	ldr	r5, [r4, #20]
 800477c:	6909      	ldr	r1, [r1, #16]
 800477e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004782:	eba3 0901 	sub.w	r9, r3, r1
 8004786:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800478a:	1c7b      	adds	r3, r7, #1
 800478c:	444b      	add	r3, r9
 800478e:	106d      	asrs	r5, r5, #1
 8004790:	429d      	cmp	r5, r3
 8004792:	bf38      	it	cc
 8004794:	461d      	movcc	r5, r3
 8004796:	0553      	lsls	r3, r2, #21
 8004798:	d527      	bpl.n	80047ea <__ssputs_r+0x8e>
 800479a:	4629      	mov	r1, r5
 800479c:	f000 f958 	bl	8004a50 <_malloc_r>
 80047a0:	4606      	mov	r6, r0
 80047a2:	b360      	cbz	r0, 80047fe <__ssputs_r+0xa2>
 80047a4:	6921      	ldr	r1, [r4, #16]
 80047a6:	464a      	mov	r2, r9
 80047a8:	f000 fbc2 	bl	8004f30 <memcpy>
 80047ac:	89a3      	ldrh	r3, [r4, #12]
 80047ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80047b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047b6:	81a3      	strh	r3, [r4, #12]
 80047b8:	6126      	str	r6, [r4, #16]
 80047ba:	6165      	str	r5, [r4, #20]
 80047bc:	444e      	add	r6, r9
 80047be:	eba5 0509 	sub.w	r5, r5, r9
 80047c2:	6026      	str	r6, [r4, #0]
 80047c4:	60a5      	str	r5, [r4, #8]
 80047c6:	463e      	mov	r6, r7
 80047c8:	42be      	cmp	r6, r7
 80047ca:	d900      	bls.n	80047ce <__ssputs_r+0x72>
 80047cc:	463e      	mov	r6, r7
 80047ce:	6820      	ldr	r0, [r4, #0]
 80047d0:	4632      	mov	r2, r6
 80047d2:	4641      	mov	r1, r8
 80047d4:	f000 fb82 	bl	8004edc <memmove>
 80047d8:	68a3      	ldr	r3, [r4, #8]
 80047da:	1b9b      	subs	r3, r3, r6
 80047dc:	60a3      	str	r3, [r4, #8]
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	4433      	add	r3, r6
 80047e2:	6023      	str	r3, [r4, #0]
 80047e4:	2000      	movs	r0, #0
 80047e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ea:	462a      	mov	r2, r5
 80047ec:	f000 fb48 	bl	8004e80 <_realloc_r>
 80047f0:	4606      	mov	r6, r0
 80047f2:	2800      	cmp	r0, #0
 80047f4:	d1e0      	bne.n	80047b8 <__ssputs_r+0x5c>
 80047f6:	6921      	ldr	r1, [r4, #16]
 80047f8:	4650      	mov	r0, sl
 80047fa:	f000 fba7 	bl	8004f4c <_free_r>
 80047fe:	230c      	movs	r3, #12
 8004800:	f8ca 3000 	str.w	r3, [sl]
 8004804:	89a3      	ldrh	r3, [r4, #12]
 8004806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800480a:	81a3      	strh	r3, [r4, #12]
 800480c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004810:	e7e9      	b.n	80047e6 <__ssputs_r+0x8a>
	...

08004814 <_svfiprintf_r>:
 8004814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004818:	4698      	mov	r8, r3
 800481a:	898b      	ldrh	r3, [r1, #12]
 800481c:	061b      	lsls	r3, r3, #24
 800481e:	b09d      	sub	sp, #116	@ 0x74
 8004820:	4607      	mov	r7, r0
 8004822:	460d      	mov	r5, r1
 8004824:	4614      	mov	r4, r2
 8004826:	d510      	bpl.n	800484a <_svfiprintf_r+0x36>
 8004828:	690b      	ldr	r3, [r1, #16]
 800482a:	b973      	cbnz	r3, 800484a <_svfiprintf_r+0x36>
 800482c:	2140      	movs	r1, #64	@ 0x40
 800482e:	f000 f90f 	bl	8004a50 <_malloc_r>
 8004832:	6028      	str	r0, [r5, #0]
 8004834:	6128      	str	r0, [r5, #16]
 8004836:	b930      	cbnz	r0, 8004846 <_svfiprintf_r+0x32>
 8004838:	230c      	movs	r3, #12
 800483a:	603b      	str	r3, [r7, #0]
 800483c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004840:	b01d      	add	sp, #116	@ 0x74
 8004842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004846:	2340      	movs	r3, #64	@ 0x40
 8004848:	616b      	str	r3, [r5, #20]
 800484a:	2300      	movs	r3, #0
 800484c:	9309      	str	r3, [sp, #36]	@ 0x24
 800484e:	2320      	movs	r3, #32
 8004850:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004854:	f8cd 800c 	str.w	r8, [sp, #12]
 8004858:	2330      	movs	r3, #48	@ 0x30
 800485a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80049f8 <_svfiprintf_r+0x1e4>
 800485e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004862:	f04f 0901 	mov.w	r9, #1
 8004866:	4623      	mov	r3, r4
 8004868:	469a      	mov	sl, r3
 800486a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800486e:	b10a      	cbz	r2, 8004874 <_svfiprintf_r+0x60>
 8004870:	2a25      	cmp	r2, #37	@ 0x25
 8004872:	d1f9      	bne.n	8004868 <_svfiprintf_r+0x54>
 8004874:	ebba 0b04 	subs.w	fp, sl, r4
 8004878:	d00b      	beq.n	8004892 <_svfiprintf_r+0x7e>
 800487a:	465b      	mov	r3, fp
 800487c:	4622      	mov	r2, r4
 800487e:	4629      	mov	r1, r5
 8004880:	4638      	mov	r0, r7
 8004882:	f7ff ff6b 	bl	800475c <__ssputs_r>
 8004886:	3001      	adds	r0, #1
 8004888:	f000 80a7 	beq.w	80049da <_svfiprintf_r+0x1c6>
 800488c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800488e:	445a      	add	r2, fp
 8004890:	9209      	str	r2, [sp, #36]	@ 0x24
 8004892:	f89a 3000 	ldrb.w	r3, [sl]
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 809f 	beq.w	80049da <_svfiprintf_r+0x1c6>
 800489c:	2300      	movs	r3, #0
 800489e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048a6:	f10a 0a01 	add.w	sl, sl, #1
 80048aa:	9304      	str	r3, [sp, #16]
 80048ac:	9307      	str	r3, [sp, #28]
 80048ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80048b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80048b4:	4654      	mov	r4, sl
 80048b6:	2205      	movs	r2, #5
 80048b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048bc:	484e      	ldr	r0, [pc, #312]	@ (80049f8 <_svfiprintf_r+0x1e4>)
 80048be:	f7fb fc8f 	bl	80001e0 <memchr>
 80048c2:	9a04      	ldr	r2, [sp, #16]
 80048c4:	b9d8      	cbnz	r0, 80048fe <_svfiprintf_r+0xea>
 80048c6:	06d0      	lsls	r0, r2, #27
 80048c8:	bf44      	itt	mi
 80048ca:	2320      	movmi	r3, #32
 80048cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048d0:	0711      	lsls	r1, r2, #28
 80048d2:	bf44      	itt	mi
 80048d4:	232b      	movmi	r3, #43	@ 0x2b
 80048d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048da:	f89a 3000 	ldrb.w	r3, [sl]
 80048de:	2b2a      	cmp	r3, #42	@ 0x2a
 80048e0:	d015      	beq.n	800490e <_svfiprintf_r+0xfa>
 80048e2:	9a07      	ldr	r2, [sp, #28]
 80048e4:	4654      	mov	r4, sl
 80048e6:	2000      	movs	r0, #0
 80048e8:	f04f 0c0a 	mov.w	ip, #10
 80048ec:	4621      	mov	r1, r4
 80048ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048f2:	3b30      	subs	r3, #48	@ 0x30
 80048f4:	2b09      	cmp	r3, #9
 80048f6:	d94b      	bls.n	8004990 <_svfiprintf_r+0x17c>
 80048f8:	b1b0      	cbz	r0, 8004928 <_svfiprintf_r+0x114>
 80048fa:	9207      	str	r2, [sp, #28]
 80048fc:	e014      	b.n	8004928 <_svfiprintf_r+0x114>
 80048fe:	eba0 0308 	sub.w	r3, r0, r8
 8004902:	fa09 f303 	lsl.w	r3, r9, r3
 8004906:	4313      	orrs	r3, r2
 8004908:	9304      	str	r3, [sp, #16]
 800490a:	46a2      	mov	sl, r4
 800490c:	e7d2      	b.n	80048b4 <_svfiprintf_r+0xa0>
 800490e:	9b03      	ldr	r3, [sp, #12]
 8004910:	1d19      	adds	r1, r3, #4
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	9103      	str	r1, [sp, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	bfbb      	ittet	lt
 800491a:	425b      	neglt	r3, r3
 800491c:	f042 0202 	orrlt.w	r2, r2, #2
 8004920:	9307      	strge	r3, [sp, #28]
 8004922:	9307      	strlt	r3, [sp, #28]
 8004924:	bfb8      	it	lt
 8004926:	9204      	strlt	r2, [sp, #16]
 8004928:	7823      	ldrb	r3, [r4, #0]
 800492a:	2b2e      	cmp	r3, #46	@ 0x2e
 800492c:	d10a      	bne.n	8004944 <_svfiprintf_r+0x130>
 800492e:	7863      	ldrb	r3, [r4, #1]
 8004930:	2b2a      	cmp	r3, #42	@ 0x2a
 8004932:	d132      	bne.n	800499a <_svfiprintf_r+0x186>
 8004934:	9b03      	ldr	r3, [sp, #12]
 8004936:	1d1a      	adds	r2, r3, #4
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	9203      	str	r2, [sp, #12]
 800493c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004940:	3402      	adds	r4, #2
 8004942:	9305      	str	r3, [sp, #20]
 8004944:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004a08 <_svfiprintf_r+0x1f4>
 8004948:	7821      	ldrb	r1, [r4, #0]
 800494a:	2203      	movs	r2, #3
 800494c:	4650      	mov	r0, sl
 800494e:	f7fb fc47 	bl	80001e0 <memchr>
 8004952:	b138      	cbz	r0, 8004964 <_svfiprintf_r+0x150>
 8004954:	9b04      	ldr	r3, [sp, #16]
 8004956:	eba0 000a 	sub.w	r0, r0, sl
 800495a:	2240      	movs	r2, #64	@ 0x40
 800495c:	4082      	lsls	r2, r0
 800495e:	4313      	orrs	r3, r2
 8004960:	3401      	adds	r4, #1
 8004962:	9304      	str	r3, [sp, #16]
 8004964:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004968:	4824      	ldr	r0, [pc, #144]	@ (80049fc <_svfiprintf_r+0x1e8>)
 800496a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800496e:	2206      	movs	r2, #6
 8004970:	f7fb fc36 	bl	80001e0 <memchr>
 8004974:	2800      	cmp	r0, #0
 8004976:	d036      	beq.n	80049e6 <_svfiprintf_r+0x1d2>
 8004978:	4b21      	ldr	r3, [pc, #132]	@ (8004a00 <_svfiprintf_r+0x1ec>)
 800497a:	bb1b      	cbnz	r3, 80049c4 <_svfiprintf_r+0x1b0>
 800497c:	9b03      	ldr	r3, [sp, #12]
 800497e:	3307      	adds	r3, #7
 8004980:	f023 0307 	bic.w	r3, r3, #7
 8004984:	3308      	adds	r3, #8
 8004986:	9303      	str	r3, [sp, #12]
 8004988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800498a:	4433      	add	r3, r6
 800498c:	9309      	str	r3, [sp, #36]	@ 0x24
 800498e:	e76a      	b.n	8004866 <_svfiprintf_r+0x52>
 8004990:	fb0c 3202 	mla	r2, ip, r2, r3
 8004994:	460c      	mov	r4, r1
 8004996:	2001      	movs	r0, #1
 8004998:	e7a8      	b.n	80048ec <_svfiprintf_r+0xd8>
 800499a:	2300      	movs	r3, #0
 800499c:	3401      	adds	r4, #1
 800499e:	9305      	str	r3, [sp, #20]
 80049a0:	4619      	mov	r1, r3
 80049a2:	f04f 0c0a 	mov.w	ip, #10
 80049a6:	4620      	mov	r0, r4
 80049a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049ac:	3a30      	subs	r2, #48	@ 0x30
 80049ae:	2a09      	cmp	r2, #9
 80049b0:	d903      	bls.n	80049ba <_svfiprintf_r+0x1a6>
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d0c6      	beq.n	8004944 <_svfiprintf_r+0x130>
 80049b6:	9105      	str	r1, [sp, #20]
 80049b8:	e7c4      	b.n	8004944 <_svfiprintf_r+0x130>
 80049ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80049be:	4604      	mov	r4, r0
 80049c0:	2301      	movs	r3, #1
 80049c2:	e7f0      	b.n	80049a6 <_svfiprintf_r+0x192>
 80049c4:	ab03      	add	r3, sp, #12
 80049c6:	9300      	str	r3, [sp, #0]
 80049c8:	462a      	mov	r2, r5
 80049ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004a04 <_svfiprintf_r+0x1f0>)
 80049cc:	a904      	add	r1, sp, #16
 80049ce:	4638      	mov	r0, r7
 80049d0:	f3af 8000 	nop.w
 80049d4:	1c42      	adds	r2, r0, #1
 80049d6:	4606      	mov	r6, r0
 80049d8:	d1d6      	bne.n	8004988 <_svfiprintf_r+0x174>
 80049da:	89ab      	ldrh	r3, [r5, #12]
 80049dc:	065b      	lsls	r3, r3, #25
 80049de:	f53f af2d 	bmi.w	800483c <_svfiprintf_r+0x28>
 80049e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049e4:	e72c      	b.n	8004840 <_svfiprintf_r+0x2c>
 80049e6:	ab03      	add	r3, sp, #12
 80049e8:	9300      	str	r3, [sp, #0]
 80049ea:	462a      	mov	r2, r5
 80049ec:	4b05      	ldr	r3, [pc, #20]	@ (8004a04 <_svfiprintf_r+0x1f0>)
 80049ee:	a904      	add	r1, sp, #16
 80049f0:	4638      	mov	r0, r7
 80049f2:	f000 f91b 	bl	8004c2c <_printf_i>
 80049f6:	e7ed      	b.n	80049d4 <_svfiprintf_r+0x1c0>
 80049f8:	08005074 	.word	0x08005074
 80049fc:	0800507e 	.word	0x0800507e
 8004a00:	00000000 	.word	0x00000000
 8004a04:	0800475d 	.word	0x0800475d
 8004a08:	0800507a 	.word	0x0800507a

08004a0c <sbrk_aligned>:
 8004a0c:	b570      	push	{r4, r5, r6, lr}
 8004a0e:	4e0f      	ldr	r6, [pc, #60]	@ (8004a4c <sbrk_aligned+0x40>)
 8004a10:	460c      	mov	r4, r1
 8004a12:	6831      	ldr	r1, [r6, #0]
 8004a14:	4605      	mov	r5, r0
 8004a16:	b911      	cbnz	r1, 8004a1e <sbrk_aligned+0x12>
 8004a18:	f000 fa7a 	bl	8004f10 <_sbrk_r>
 8004a1c:	6030      	str	r0, [r6, #0]
 8004a1e:	4621      	mov	r1, r4
 8004a20:	4628      	mov	r0, r5
 8004a22:	f000 fa75 	bl	8004f10 <_sbrk_r>
 8004a26:	1c43      	adds	r3, r0, #1
 8004a28:	d103      	bne.n	8004a32 <sbrk_aligned+0x26>
 8004a2a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004a2e:	4620      	mov	r0, r4
 8004a30:	bd70      	pop	{r4, r5, r6, pc}
 8004a32:	1cc4      	adds	r4, r0, #3
 8004a34:	f024 0403 	bic.w	r4, r4, #3
 8004a38:	42a0      	cmp	r0, r4
 8004a3a:	d0f8      	beq.n	8004a2e <sbrk_aligned+0x22>
 8004a3c:	1a21      	subs	r1, r4, r0
 8004a3e:	4628      	mov	r0, r5
 8004a40:	f000 fa66 	bl	8004f10 <_sbrk_r>
 8004a44:	3001      	adds	r0, #1
 8004a46:	d1f2      	bne.n	8004a2e <sbrk_aligned+0x22>
 8004a48:	e7ef      	b.n	8004a2a <sbrk_aligned+0x1e>
 8004a4a:	bf00      	nop
 8004a4c:	20000298 	.word	0x20000298

08004a50 <_malloc_r>:
 8004a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a54:	1ccd      	adds	r5, r1, #3
 8004a56:	f025 0503 	bic.w	r5, r5, #3
 8004a5a:	3508      	adds	r5, #8
 8004a5c:	2d0c      	cmp	r5, #12
 8004a5e:	bf38      	it	cc
 8004a60:	250c      	movcc	r5, #12
 8004a62:	2d00      	cmp	r5, #0
 8004a64:	4606      	mov	r6, r0
 8004a66:	db01      	blt.n	8004a6c <_malloc_r+0x1c>
 8004a68:	42a9      	cmp	r1, r5
 8004a6a:	d904      	bls.n	8004a76 <_malloc_r+0x26>
 8004a6c:	230c      	movs	r3, #12
 8004a6e:	6033      	str	r3, [r6, #0]
 8004a70:	2000      	movs	r0, #0
 8004a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b4c <_malloc_r+0xfc>
 8004a7a:	f000 f9f5 	bl	8004e68 <__malloc_lock>
 8004a7e:	f8d8 3000 	ldr.w	r3, [r8]
 8004a82:	461c      	mov	r4, r3
 8004a84:	bb44      	cbnz	r4, 8004ad8 <_malloc_r+0x88>
 8004a86:	4629      	mov	r1, r5
 8004a88:	4630      	mov	r0, r6
 8004a8a:	f7ff ffbf 	bl	8004a0c <sbrk_aligned>
 8004a8e:	1c43      	adds	r3, r0, #1
 8004a90:	4604      	mov	r4, r0
 8004a92:	d158      	bne.n	8004b46 <_malloc_r+0xf6>
 8004a94:	f8d8 4000 	ldr.w	r4, [r8]
 8004a98:	4627      	mov	r7, r4
 8004a9a:	2f00      	cmp	r7, #0
 8004a9c:	d143      	bne.n	8004b26 <_malloc_r+0xd6>
 8004a9e:	2c00      	cmp	r4, #0
 8004aa0:	d04b      	beq.n	8004b3a <_malloc_r+0xea>
 8004aa2:	6823      	ldr	r3, [r4, #0]
 8004aa4:	4639      	mov	r1, r7
 8004aa6:	4630      	mov	r0, r6
 8004aa8:	eb04 0903 	add.w	r9, r4, r3
 8004aac:	f000 fa30 	bl	8004f10 <_sbrk_r>
 8004ab0:	4581      	cmp	r9, r0
 8004ab2:	d142      	bne.n	8004b3a <_malloc_r+0xea>
 8004ab4:	6821      	ldr	r1, [r4, #0]
 8004ab6:	1a6d      	subs	r5, r5, r1
 8004ab8:	4629      	mov	r1, r5
 8004aba:	4630      	mov	r0, r6
 8004abc:	f7ff ffa6 	bl	8004a0c <sbrk_aligned>
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	d03a      	beq.n	8004b3a <_malloc_r+0xea>
 8004ac4:	6823      	ldr	r3, [r4, #0]
 8004ac6:	442b      	add	r3, r5
 8004ac8:	6023      	str	r3, [r4, #0]
 8004aca:	f8d8 3000 	ldr.w	r3, [r8]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	bb62      	cbnz	r2, 8004b2c <_malloc_r+0xdc>
 8004ad2:	f8c8 7000 	str.w	r7, [r8]
 8004ad6:	e00f      	b.n	8004af8 <_malloc_r+0xa8>
 8004ad8:	6822      	ldr	r2, [r4, #0]
 8004ada:	1b52      	subs	r2, r2, r5
 8004adc:	d420      	bmi.n	8004b20 <_malloc_r+0xd0>
 8004ade:	2a0b      	cmp	r2, #11
 8004ae0:	d917      	bls.n	8004b12 <_malloc_r+0xc2>
 8004ae2:	1961      	adds	r1, r4, r5
 8004ae4:	42a3      	cmp	r3, r4
 8004ae6:	6025      	str	r5, [r4, #0]
 8004ae8:	bf18      	it	ne
 8004aea:	6059      	strne	r1, [r3, #4]
 8004aec:	6863      	ldr	r3, [r4, #4]
 8004aee:	bf08      	it	eq
 8004af0:	f8c8 1000 	streq.w	r1, [r8]
 8004af4:	5162      	str	r2, [r4, r5]
 8004af6:	604b      	str	r3, [r1, #4]
 8004af8:	4630      	mov	r0, r6
 8004afa:	f000 f9bb 	bl	8004e74 <__malloc_unlock>
 8004afe:	f104 000b 	add.w	r0, r4, #11
 8004b02:	1d23      	adds	r3, r4, #4
 8004b04:	f020 0007 	bic.w	r0, r0, #7
 8004b08:	1ac2      	subs	r2, r0, r3
 8004b0a:	bf1c      	itt	ne
 8004b0c:	1a1b      	subne	r3, r3, r0
 8004b0e:	50a3      	strne	r3, [r4, r2]
 8004b10:	e7af      	b.n	8004a72 <_malloc_r+0x22>
 8004b12:	6862      	ldr	r2, [r4, #4]
 8004b14:	42a3      	cmp	r3, r4
 8004b16:	bf0c      	ite	eq
 8004b18:	f8c8 2000 	streq.w	r2, [r8]
 8004b1c:	605a      	strne	r2, [r3, #4]
 8004b1e:	e7eb      	b.n	8004af8 <_malloc_r+0xa8>
 8004b20:	4623      	mov	r3, r4
 8004b22:	6864      	ldr	r4, [r4, #4]
 8004b24:	e7ae      	b.n	8004a84 <_malloc_r+0x34>
 8004b26:	463c      	mov	r4, r7
 8004b28:	687f      	ldr	r7, [r7, #4]
 8004b2a:	e7b6      	b.n	8004a9a <_malloc_r+0x4a>
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	42a3      	cmp	r3, r4
 8004b32:	d1fb      	bne.n	8004b2c <_malloc_r+0xdc>
 8004b34:	2300      	movs	r3, #0
 8004b36:	6053      	str	r3, [r2, #4]
 8004b38:	e7de      	b.n	8004af8 <_malloc_r+0xa8>
 8004b3a:	230c      	movs	r3, #12
 8004b3c:	6033      	str	r3, [r6, #0]
 8004b3e:	4630      	mov	r0, r6
 8004b40:	f000 f998 	bl	8004e74 <__malloc_unlock>
 8004b44:	e794      	b.n	8004a70 <_malloc_r+0x20>
 8004b46:	6005      	str	r5, [r0, #0]
 8004b48:	e7d6      	b.n	8004af8 <_malloc_r+0xa8>
 8004b4a:	bf00      	nop
 8004b4c:	2000029c 	.word	0x2000029c

08004b50 <_printf_common>:
 8004b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b54:	4616      	mov	r6, r2
 8004b56:	4698      	mov	r8, r3
 8004b58:	688a      	ldr	r2, [r1, #8]
 8004b5a:	690b      	ldr	r3, [r1, #16]
 8004b5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b60:	4293      	cmp	r3, r2
 8004b62:	bfb8      	it	lt
 8004b64:	4613      	movlt	r3, r2
 8004b66:	6033      	str	r3, [r6, #0]
 8004b68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b6c:	4607      	mov	r7, r0
 8004b6e:	460c      	mov	r4, r1
 8004b70:	b10a      	cbz	r2, 8004b76 <_printf_common+0x26>
 8004b72:	3301      	adds	r3, #1
 8004b74:	6033      	str	r3, [r6, #0]
 8004b76:	6823      	ldr	r3, [r4, #0]
 8004b78:	0699      	lsls	r1, r3, #26
 8004b7a:	bf42      	ittt	mi
 8004b7c:	6833      	ldrmi	r3, [r6, #0]
 8004b7e:	3302      	addmi	r3, #2
 8004b80:	6033      	strmi	r3, [r6, #0]
 8004b82:	6825      	ldr	r5, [r4, #0]
 8004b84:	f015 0506 	ands.w	r5, r5, #6
 8004b88:	d106      	bne.n	8004b98 <_printf_common+0x48>
 8004b8a:	f104 0a19 	add.w	sl, r4, #25
 8004b8e:	68e3      	ldr	r3, [r4, #12]
 8004b90:	6832      	ldr	r2, [r6, #0]
 8004b92:	1a9b      	subs	r3, r3, r2
 8004b94:	42ab      	cmp	r3, r5
 8004b96:	dc26      	bgt.n	8004be6 <_printf_common+0x96>
 8004b98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004b9c:	6822      	ldr	r2, [r4, #0]
 8004b9e:	3b00      	subs	r3, #0
 8004ba0:	bf18      	it	ne
 8004ba2:	2301      	movne	r3, #1
 8004ba4:	0692      	lsls	r2, r2, #26
 8004ba6:	d42b      	bmi.n	8004c00 <_printf_common+0xb0>
 8004ba8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bac:	4641      	mov	r1, r8
 8004bae:	4638      	mov	r0, r7
 8004bb0:	47c8      	blx	r9
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	d01e      	beq.n	8004bf4 <_printf_common+0xa4>
 8004bb6:	6823      	ldr	r3, [r4, #0]
 8004bb8:	6922      	ldr	r2, [r4, #16]
 8004bba:	f003 0306 	and.w	r3, r3, #6
 8004bbe:	2b04      	cmp	r3, #4
 8004bc0:	bf02      	ittt	eq
 8004bc2:	68e5      	ldreq	r5, [r4, #12]
 8004bc4:	6833      	ldreq	r3, [r6, #0]
 8004bc6:	1aed      	subeq	r5, r5, r3
 8004bc8:	68a3      	ldr	r3, [r4, #8]
 8004bca:	bf0c      	ite	eq
 8004bcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bd0:	2500      	movne	r5, #0
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	bfc4      	itt	gt
 8004bd6:	1a9b      	subgt	r3, r3, r2
 8004bd8:	18ed      	addgt	r5, r5, r3
 8004bda:	2600      	movs	r6, #0
 8004bdc:	341a      	adds	r4, #26
 8004bde:	42b5      	cmp	r5, r6
 8004be0:	d11a      	bne.n	8004c18 <_printf_common+0xc8>
 8004be2:	2000      	movs	r0, #0
 8004be4:	e008      	b.n	8004bf8 <_printf_common+0xa8>
 8004be6:	2301      	movs	r3, #1
 8004be8:	4652      	mov	r2, sl
 8004bea:	4641      	mov	r1, r8
 8004bec:	4638      	mov	r0, r7
 8004bee:	47c8      	blx	r9
 8004bf0:	3001      	adds	r0, #1
 8004bf2:	d103      	bne.n	8004bfc <_printf_common+0xac>
 8004bf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bfc:	3501      	adds	r5, #1
 8004bfe:	e7c6      	b.n	8004b8e <_printf_common+0x3e>
 8004c00:	18e1      	adds	r1, r4, r3
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	2030      	movs	r0, #48	@ 0x30
 8004c06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c0a:	4422      	add	r2, r4
 8004c0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c14:	3302      	adds	r3, #2
 8004c16:	e7c7      	b.n	8004ba8 <_printf_common+0x58>
 8004c18:	2301      	movs	r3, #1
 8004c1a:	4622      	mov	r2, r4
 8004c1c:	4641      	mov	r1, r8
 8004c1e:	4638      	mov	r0, r7
 8004c20:	47c8      	blx	r9
 8004c22:	3001      	adds	r0, #1
 8004c24:	d0e6      	beq.n	8004bf4 <_printf_common+0xa4>
 8004c26:	3601      	adds	r6, #1
 8004c28:	e7d9      	b.n	8004bde <_printf_common+0x8e>
	...

08004c2c <_printf_i>:
 8004c2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c30:	7e0f      	ldrb	r7, [r1, #24]
 8004c32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c34:	2f78      	cmp	r7, #120	@ 0x78
 8004c36:	4691      	mov	r9, r2
 8004c38:	4680      	mov	r8, r0
 8004c3a:	460c      	mov	r4, r1
 8004c3c:	469a      	mov	sl, r3
 8004c3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c42:	d807      	bhi.n	8004c54 <_printf_i+0x28>
 8004c44:	2f62      	cmp	r7, #98	@ 0x62
 8004c46:	d80a      	bhi.n	8004c5e <_printf_i+0x32>
 8004c48:	2f00      	cmp	r7, #0
 8004c4a:	f000 80d1 	beq.w	8004df0 <_printf_i+0x1c4>
 8004c4e:	2f58      	cmp	r7, #88	@ 0x58
 8004c50:	f000 80b8 	beq.w	8004dc4 <_printf_i+0x198>
 8004c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c5c:	e03a      	b.n	8004cd4 <_printf_i+0xa8>
 8004c5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c62:	2b15      	cmp	r3, #21
 8004c64:	d8f6      	bhi.n	8004c54 <_printf_i+0x28>
 8004c66:	a101      	add	r1, pc, #4	@ (adr r1, 8004c6c <_printf_i+0x40>)
 8004c68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c6c:	08004cc5 	.word	0x08004cc5
 8004c70:	08004cd9 	.word	0x08004cd9
 8004c74:	08004c55 	.word	0x08004c55
 8004c78:	08004c55 	.word	0x08004c55
 8004c7c:	08004c55 	.word	0x08004c55
 8004c80:	08004c55 	.word	0x08004c55
 8004c84:	08004cd9 	.word	0x08004cd9
 8004c88:	08004c55 	.word	0x08004c55
 8004c8c:	08004c55 	.word	0x08004c55
 8004c90:	08004c55 	.word	0x08004c55
 8004c94:	08004c55 	.word	0x08004c55
 8004c98:	08004dd7 	.word	0x08004dd7
 8004c9c:	08004d03 	.word	0x08004d03
 8004ca0:	08004d91 	.word	0x08004d91
 8004ca4:	08004c55 	.word	0x08004c55
 8004ca8:	08004c55 	.word	0x08004c55
 8004cac:	08004df9 	.word	0x08004df9
 8004cb0:	08004c55 	.word	0x08004c55
 8004cb4:	08004d03 	.word	0x08004d03
 8004cb8:	08004c55 	.word	0x08004c55
 8004cbc:	08004c55 	.word	0x08004c55
 8004cc0:	08004d99 	.word	0x08004d99
 8004cc4:	6833      	ldr	r3, [r6, #0]
 8004cc6:	1d1a      	adds	r2, r3, #4
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6032      	str	r2, [r6, #0]
 8004ccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e09c      	b.n	8004e12 <_printf_i+0x1e6>
 8004cd8:	6833      	ldr	r3, [r6, #0]
 8004cda:	6820      	ldr	r0, [r4, #0]
 8004cdc:	1d19      	adds	r1, r3, #4
 8004cde:	6031      	str	r1, [r6, #0]
 8004ce0:	0606      	lsls	r6, r0, #24
 8004ce2:	d501      	bpl.n	8004ce8 <_printf_i+0xbc>
 8004ce4:	681d      	ldr	r5, [r3, #0]
 8004ce6:	e003      	b.n	8004cf0 <_printf_i+0xc4>
 8004ce8:	0645      	lsls	r5, r0, #25
 8004cea:	d5fb      	bpl.n	8004ce4 <_printf_i+0xb8>
 8004cec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004cf0:	2d00      	cmp	r5, #0
 8004cf2:	da03      	bge.n	8004cfc <_printf_i+0xd0>
 8004cf4:	232d      	movs	r3, #45	@ 0x2d
 8004cf6:	426d      	negs	r5, r5
 8004cf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cfc:	4858      	ldr	r0, [pc, #352]	@ (8004e60 <_printf_i+0x234>)
 8004cfe:	230a      	movs	r3, #10
 8004d00:	e011      	b.n	8004d26 <_printf_i+0xfa>
 8004d02:	6821      	ldr	r1, [r4, #0]
 8004d04:	6833      	ldr	r3, [r6, #0]
 8004d06:	0608      	lsls	r0, r1, #24
 8004d08:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d0c:	d402      	bmi.n	8004d14 <_printf_i+0xe8>
 8004d0e:	0649      	lsls	r1, r1, #25
 8004d10:	bf48      	it	mi
 8004d12:	b2ad      	uxthmi	r5, r5
 8004d14:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d16:	4852      	ldr	r0, [pc, #328]	@ (8004e60 <_printf_i+0x234>)
 8004d18:	6033      	str	r3, [r6, #0]
 8004d1a:	bf14      	ite	ne
 8004d1c:	230a      	movne	r3, #10
 8004d1e:	2308      	moveq	r3, #8
 8004d20:	2100      	movs	r1, #0
 8004d22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d26:	6866      	ldr	r6, [r4, #4]
 8004d28:	60a6      	str	r6, [r4, #8]
 8004d2a:	2e00      	cmp	r6, #0
 8004d2c:	db05      	blt.n	8004d3a <_printf_i+0x10e>
 8004d2e:	6821      	ldr	r1, [r4, #0]
 8004d30:	432e      	orrs	r6, r5
 8004d32:	f021 0104 	bic.w	r1, r1, #4
 8004d36:	6021      	str	r1, [r4, #0]
 8004d38:	d04b      	beq.n	8004dd2 <_printf_i+0x1a6>
 8004d3a:	4616      	mov	r6, r2
 8004d3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d40:	fb03 5711 	mls	r7, r3, r1, r5
 8004d44:	5dc7      	ldrb	r7, [r0, r7]
 8004d46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d4a:	462f      	mov	r7, r5
 8004d4c:	42bb      	cmp	r3, r7
 8004d4e:	460d      	mov	r5, r1
 8004d50:	d9f4      	bls.n	8004d3c <_printf_i+0x110>
 8004d52:	2b08      	cmp	r3, #8
 8004d54:	d10b      	bne.n	8004d6e <_printf_i+0x142>
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	07df      	lsls	r7, r3, #31
 8004d5a:	d508      	bpl.n	8004d6e <_printf_i+0x142>
 8004d5c:	6923      	ldr	r3, [r4, #16]
 8004d5e:	6861      	ldr	r1, [r4, #4]
 8004d60:	4299      	cmp	r1, r3
 8004d62:	bfde      	ittt	le
 8004d64:	2330      	movle	r3, #48	@ 0x30
 8004d66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d6a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004d6e:	1b92      	subs	r2, r2, r6
 8004d70:	6122      	str	r2, [r4, #16]
 8004d72:	f8cd a000 	str.w	sl, [sp]
 8004d76:	464b      	mov	r3, r9
 8004d78:	aa03      	add	r2, sp, #12
 8004d7a:	4621      	mov	r1, r4
 8004d7c:	4640      	mov	r0, r8
 8004d7e:	f7ff fee7 	bl	8004b50 <_printf_common>
 8004d82:	3001      	adds	r0, #1
 8004d84:	d14a      	bne.n	8004e1c <_printf_i+0x1f0>
 8004d86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d8a:	b004      	add	sp, #16
 8004d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	f043 0320 	orr.w	r3, r3, #32
 8004d96:	6023      	str	r3, [r4, #0]
 8004d98:	4832      	ldr	r0, [pc, #200]	@ (8004e64 <_printf_i+0x238>)
 8004d9a:	2778      	movs	r7, #120	@ 0x78
 8004d9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	6831      	ldr	r1, [r6, #0]
 8004da4:	061f      	lsls	r7, r3, #24
 8004da6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004daa:	d402      	bmi.n	8004db2 <_printf_i+0x186>
 8004dac:	065f      	lsls	r7, r3, #25
 8004dae:	bf48      	it	mi
 8004db0:	b2ad      	uxthmi	r5, r5
 8004db2:	6031      	str	r1, [r6, #0]
 8004db4:	07d9      	lsls	r1, r3, #31
 8004db6:	bf44      	itt	mi
 8004db8:	f043 0320 	orrmi.w	r3, r3, #32
 8004dbc:	6023      	strmi	r3, [r4, #0]
 8004dbe:	b11d      	cbz	r5, 8004dc8 <_printf_i+0x19c>
 8004dc0:	2310      	movs	r3, #16
 8004dc2:	e7ad      	b.n	8004d20 <_printf_i+0xf4>
 8004dc4:	4826      	ldr	r0, [pc, #152]	@ (8004e60 <_printf_i+0x234>)
 8004dc6:	e7e9      	b.n	8004d9c <_printf_i+0x170>
 8004dc8:	6823      	ldr	r3, [r4, #0]
 8004dca:	f023 0320 	bic.w	r3, r3, #32
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	e7f6      	b.n	8004dc0 <_printf_i+0x194>
 8004dd2:	4616      	mov	r6, r2
 8004dd4:	e7bd      	b.n	8004d52 <_printf_i+0x126>
 8004dd6:	6833      	ldr	r3, [r6, #0]
 8004dd8:	6825      	ldr	r5, [r4, #0]
 8004dda:	6961      	ldr	r1, [r4, #20]
 8004ddc:	1d18      	adds	r0, r3, #4
 8004dde:	6030      	str	r0, [r6, #0]
 8004de0:	062e      	lsls	r6, r5, #24
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	d501      	bpl.n	8004dea <_printf_i+0x1be>
 8004de6:	6019      	str	r1, [r3, #0]
 8004de8:	e002      	b.n	8004df0 <_printf_i+0x1c4>
 8004dea:	0668      	lsls	r0, r5, #25
 8004dec:	d5fb      	bpl.n	8004de6 <_printf_i+0x1ba>
 8004dee:	8019      	strh	r1, [r3, #0]
 8004df0:	2300      	movs	r3, #0
 8004df2:	6123      	str	r3, [r4, #16]
 8004df4:	4616      	mov	r6, r2
 8004df6:	e7bc      	b.n	8004d72 <_printf_i+0x146>
 8004df8:	6833      	ldr	r3, [r6, #0]
 8004dfa:	1d1a      	adds	r2, r3, #4
 8004dfc:	6032      	str	r2, [r6, #0]
 8004dfe:	681e      	ldr	r6, [r3, #0]
 8004e00:	6862      	ldr	r2, [r4, #4]
 8004e02:	2100      	movs	r1, #0
 8004e04:	4630      	mov	r0, r6
 8004e06:	f7fb f9eb 	bl	80001e0 <memchr>
 8004e0a:	b108      	cbz	r0, 8004e10 <_printf_i+0x1e4>
 8004e0c:	1b80      	subs	r0, r0, r6
 8004e0e:	6060      	str	r0, [r4, #4]
 8004e10:	6863      	ldr	r3, [r4, #4]
 8004e12:	6123      	str	r3, [r4, #16]
 8004e14:	2300      	movs	r3, #0
 8004e16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e1a:	e7aa      	b.n	8004d72 <_printf_i+0x146>
 8004e1c:	6923      	ldr	r3, [r4, #16]
 8004e1e:	4632      	mov	r2, r6
 8004e20:	4649      	mov	r1, r9
 8004e22:	4640      	mov	r0, r8
 8004e24:	47d0      	blx	sl
 8004e26:	3001      	adds	r0, #1
 8004e28:	d0ad      	beq.n	8004d86 <_printf_i+0x15a>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	079b      	lsls	r3, r3, #30
 8004e2e:	d413      	bmi.n	8004e58 <_printf_i+0x22c>
 8004e30:	68e0      	ldr	r0, [r4, #12]
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	4298      	cmp	r0, r3
 8004e36:	bfb8      	it	lt
 8004e38:	4618      	movlt	r0, r3
 8004e3a:	e7a6      	b.n	8004d8a <_printf_i+0x15e>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	4632      	mov	r2, r6
 8004e40:	4649      	mov	r1, r9
 8004e42:	4640      	mov	r0, r8
 8004e44:	47d0      	blx	sl
 8004e46:	3001      	adds	r0, #1
 8004e48:	d09d      	beq.n	8004d86 <_printf_i+0x15a>
 8004e4a:	3501      	adds	r5, #1
 8004e4c:	68e3      	ldr	r3, [r4, #12]
 8004e4e:	9903      	ldr	r1, [sp, #12]
 8004e50:	1a5b      	subs	r3, r3, r1
 8004e52:	42ab      	cmp	r3, r5
 8004e54:	dcf2      	bgt.n	8004e3c <_printf_i+0x210>
 8004e56:	e7eb      	b.n	8004e30 <_printf_i+0x204>
 8004e58:	2500      	movs	r5, #0
 8004e5a:	f104 0619 	add.w	r6, r4, #25
 8004e5e:	e7f5      	b.n	8004e4c <_printf_i+0x220>
 8004e60:	08005085 	.word	0x08005085
 8004e64:	08005096 	.word	0x08005096

08004e68 <__malloc_lock>:
 8004e68:	4801      	ldr	r0, [pc, #4]	@ (8004e70 <__malloc_lock+0x8>)
 8004e6a:	f7ff bc75 	b.w	8004758 <__retarget_lock_acquire_recursive>
 8004e6e:	bf00      	nop
 8004e70:	20000294 	.word	0x20000294

08004e74 <__malloc_unlock>:
 8004e74:	4801      	ldr	r0, [pc, #4]	@ (8004e7c <__malloc_unlock+0x8>)
 8004e76:	f7ff bc70 	b.w	800475a <__retarget_lock_release_recursive>
 8004e7a:	bf00      	nop
 8004e7c:	20000294 	.word	0x20000294

08004e80 <_realloc_r>:
 8004e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e84:	4607      	mov	r7, r0
 8004e86:	4614      	mov	r4, r2
 8004e88:	460d      	mov	r5, r1
 8004e8a:	b921      	cbnz	r1, 8004e96 <_realloc_r+0x16>
 8004e8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e90:	4611      	mov	r1, r2
 8004e92:	f7ff bddd 	b.w	8004a50 <_malloc_r>
 8004e96:	b92a      	cbnz	r2, 8004ea4 <_realloc_r+0x24>
 8004e98:	f000 f858 	bl	8004f4c <_free_r>
 8004e9c:	4625      	mov	r5, r4
 8004e9e:	4628      	mov	r0, r5
 8004ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ea4:	f000 f89c 	bl	8004fe0 <_malloc_usable_size_r>
 8004ea8:	4284      	cmp	r4, r0
 8004eaa:	4606      	mov	r6, r0
 8004eac:	d802      	bhi.n	8004eb4 <_realloc_r+0x34>
 8004eae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004eb2:	d8f4      	bhi.n	8004e9e <_realloc_r+0x1e>
 8004eb4:	4621      	mov	r1, r4
 8004eb6:	4638      	mov	r0, r7
 8004eb8:	f7ff fdca 	bl	8004a50 <_malloc_r>
 8004ebc:	4680      	mov	r8, r0
 8004ebe:	b908      	cbnz	r0, 8004ec4 <_realloc_r+0x44>
 8004ec0:	4645      	mov	r5, r8
 8004ec2:	e7ec      	b.n	8004e9e <_realloc_r+0x1e>
 8004ec4:	42b4      	cmp	r4, r6
 8004ec6:	4622      	mov	r2, r4
 8004ec8:	4629      	mov	r1, r5
 8004eca:	bf28      	it	cs
 8004ecc:	4632      	movcs	r2, r6
 8004ece:	f000 f82f 	bl	8004f30 <memcpy>
 8004ed2:	4629      	mov	r1, r5
 8004ed4:	4638      	mov	r0, r7
 8004ed6:	f000 f839 	bl	8004f4c <_free_r>
 8004eda:	e7f1      	b.n	8004ec0 <_realloc_r+0x40>

08004edc <memmove>:
 8004edc:	4288      	cmp	r0, r1
 8004ede:	b510      	push	{r4, lr}
 8004ee0:	eb01 0402 	add.w	r4, r1, r2
 8004ee4:	d902      	bls.n	8004eec <memmove+0x10>
 8004ee6:	4284      	cmp	r4, r0
 8004ee8:	4623      	mov	r3, r4
 8004eea:	d807      	bhi.n	8004efc <memmove+0x20>
 8004eec:	1e43      	subs	r3, r0, #1
 8004eee:	42a1      	cmp	r1, r4
 8004ef0:	d008      	beq.n	8004f04 <memmove+0x28>
 8004ef2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ef6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004efa:	e7f8      	b.n	8004eee <memmove+0x12>
 8004efc:	4402      	add	r2, r0
 8004efe:	4601      	mov	r1, r0
 8004f00:	428a      	cmp	r2, r1
 8004f02:	d100      	bne.n	8004f06 <memmove+0x2a>
 8004f04:	bd10      	pop	{r4, pc}
 8004f06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f0e:	e7f7      	b.n	8004f00 <memmove+0x24>

08004f10 <_sbrk_r>:
 8004f10:	b538      	push	{r3, r4, r5, lr}
 8004f12:	4d06      	ldr	r5, [pc, #24]	@ (8004f2c <_sbrk_r+0x1c>)
 8004f14:	2300      	movs	r3, #0
 8004f16:	4604      	mov	r4, r0
 8004f18:	4608      	mov	r0, r1
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	f7fc f95a 	bl	80011d4 <_sbrk>
 8004f20:	1c43      	adds	r3, r0, #1
 8004f22:	d102      	bne.n	8004f2a <_sbrk_r+0x1a>
 8004f24:	682b      	ldr	r3, [r5, #0]
 8004f26:	b103      	cbz	r3, 8004f2a <_sbrk_r+0x1a>
 8004f28:	6023      	str	r3, [r4, #0]
 8004f2a:	bd38      	pop	{r3, r4, r5, pc}
 8004f2c:	200002a0 	.word	0x200002a0

08004f30 <memcpy>:
 8004f30:	440a      	add	r2, r1
 8004f32:	4291      	cmp	r1, r2
 8004f34:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004f38:	d100      	bne.n	8004f3c <memcpy+0xc>
 8004f3a:	4770      	bx	lr
 8004f3c:	b510      	push	{r4, lr}
 8004f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f46:	4291      	cmp	r1, r2
 8004f48:	d1f9      	bne.n	8004f3e <memcpy+0xe>
 8004f4a:	bd10      	pop	{r4, pc}

08004f4c <_free_r>:
 8004f4c:	b538      	push	{r3, r4, r5, lr}
 8004f4e:	4605      	mov	r5, r0
 8004f50:	2900      	cmp	r1, #0
 8004f52:	d041      	beq.n	8004fd8 <_free_r+0x8c>
 8004f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f58:	1f0c      	subs	r4, r1, #4
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	bfb8      	it	lt
 8004f5e:	18e4      	addlt	r4, r4, r3
 8004f60:	f7ff ff82 	bl	8004e68 <__malloc_lock>
 8004f64:	4a1d      	ldr	r2, [pc, #116]	@ (8004fdc <_free_r+0x90>)
 8004f66:	6813      	ldr	r3, [r2, #0]
 8004f68:	b933      	cbnz	r3, 8004f78 <_free_r+0x2c>
 8004f6a:	6063      	str	r3, [r4, #4]
 8004f6c:	6014      	str	r4, [r2, #0]
 8004f6e:	4628      	mov	r0, r5
 8004f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f74:	f7ff bf7e 	b.w	8004e74 <__malloc_unlock>
 8004f78:	42a3      	cmp	r3, r4
 8004f7a:	d908      	bls.n	8004f8e <_free_r+0x42>
 8004f7c:	6820      	ldr	r0, [r4, #0]
 8004f7e:	1821      	adds	r1, r4, r0
 8004f80:	428b      	cmp	r3, r1
 8004f82:	bf01      	itttt	eq
 8004f84:	6819      	ldreq	r1, [r3, #0]
 8004f86:	685b      	ldreq	r3, [r3, #4]
 8004f88:	1809      	addeq	r1, r1, r0
 8004f8a:	6021      	streq	r1, [r4, #0]
 8004f8c:	e7ed      	b.n	8004f6a <_free_r+0x1e>
 8004f8e:	461a      	mov	r2, r3
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	b10b      	cbz	r3, 8004f98 <_free_r+0x4c>
 8004f94:	42a3      	cmp	r3, r4
 8004f96:	d9fa      	bls.n	8004f8e <_free_r+0x42>
 8004f98:	6811      	ldr	r1, [r2, #0]
 8004f9a:	1850      	adds	r0, r2, r1
 8004f9c:	42a0      	cmp	r0, r4
 8004f9e:	d10b      	bne.n	8004fb8 <_free_r+0x6c>
 8004fa0:	6820      	ldr	r0, [r4, #0]
 8004fa2:	4401      	add	r1, r0
 8004fa4:	1850      	adds	r0, r2, r1
 8004fa6:	4283      	cmp	r3, r0
 8004fa8:	6011      	str	r1, [r2, #0]
 8004faa:	d1e0      	bne.n	8004f6e <_free_r+0x22>
 8004fac:	6818      	ldr	r0, [r3, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	6053      	str	r3, [r2, #4]
 8004fb2:	4408      	add	r0, r1
 8004fb4:	6010      	str	r0, [r2, #0]
 8004fb6:	e7da      	b.n	8004f6e <_free_r+0x22>
 8004fb8:	d902      	bls.n	8004fc0 <_free_r+0x74>
 8004fba:	230c      	movs	r3, #12
 8004fbc:	602b      	str	r3, [r5, #0]
 8004fbe:	e7d6      	b.n	8004f6e <_free_r+0x22>
 8004fc0:	6820      	ldr	r0, [r4, #0]
 8004fc2:	1821      	adds	r1, r4, r0
 8004fc4:	428b      	cmp	r3, r1
 8004fc6:	bf04      	itt	eq
 8004fc8:	6819      	ldreq	r1, [r3, #0]
 8004fca:	685b      	ldreq	r3, [r3, #4]
 8004fcc:	6063      	str	r3, [r4, #4]
 8004fce:	bf04      	itt	eq
 8004fd0:	1809      	addeq	r1, r1, r0
 8004fd2:	6021      	streq	r1, [r4, #0]
 8004fd4:	6054      	str	r4, [r2, #4]
 8004fd6:	e7ca      	b.n	8004f6e <_free_r+0x22>
 8004fd8:	bd38      	pop	{r3, r4, r5, pc}
 8004fda:	bf00      	nop
 8004fdc:	2000029c 	.word	0x2000029c

08004fe0 <_malloc_usable_size_r>:
 8004fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fe4:	1f18      	subs	r0, r3, #4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	bfbc      	itt	lt
 8004fea:	580b      	ldrlt	r3, [r1, r0]
 8004fec:	18c0      	addlt	r0, r0, r3
 8004fee:	4770      	bx	lr

08004ff0 <_init>:
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff2:	bf00      	nop
 8004ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ff6:	bc08      	pop	{r3}
 8004ff8:	469e      	mov	lr, r3
 8004ffa:	4770      	bx	lr

08004ffc <_fini>:
 8004ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffe:	bf00      	nop
 8005000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005002:	bc08      	pop	{r3}
 8005004:	469e      	mov	lr, r3
 8005006:	4770      	bx	lr
