00007000 Starting Address
Assembler used: EASy68K Editor/Assembler v5.16.01
Created On: 5/15/2021 1:24:51 PM

00000000                             1  *-----------------------------------------------------------
00000000                             2  * Title      :Testing File
00000000                             3  * Written by :Lucas Buckeye, Brendan Hurt, Zach Shim
00000000                             4  * Date       :4.19.21
00000000                             5  * Description:v1.2
00000000                             6  *-----------------------------------------------------------
00000000                             7  
00007000                             8          ORG     $7000
00007000                             9  
00007000                            10  ;x:      DC.B    1
00007000                            11  ;y:      DC.B    5
00007000                            12  ;z:      EQU     $A8C0
00007000                            13  
00007000                            14  ;TEST_JSR_1:
00007000                            15          ;RTS
00007000                            16  
00007000                            17  MAIN:
00007000                            18          ; immediate shifts
00007000  EB02                      19          ASL.B   #5, D2
00007002  E041                      20          ASR.W   #8, D1
00007004  E58C                      21          LSL.L   #2, D4
00007006                            22          
00007006                            23          ; register shifts
00007006  E822                      24          ASR.B   D4, D2
00007008  E765                      25          ASL.W   D3, D5
0000700A  E26F                      26          LSR.W   D1, D7
0000700C  E7AE                      27          LSL.L   D3, D6
0000700E                            28          
0000700E                            29          ; addressing modes for memory shift
0000700E  E0D3                      30          ASR.W   (A3)
00007010  E3DD                      31          LSL.W   (A5)+
00007012  E0E7                      32          ASR.W   -(A7)
00007014  E2F8 1234                 33          LSR.W   $1234
00007018  E1F9 0000FFFF             34          ASL.W   $0000FFFF
0000701E                            35          
0000701E                            36  
0000701E                            37          ;MULS.W  #$0010, D0
0000701E                            38          ;MULS.W   D0, D1
0000701E                            39          ;MULS.L  $123456, D1
0000701E                            40  
0000701E                            41          ;LEA     $1234, A3
0000701E                            42  
0000701E                            43          ;JSR     DONE
0000701E                            44  
0000701E                            45          ;ADD.B   #3, D0
0000701E                            46          ;ADD.L   #$123456, D6
0000701E                            47          ;ADD.W   #$1234, D6
0000701E                            48          ;ADD.B   #$34, D6
0000701E                            49          ;ADD.B   x, D6
0000701E                            50          ;ADD.W   #z, D6
0000701E                            51          ;ADD.L   D3, (A4)+
0000701E                            52          ;ADD.L   (A4)+, D3
0000701E                            53          ;ADD.L   -(A4), D4
0000701E                            54          ;ADD.L   D4, -(A4)
0000701E                            55          ;ADD.L   $ABCD, D5
0000701E                            56          ;ADD.W   D5, $ABCDEF12
0000701E                            57          ;ADD.B   D1, D2
0000701E                            58  
0000701E                            59          ;SUB.B   #3, D2
0000701E                            60          ;SUB.L   #$123456, D6
0000701E                            61          ;SUB.W   #$1234, D6
0000701E                            62          ;SUB.B   #$34, D6
0000701E                            63          ;SUB.B   x, D6
0000701E                            64          ;SUB.W   #z, D6
0000701E                            65          ;SUB.L   D3, (A4)+
0000701E                            66          ;SUB.L   (A4)+, D3
0000701E                            67          ;SUB.L   -(A4), D4
0000701E                            68          ;SUB.L   D4, -(A4)
0000701E                            69          ;SUB.L   $ABCD, D5
0000701E                            70          ;SUB.W   D5, $ABCDEF12
0000701E                            71          ;SUB.B   D1, D2
0000701E                            72  
0000701E                            73          ;AND.L   #$0010, D0
0000701E                            74          ;AND.W   $AE437B, D0
0000701E                            75          ;AND.W   D1, D0
0000701E                            76          ;AND.L   D1, D0
0000701E                            77  
0000701E                            78          ;NOT.L   D5
0000701E                            79          ;NOT.L   D2
0000701E                            80  
0000701E                            81          ;NOP    
0000701E                            82  
0000701E                            83  TEST_JSR_2:
0000701E  4E75                      84          RTS
00007020                            85  
00007020                            86  DONE:
00007020  FFFF FFFF                 87          SIMHALT             ; halt simulator
00007024                            88          END     MAIN        ; last line of source

No errors detected
No warnings generated


SYMBOL TABLE INFORMATION
Symbol-name         Value
-------------------------
DONE                7020
MAIN                7000
TEST_JSR_2          701E
