{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 17:12:44 2011 " "Info: Processing started: Thu Feb 03 17:12:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c " "Info: Elaborating entity \"i2c\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 i2c.v(72) " "Warning (10230): Verilog HDL assignment warning at i2c.v(72): truncated value with size 32 to match size of target (20)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(90) " "Warning (10230): Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(155) " "Info (10264): Verilog HDL Case Statement information at i2c.v(155): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(231) " "Info (10264): Verilog HDL Case Statement information at i2c.v(231): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(296) " "Info (10264): Verilog HDL Case Statement information at i2c.v(296): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 296 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(153) " "Info (10264): Verilog HDL Case Statement information at i2c.v(153): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(377) " "Info (10264): Verilog HDL Case Statement information at i2c.v(377): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 377 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(453) " "Info (10264): Verilog HDL Case Statement information at i2c.v(453): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 453 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(518) " "Info (10264): Verilog HDL Case Statement information at i2c.v(518): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 518 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(593) " "Info (10264): Verilog HDL Case Statement information at i2c.v(593): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 593 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(375) " "Info (10264): Verilog HDL Case Statement information at i2c.v(375): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 375 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr i2c.v(114) " "Warning (10240): Verilog HDL Always Construct warning at i2c.v(114): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 i2c.v(703) " "Warning (10230): Verilog HDL assignment warning at i2c.v(703): truncated value with size 32 to match size of target (12)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(711) " "Info (10264): Verilog HDL Case Statement information at i2c.v(711): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 711 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[0\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[1\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[2\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[3\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[4\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[5\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[6\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] i2c.v(114) " "Info (10041): Inferred latch for \"addr\[7\]\" at i2c.v(114)" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 13 -1 0 } } { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 703 -1 0 } } { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 129 -1 0 } } { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 29 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lowbit GND " "Warning (13410): Pin \"lowbit\" is stuck at GND" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Warning (13410): Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "i2c.v" "" { Text "E:/A-C8V4整理的Verilog程序/i2c总线/i2c.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inner_state~56 " "Info: Register \"inner_state~56\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inner_state~57 " "Info: Register \"inner_state~57\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inner_state~58 " "Info: Register \"inner_state~58\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inner_state~59 " "Info: Register \"inner_state~59\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_state~30 " "Info: Register \"i2c_state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_state~31 " "Info: Register \"i2c_state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "292 " "Info: Implemented 292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Info: Implemented 271 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 17:13:01 2011 " "Info: Processing ended: Thu Feb 03 17:13:01 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
