// Seed: 1947341660
module module_0;
  wire id_1;
  wire id_2;
  parameter id_3 = -1 & 1;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    id_1,
    .id_5(id_2),
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_17,
    input wand id_4,
    output tri1 id_5,
    output uwire id_6,
    input wand id_7,
    output tri id_8,
    input wor id_9,
    output wand id_10,
    input tri0 id_11,
    input tri id_12,
    output logic id_13,
    output tri0 id_14,
    input tri1 id_15
);
  always @(1 or 1) begin : LABEL_0
    wait (-1);
    id_13 = 1;
  end
  module_0 modCall_1 ();
endmodule
