

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Wed Dec 27 21:19:53 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 15.194 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        4|        4| 0.100 us | 0.100 us |    5|    5| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0  |        3|        3| 75.000 ns | 75.000 ns |    4|    4| function |
        |call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_148     |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s           |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|     293|    395|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        -|      -|     345|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     638|    848|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0  |        0|      2|  164|  331|    0|
    |call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_148     |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s           |        0|      0|  129|   64|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                         |                                                                   |        0|      2|  293|  395|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_389_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_400_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_343_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_354_p2       |     +    |      0|  0|  39|          32|           1|
    |and_ln289_3_fu_228_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_234_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_222_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_163          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_227          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op49  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_4_fu_176_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_5_fu_196_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_6_fu_216_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_166_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_338_p2      |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_384_p2      |   icmp   |      0|  0|  18|          32|           5|
    |select_ln323_fu_405_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_359_p3    |  select  |      0|  0|  32|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 342|         327|          31|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  33|          6|    1|          6|
    |ap_phi_mux_storemerge_phi_fu_131_p4  |  15|          3|   32|         96|
    |pX_3                                 |   9|          2|   32|         64|
    |pY_3                                 |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |sX_3                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 111|         23|  133|        302|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_4_reg_457                                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                  |   5|   0|    5|          0|
    |ap_port_reg_in_elem_data_V_read                                                            |  16|   0|   16|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_4_reg_440                                                                       |   1|   0|    1|          0|
    |icmp_ln289_reg_430                                                                         |   1|   0|    1|          0|
    |kernel_data_V_4                                                                            |  16|   0|   16|          0|
    |kernel_data_V_5                                                                            |  16|   0|   16|          0|
    |kernel_data_V_7                                                                            |  16|   0|   16|          0|
    |kernel_data_V_8                                                                            |  16|   0|   16|          0|
    |pX_3                                                                                       |  32|   0|   32|          0|
    |pX_3_load_reg_451                                                                          |  32|   0|   32|          0|
    |pY_3                                                                                       |  32|   0|   32|          0|
    |pY_3_load_reg_445                                                                          |  32|   0|   32|          0|
    |sX_3                                                                                       |  32|   0|   32|          0|
    |sX_3_load_reg_425                                                                          |  32|   0|   32|          0|
    |sY_3                                                                                       |  32|   0|   32|          0|
    |sY_3_load_reg_435                                                                          |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 345|   0|  345|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|in_elem_data_V_read           |  in |   16|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

