 ** Message System Log
 ** Database: 
 ** Date:   Wed Jan 15 15:31:24 2014


****************
Macro Parameters
****************

Name                            : FIFO_PIXEL_SELECT
Family                          : PA3SOC2
Output Format                   : VERILOG
Type                            : RAM
Write Enable                    : Active Low
Read Enable                     : Active Low
Reset                           : Active Low
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 392
Write Width                     : 32
Read Depth                      : 1568
Read Width                      : 8
RAM Type                        : Two Port
Clocks                          : Single Read/Write Clock
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : Yes
Optimized for                   : Power
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 :
Portname RClock                 :
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  : RESET
Portname Clock                  : RWCLK
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : False

Cascade Configuration:
     Write Port configuration   : 512x8
     Read Port configuration    : 2048x2
     Number of blocks depth wise: 1
     Number of blocks width wise: 4

**************
Compile Report
**************


Netlist Resource Report
=======================

    Microcontroller Subsystem  Used:      0  Total:      1   (0.00%)
    Fabric                     Used:      0  Total:  11520   (0.00%)
    Fabric IO (W/ clocks)      Used:      0  Total:    128   (0.00%)
    Fabric Differential IO     Used:      0  Total:     64   (0.00%)
    Dedicated Analog IO        Used:      0  Total:     43   (0.00%)
    Dedicated MSS IO           Used:      0  Total:     43   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     15   (0.00%)
    MSS GLOBAL                 Used:      0  Total:      3   (0.00%)
    Fabric CCC                 Used:      0  Total:      1   (0.00%)
    MSS CCC                    Used:      0  Total:      1   (0.00%)
    On-chip RC oscillator      Used:      0  Total:      1   (0.00%)
    Main Crystal oscillator    Used:      0  Total:      1   (0.00%)
    32 KHz Crystal oscillator  Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      4  Total:     24   (16.67%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to \\vmware-host/Shared Folders/lab11 On My Mac/workspace/senseye/sw/smartfusion/impl/libero/senseye/smartgen\FIFO_PIXEL_SELECT\FIFO_PIXEL_SELECT.v.

 ** Log Ended:   Wed Jan 15 15:31:26 2014

