
Composite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013174  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e4c8  08013314  08013314  00014314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080217dc  080217dc  0002356c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080217dc  080217dc  000227dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080217e4  080217e4  0002356c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080217e4  080217e4  000227e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080217e8  080217e8  000227e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000056c  20000000  080217ec  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e0fc  2000056c  08021d58  0002356c  2**2
                  ALLOC
 10 ._user_heap_stack 00000e00  2000e668  08021d58  00023668  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002356c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f20c  00000000  00000000  0002359c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000077ed  00000000  00000000  000527a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002588  00000000  00000000  00059f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001cfb  00000000  00000000  0005c520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021954  00000000  00000000  0005e21b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038928  00000000  00000000  0007fb6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000af016  00000000  00000000  000b8497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001674ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a0a8  00000000  00000000  001674f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00171598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000056c 	.word	0x2000056c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080132fc 	.word	0x080132fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000570 	.word	0x20000570
 80001dc:	080132fc 	.word	0x080132fc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005c2:	463b      	mov	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005ce:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005d0:	4a21      	ldr	r2, [pc, #132]	@ (8000658 <MX_ADC1_Init+0x9c>)
 80005d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ee:	4b19      	ldr	r3, [pc, #100]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005f6:	4b17      	ldr	r3, [pc, #92]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005fe:	4a17      	ldr	r2, [pc, #92]	@ (800065c <MX_ADC1_Init+0xa0>)
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000602:	4b14      	ldr	r3, [pc, #80]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <MX_ADC1_Init+0x98>)
 800060a:	2201      	movs	r2, #1
 800060c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800060e:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000610:	2200      	movs	r2, #0
 8000612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000618:	2201      	movs	r2, #1
 800061a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061c:	480d      	ldr	r0, [pc, #52]	@ (8000654 <MX_ADC1_Init+0x98>)
 800061e:	f001 fba7 	bl	8001d70 <HAL_ADC_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000628:	f000 feb0 	bl	800138c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800062c:	2310      	movs	r3, #16
 800062e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000630:	2301      	movs	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000638:	463b      	mov	r3, r7
 800063a:	4619      	mov	r1, r3
 800063c:	4805      	ldr	r0, [pc, #20]	@ (8000654 <MX_ADC1_Init+0x98>)
 800063e:	f001 fcf5 	bl	800202c <HAL_ADC_ConfigChannel>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000648:	f000 fea0 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000588 	.word	0x20000588
 8000658:	40012000 	.word	0x40012000
 800065c:	0f000001 	.word	0x0f000001

08000660 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a0b      	ldr	r2, [pc, #44]	@ (800069c <HAL_ADC_MspInit+0x3c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d10d      	bne.n	800068e <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	4b0a      	ldr	r3, [pc, #40]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a09      	ldr	r2, [pc, #36]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b07      	ldr	r3, [pc, #28]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800068e:	bf00      	nop
 8000690:	3714      	adds	r7, #20
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	40012000 	.word	0x40012000
 80006a0:	40023800 	.word	0x40023800

080006a4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_CRC_Init+0x20>)
 80006aa:	4a07      	ldr	r2, [pc, #28]	@ (80006c8 <MX_CRC_Init+0x24>)
 80006ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_CRC_Init+0x20>)
 80006b0:	f002 f872 	bl	8002798 <HAL_CRC_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006ba:	f000 fe67 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200005d0 	.word	0x200005d0
 80006c8:	40023000 	.word	0x40023000

080006cc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000708 <HAL_CRC_MspInit+0x3c>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d10d      	bne.n	80006fa <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a09      	ldr	r2, [pc, #36]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80006fa:	bf00      	nop
 80006fc:	3714      	adds	r7, #20
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	40023000 	.word	0x40023000
 800070c:	40023800 	.word	0x40023800

08000710 <MX_DMA_Init>:
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  *   hdma_memtomem_dma2_stream2
  */
void MX_DMA_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	4b55      	ldr	r3, [pc, #340]	@ (8000870 <MX_DMA_Init+0x160>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	4a54      	ldr	r2, [pc, #336]	@ (8000870 <MX_DMA_Init+0x160>)
 8000720:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000724:	6313      	str	r3, [r2, #48]	@ 0x30
 8000726:	4b52      	ldr	r3, [pc, #328]	@ (8000870 <MX_DMA_Init+0x160>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	603b      	str	r3, [r7, #0]
 8000736:	4b4e      	ldr	r3, [pc, #312]	@ (8000870 <MX_DMA_Init+0x160>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a4d      	ldr	r2, [pc, #308]	@ (8000870 <MX_DMA_Init+0x160>)
 800073c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b4b      	ldr	r3, [pc, #300]	@ (8000870 <MX_DMA_Init+0x160>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 800074e:	4b49      	ldr	r3, [pc, #292]	@ (8000874 <MX_DMA_Init+0x164>)
 8000750:	4a49      	ldr	r2, [pc, #292]	@ (8000878 <MX_DMA_Init+0x168>)
 8000752:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8000754:	4b47      	ldr	r3, [pc, #284]	@ (8000874 <MX_DMA_Init+0x164>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800075a:	4b46      	ldr	r3, [pc, #280]	@ (8000874 <MX_DMA_Init+0x164>)
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8000760:	4b44      	ldr	r3, [pc, #272]	@ (8000874 <MX_DMA_Init+0x164>)
 8000762:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000766:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8000768:	4b42      	ldr	r3, [pc, #264]	@ (8000874 <MX_DMA_Init+0x164>)
 800076a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800076e:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000770:	4b40      	ldr	r3, [pc, #256]	@ (8000874 <MX_DMA_Init+0x164>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000776:	4b3f      	ldr	r3, [pc, #252]	@ (8000874 <MX_DMA_Init+0x164>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 800077c:	4b3d      	ldr	r3, [pc, #244]	@ (8000874 <MX_DMA_Init+0x164>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000782:	4b3c      	ldr	r3, [pc, #240]	@ (8000874 <MX_DMA_Init+0x164>)
 8000784:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000788:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800078a:	4b3a      	ldr	r3, [pc, #232]	@ (8000874 <MX_DMA_Init+0x164>)
 800078c:	2204      	movs	r2, #4
 800078e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000790:	4b38      	ldr	r3, [pc, #224]	@ (8000874 <MX_DMA_Init+0x164>)
 8000792:	2203      	movs	r2, #3
 8000794:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8000796:	4b37      	ldr	r3, [pc, #220]	@ (8000874 <MX_DMA_Init+0x164>)
 8000798:	2200      	movs	r2, #0
 800079a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800079c:	4b35      	ldr	r3, [pc, #212]	@ (8000874 <MX_DMA_Init+0x164>)
 800079e:	2200      	movs	r2, #0
 80007a0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 80007a2:	4834      	ldr	r0, [pc, #208]	@ (8000874 <MX_DMA_Init+0x164>)
 80007a4:	f002 f822 	bl	80027ec <HAL_DMA_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_DMA_Init+0xa2>
  {
    Error_Handler();
 80007ae:	f000 fded 	bl	800138c <Error_Handler>
  }

  /* Configure DMA request hdma_memtomem_dma2_stream2 on DMA2_Stream2 */
  hdma_memtomem_dma2_stream2.Instance = DMA2_Stream2;
 80007b2:	4b32      	ldr	r3, [pc, #200]	@ (800087c <MX_DMA_Init+0x16c>)
 80007b4:	4a32      	ldr	r2, [pc, #200]	@ (8000880 <MX_DMA_Init+0x170>)
 80007b6:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream2.Init.Channel = DMA_CHANNEL_0;
 80007b8:	4b30      	ldr	r3, [pc, #192]	@ (800087c <MX_DMA_Init+0x16c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80007be:	4b2f      	ldr	r3, [pc, #188]	@ (800087c <MX_DMA_Init+0x16c>)
 80007c0:	2280      	movs	r2, #128	@ 0x80
 80007c2:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream2.Init.PeriphInc = DMA_PINC_ENABLE;
 80007c4:	4b2d      	ldr	r3, [pc, #180]	@ (800087c <MX_DMA_Init+0x16c>)
 80007c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ca:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream2.Init.MemInc = DMA_MINC_ENABLE;
 80007cc:	4b2b      	ldr	r3, [pc, #172]	@ (800087c <MX_DMA_Init+0x16c>)
 80007ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007d2:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007d4:	4b29      	ldr	r3, [pc, #164]	@ (800087c <MX_DMA_Init+0x16c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007da:	4b28      	ldr	r3, [pc, #160]	@ (800087c <MX_DMA_Init+0x16c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream2.Init.Mode = DMA_NORMAL;
 80007e0:	4b26      	ldr	r3, [pc, #152]	@ (800087c <MX_DMA_Init+0x16c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80007e6:	4b25      	ldr	r3, [pc, #148]	@ (800087c <MX_DMA_Init+0x16c>)
 80007e8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007ec:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80007ee:	4b23      	ldr	r3, [pc, #140]	@ (800087c <MX_DMA_Init+0x16c>)
 80007f0:	2204      	movs	r2, #4
 80007f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80007f4:	4b21      	ldr	r3, [pc, #132]	@ (800087c <MX_DMA_Init+0x16c>)
 80007f6:	2203      	movs	r2, #3
 80007f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream2.Init.MemBurst = DMA_MBURST_SINGLE;
 80007fa:	4b20      	ldr	r3, [pc, #128]	@ (800087c <MX_DMA_Init+0x16c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000800:	4b1e      	ldr	r3, [pc, #120]	@ (800087c <MX_DMA_Init+0x16c>)
 8000802:	2200      	movs	r2, #0
 8000804:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream2) != HAL_OK)
 8000806:	481d      	ldr	r0, [pc, #116]	@ (800087c <MX_DMA_Init+0x16c>)
 8000808:	f001 fff0 	bl	80027ec <HAL_DMA_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_DMA_Init+0x106>
  {
    Error_Handler();
 8000812:	f000 fdbb 	bl	800138c <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2105      	movs	r1, #5
 800081a:	200c      	movs	r0, #12
 800081c:	f001 ff60 	bl	80026e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000820:	200c      	movs	r0, #12
 8000822:	f001 ff89 	bl	8002738 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2105      	movs	r1, #5
 800082a:	200f      	movs	r0, #15
 800082c:	f001 ff58 	bl	80026e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000830:	200f      	movs	r0, #15
 8000832:	f001 ff81 	bl	8002738 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2105      	movs	r1, #5
 800083a:	2010      	movs	r0, #16
 800083c:	f001 ff50 	bl	80026e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000840:	2010      	movs	r0, #16
 8000842:	f001 ff79 	bl	8002738 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2105      	movs	r1, #5
 800084a:	2039      	movs	r0, #57	@ 0x39
 800084c:	f001 ff48 	bl	80026e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000850:	2039      	movs	r0, #57	@ 0x39
 8000852:	f001 ff71 	bl	8002738 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2105      	movs	r1, #5
 800085a:	2045      	movs	r0, #69	@ 0x45
 800085c:	f001 ff40 	bl	80026e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000860:	2045      	movs	r0, #69	@ 0x45
 8000862:	f001 ff69 	bl	8002738 <HAL_NVIC_EnableIRQ>

}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800
 8000874:	200005d8 	.word	0x200005d8
 8000878:	40026410 	.word	0x40026410
 800087c:	20000638 	.word	0x20000638
 8000880:	40026440 	.word	0x40026440

08000884 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <MX_FREERTOS_Init+0x38>)
 800088a:	2100      	movs	r1, #0
 800088c:	480c      	ldr	r0, [pc, #48]	@ (80008c0 <MX_FREERTOS_Init+0x3c>)
 800088e:	f00f fa9a 	bl	800fdc6 <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a0b      	ldr	r2, [pc, #44]	@ (80008c4 <MX_FREERTOS_Init+0x40>)
 8000896:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  LED_TaskHandle = osThreadNew(Start_LED_Task, NULL, &LED_Task_attributes);
 8000898:	4a0b      	ldr	r2, [pc, #44]	@ (80008c8 <MX_FREERTOS_Init+0x44>)
 800089a:	2100      	movs	r1, #0
 800089c:	480b      	ldr	r0, [pc, #44]	@ (80008cc <MX_FREERTOS_Init+0x48>)
 800089e:	f00f fa92 	bl	800fdc6 <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a0a      	ldr	r2, [pc, #40]	@ (80008d0 <MX_FREERTOS_Init+0x4c>)
 80008a6:	6013      	str	r3, [r2, #0]
  KeyScan_TaskHandle = osThreadNew(Start_KeyScan_Task, NULL, &KeyScan_Task_attributes);
 80008a8:	4a0a      	ldr	r2, [pc, #40]	@ (80008d4 <MX_FREERTOS_Init+0x50>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	480a      	ldr	r0, [pc, #40]	@ (80008d8 <MX_FREERTOS_Init+0x54>)
 80008ae:	f00f fa8a 	bl	800fdc6 <osThreadNew>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a09      	ldr	r2, [pc, #36]	@ (80008dc <MX_FREERTOS_Init+0x58>)
 80008b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	0801e370 	.word	0x0801e370
 80008c0:	080008e1 	.word	0x080008e1
 80008c4:	20000778 	.word	0x20000778
 80008c8:	0801e328 	.word	0x0801e328
 80008cc:	08000965 	.word	0x08000965
 80008d0:	20000770 	.word	0x20000770
 80008d4:	0801e34c 	.word	0x0801e34c
 80008d8:	080009e5 	.word	0x080009e5
 80008dc:	20000774 	.word	0x20000774

080008e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	static TickType_t lasttick;
	// static uint8_t KeyHidReportFull[KeyHidReportLen+1] = {0};
  static uint8_t ConHidReportFull[ConHidReportLen+1] = {0};
  static uint8_t LastReport = 0;
  volatile uint8_t i = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	73fb      	strb	r3, [r7, #15]

	MX_USB_DEVICE_Init();
 80008ec:	f00d f894 	bl	800da18 <MX_USB_DEVICE_Init>
  ComposedHidReport[0] = KeyHidReportID;
 80008f0:	4b17      	ldr	r3, [pc, #92]	@ (8000950 <StartDefaultTask+0x70>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	701a      	strb	r2, [r3, #0]
  ConHidReportFull[0] = ConHidReportID;
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <StartDefaultTask+0x74>)
 80008f8:	2203      	movs	r2, #3
 80008fa:	701a      	strb	r2, [r3, #0]

  lasttick = xTaskGetTickCount();
 80008fc:	f011 f8a0 	bl	8011a40 <xTaskGetTickCount>
 8000900:	4603      	mov	r3, r0
 8000902:	4a15      	ldr	r2, [pc, #84]	@ (8000958 <StartDefaultTask+0x78>)
 8000904:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  for(;;)
  {
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 8000906:	2101      	movs	r1, #1
 8000908:	4813      	ldr	r0, [pc, #76]	@ (8000958 <StartDefaultTask+0x78>)
 800090a:	f010 fecf 	bl	80116ac <vTaskDelayUntil>

    // 发送媒体键
    if (ComposedHidReport[ConHidReportOffset+1] != LastReport)
 800090e:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <StartDefaultTask+0x70>)
 8000910:	7c5a      	ldrb	r2, [r3, #17]
 8000912:	4b12      	ldr	r3, [pc, #72]	@ (800095c <StartDefaultTask+0x7c>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d011      	beq.n	800093e <StartDefaultTask+0x5e>
    {
      memcpy(&ConHidReportFull[1], &ComposedHidReport[ConHidReportOffset+1], ConHidReportLen);
 800091a:	4b0d      	ldr	r3, [pc, #52]	@ (8000950 <StartDefaultTask+0x70>)
 800091c:	7c5a      	ldrb	r2, [r3, #17]
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <StartDefaultTask+0x74>)
 8000920:	705a      	strb	r2, [r3, #1]
      while (USBD_CUSTOM_HID_SendReport(&hUsbDevice, ConHidReportFull, ConHidReportLen+1)!=USBD_OK);
 8000922:	bf00      	nop
 8000924:	2202      	movs	r2, #2
 8000926:	490b      	ldr	r1, [pc, #44]	@ (8000954 <StartDefaultTask+0x74>)
 8000928:	480d      	ldr	r0, [pc, #52]	@ (8000960 <StartDefaultTask+0x80>)
 800092a:	f00f f82b 	bl	800f984 <USBD_CUSTOM_HID_SendReport>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d1f7      	bne.n	8000924 <StartDefaultTask+0x44>
      LastReport = ConHidReportFull[1];
 8000934:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <StartDefaultTask+0x74>)
 8000936:	785a      	ldrb	r2, [r3, #1]
 8000938:	4b08      	ldr	r3, [pc, #32]	@ (800095c <StartDefaultTask+0x7c>)
 800093a:	701a      	strb	r2, [r3, #0]
      continue;
 800093c:	e006      	b.n	800094c <StartDefaultTask+0x6c>
    }

    // 发送键盘按键
    USBD_CUSTOM_HID_SendReport(&hUsbDevice, ComposedHidReport, KeyHidReportLen+1);
 800093e:	2211      	movs	r2, #17
 8000940:	4903      	ldr	r1, [pc, #12]	@ (8000950 <StartDefaultTask+0x70>)
 8000942:	4807      	ldr	r0, [pc, #28]	@ (8000960 <StartDefaultTask+0x80>)
 8000944:	f00f f81e 	bl	800f984 <USBD_CUSTOM_HID_SendReport>

    // 如果usart缓冲区不空则发送；
    zuart_tx_process();
 8000948:	f000 f9de 	bl	8000d08 <zuart_tx_process>
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 800094c:	e7db      	b.n	8000906 <StartDefaultTask+0x26>
 800094e:	bf00      	nop
 8000950:	20000698 	.word	0x20000698
 8000954:	2000077c 	.word	0x2000077c
 8000958:	20000780 	.word	0x20000780
 800095c:	20000784 	.word	0x20000784
 8000960:	2000968c 	.word	0x2000968c

08000964 <Start_LED_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Start_LED_Task(void *argument)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af02      	add	r7, sp, #8
 800096a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_LED_Task */

  HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	2140      	movs	r1, #64	@ 0x40
 8000970:	4818      	ldr	r0, [pc, #96]	@ (80009d4 <Start_LED_Task+0x70>)
 8000972:	f003 f94f 	bl	8003c14 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8000976:	2140      	movs	r1, #64	@ 0x40
 8000978:	4816      	ldr	r0, [pc, #88]	@ (80009d4 <Start_LED_Task+0x70>)
 800097a:	f003 f977 	bl	8003c6c <HAL_GPIO_TogglePin>
    // CDC_Transmit(0,dat,4);
    //HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
    if(LED2_Blink_Int == LED2_Blink_OFF){
 800097e:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <Start_LED_Task+0x74>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000986:	4293      	cmp	r3, r2
 8000988:	d109      	bne.n	800099e <Start_LED_Task+0x3a>
      HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800098a:	2201      	movs	r2, #1
 800098c:	2140      	movs	r1, #64	@ 0x40
 800098e:	4811      	ldr	r0, [pc, #68]	@ (80009d4 <Start_LED_Task+0x70>)
 8000990:	f003 f940 	bl	8003c14 <HAL_GPIO_WritePin>
      osDelay(1000);
 8000994:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000998:	f00f faa7 	bl	800feea <osDelay>
      continue;
 800099c:	e019      	b.n	80009d2 <Start_LED_Task+0x6e>
    }

    osDelay((uint32_t)LED2_Blink_Int);
 800099e:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <Start_LED_Task+0x74>)
 80009a0:	881b      	ldrh	r3, [r3, #0]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f00f faa1 	bl	800feea <osDelay>


    if (if_show_pic){
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <Start_LED_Task+0x78>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d00d      	beq.n	80009cc <Start_LED_Task+0x68>
        LCD_ShowPicture(0,10,240,91,gImage_DOG);
 80009b0:	4b0b      	ldr	r3, [pc, #44]	@ (80009e0 <Start_LED_Task+0x7c>)
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	235b      	movs	r3, #91	@ 0x5b
 80009b6:	22f0      	movs	r2, #240	@ 0xf0
 80009b8:	210a      	movs	r1, #10
 80009ba:	2000      	movs	r0, #0
 80009bc:	f00b f8f6 	bl	800bbac <LCD_ShowPicture>
        if_show_pic = 0;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <Start_LED_Task+0x78>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	701a      	strb	r2, [r3, #0]
        DRAW_FRAME(0);
 80009c6:	2000      	movs	r0, #0
 80009c8:	f000 f832 	bl	8000a30 <DRAW_FRAME>
    }

    DRAW_DATA(0);
 80009cc:	2000      	movs	r0, #0
 80009ce:	f000 f891 	bl	8000af4 <DRAW_DATA>
    HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80009d2:	e7d0      	b.n	8000976 <Start_LED_Task+0x12>
 80009d4:	40020000 	.word	0x40020000
 80009d8:	2000000e 	.word	0x2000000e
 80009dc:	20000000 	.word	0x20000000
 80009e0:	08013888 	.word	0x08013888

080009e4 <Start_KeyScan_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Start_KeyScan_Task(void *argument)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_KeyScan_Task */
  static TickType_t lasttick;
  static uint8_t ScanCount = 0;

  lasttick = xTaskGetTickCount();
 80009ec:	f011 f828 	bl	8011a40 <xTaskGetTickCount>
 80009f0:	4603      	mov	r3, r0
 80009f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000a24 <Start_KeyScan_Task+0x40>)
 80009f4:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  for(;;)
  {
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 80009f6:	2101      	movs	r1, #1
 80009f8:	480a      	ldr	r0, [pc, #40]	@ (8000a24 <Start_KeyScan_Task+0x40>)
 80009fa:	f010 fe57 	bl	80116ac <vTaskDelayUntil>

    /* 每轮扫描扫描 ScanCountPerms 次 */
    for ( ScanCount = 0; ScanCount < ScanCountPerms; ScanCount++)
 80009fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	e008      	b.n	8000a18 <Start_KeyScan_Task+0x34>
    {
      SingleScan(&ComposedHidReport[1]);// 每轮扫描大概需要 1/10 ms
 8000a06:	4809      	ldr	r0, [pc, #36]	@ (8000a2c <Start_KeyScan_Task+0x48>)
 8000a08:	f00b fab6 	bl	800bf78 <SingleScan>
    for ( ScanCount = 0; ScanCount < ScanCountPerms; ScanCount++)
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	3301      	adds	r3, #1
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a16:	701a      	strb	r2, [r3, #0]
 8000a18:	4b03      	ldr	r3, [pc, #12]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d9f2      	bls.n	8000a06 <Start_KeyScan_Task+0x22>
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 8000a20:	e7e9      	b.n	80009f6 <Start_KeyScan_Task+0x12>
 8000a22:	bf00      	nop
 8000a24:	20000788 	.word	0x20000788
 8000a28:	2000078c 	.word	0x2000078c
 8000a2c:	20000699 	.word	0x20000699

08000a30 <DRAW_FRAME>:
#define FRAME_COLOR_0 GRAYBLUE
#define CMD_IN_COLOR (HEX_DISP) ? BLUE:GREEN
#define CMD_OUT_COLOR (HEX_DISP) ? MAGENTA:RED

void DRAW_FRAME(uint8_t mode)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af04      	add	r7, sp, #16
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
  // uint8_t pos;

  switch (mode)
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d14e      	bne.n	8000ade <DRAW_FRAME+0xae>
  {
    case 0:
      /* 进出指令框 */
      LCD_DrawLine(0,MODE_0_START_X, 240,MODE_0_START_X, FRAME_COLOR_0);      // 命令行下方横线
 8000a40:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a44:	9300      	str	r3, [sp, #0]
 8000a46:	23ff      	movs	r3, #255	@ 0xff
 8000a48:	22f0      	movs	r2, #240	@ 0xf0
 8000a4a:	21ff      	movs	r1, #255	@ 0xff
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f00a fe28 	bl	800b6a2 <LCD_DrawLine>
      LCD_DrawLine(0,DOG_END+2, 240,DOG_END+2, FRAME_COLOR_0);                // 命令行顶横线
 8000a52:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a56:	9300      	str	r3, [sp, #0]
 8000a58:	2367      	movs	r3, #103	@ 0x67
 8000a5a:	22f0      	movs	r2, #240	@ 0xf0
 8000a5c:	2167      	movs	r1, #103	@ 0x67
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f00a fe1f 	bl	800b6a2 <LCD_DrawLine>
      LCD_DrawLine(0,DOG_END+2, 0,MODE_0_START_X - 1, FRAME_COLOR_0);         // 命令行左侧横线
 8000a64:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a68:	9300      	str	r3, [sp, #0]
 8000a6a:	23fe      	movs	r3, #254	@ 0xfe
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2167      	movs	r1, #103	@ 0x67
 8000a70:	2000      	movs	r0, #0
 8000a72:	f00a fe16 	bl	800b6a2 <LCD_DrawLine>
      LCD_DrawLine(239,DOG_END+2, 239,MODE_0_START_X - 1, FRAME_COLOR_0);     // 命令行右侧横线
 8000a76:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	23fe      	movs	r3, #254	@ 0xfe
 8000a7e:	22ef      	movs	r2, #239	@ 0xef
 8000a80:	2167      	movs	r1, #103	@ 0x67
 8000a82:	20ef      	movs	r0, #239	@ 0xef
 8000a84:	f00a fe0d 	bl	800b6a2 <LCD_DrawLine>

      /* 串口参数显示 */
      LCD_ShowString(20,MODE_0_START_X+3,"BaudRate:",WHITE,BLACK,24,0);// 字高24
 8000a88:	2300      	movs	r3, #0
 8000a8a:	9302      	str	r3, [sp, #8]
 8000a8c:	2318      	movs	r3, #24
 8000a8e:	9301      	str	r3, [sp, #4]
 8000a90:	2300      	movs	r3, #0
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a98:	4a13      	ldr	r2, [pc, #76]	@ (8000ae8 <DRAW_FRAME+0xb8>)
 8000a9a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000a9e:	2014      	movs	r0, #20
 8000aa0:	f00a ff64 	bl	800b96c <LCD_ShowString>
      LCD_ShowString(30,MODE_0_START_X+27,"TX:",WHITE,BLACK,16,0);// 字高16
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	9302      	str	r3, [sp, #8]
 8000aa8:	2310      	movs	r3, #16
 8000aaa:	9301      	str	r3, [sp, #4]
 8000aac:	2300      	movs	r3, #0
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8000aec <DRAW_FRAME+0xbc>)
 8000ab6:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000aba:	201e      	movs	r0, #30
 8000abc:	f00a ff56 	bl	800b96c <LCD_ShowString>
      LCD_ShowString(133,MODE_0_START_X+27,"RX:",WHITE,BLACK,16,0);// 字高16
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	9302      	str	r3, [sp, #8]
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	9301      	str	r3, [sp, #4]
 8000ac8:	2300      	movs	r3, #0
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ad0:	4a07      	ldr	r2, [pc, #28]	@ (8000af0 <DRAW_FRAME+0xc0>)
 8000ad2:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000ad6:	2085      	movs	r0, #133	@ 0x85
 8000ad8:	f00a ff48 	bl	800b96c <LCD_ShowString>
      break;
 8000adc:	e000      	b.n	8000ae0 <DRAW_FRAME+0xb0>

    default:
      break;
 8000ade:	bf00      	nop
  }

}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	0801333c 	.word	0x0801333c
 8000aec:	08013348 	.word	0x08013348
 8000af0:	0801334c 	.word	0x0801334c

08000af4 <DRAW_DATA>:

void DRAW_DATA(uint8_t mode)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08e      	sub	sp, #56	@ 0x38
 8000af8:	af04      	add	r7, sp, #16
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
  uint8_t pos, i;
  uint8_t temp_word[3*MAX_DISP_HEX+4] = {'\0'}; //! 需要保证这个长度至少为 (3 * MAX_DISP_HEX + 4)才能保证正常刷新
 8000afe:	f107 0308 	add.w	r3, r7, #8
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
 8000b0e:	615a      	str	r2, [r3, #20]
 8000b10:	619a      	str	r2, [r3, #24]

  extern _Bool HEX_DISP; // 当前是否按照16进制格式显示

  switch (mode)
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	f040 80df 	bne.w	8000cd8 <DRAW_DATA+0x1e4>
  {
    case 0x00:
      LCD_ShowIntNum(129, MODE_0_START_X+3, huart6.Init.BaudRate, 7, WHITE, BLACK, 24);
 8000b1a:	4b72      	ldr	r3, [pc, #456]	@ (8000ce4 <DRAW_DATA+0x1f0>)
 8000b1c:	685a      	ldr	r2, [r3, #4]
 8000b1e:	2318      	movs	r3, #24
 8000b20:	9302      	str	r3, [sp, #8]
 8000b22:	2300      	movs	r3, #0
 8000b24:	9301      	str	r3, [sp, #4]
 8000b26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	2307      	movs	r3, #7
 8000b2e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000b32:	2081      	movs	r0, #129	@ 0x81
 8000b34:	f00a ffc0 	bl	800bab8 <LCD_ShowIntNum>
      LCD_ShowIntNum(54, MODE_0_START_X+27, TX_CNT, 5, WHITE, BLACK, 16);
 8000b38:	4b6b      	ldr	r3, [pc, #428]	@ (8000ce8 <DRAW_DATA+0x1f4>)
 8000b3a:	881b      	ldrh	r3, [r3, #0]
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	2310      	movs	r3, #16
 8000b40:	9302      	str	r3, [sp, #8]
 8000b42:	2300      	movs	r3, #0
 8000b44:	9301      	str	r3, [sp, #4]
 8000b46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	2305      	movs	r3, #5
 8000b4e:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000b52:	2036      	movs	r0, #54	@ 0x36
 8000b54:	f00a ffb0 	bl	800bab8 <LCD_ShowIntNum>
      LCD_ShowIntNum(157, MODE_0_START_X+27, RX_CNT, 5, WHITE, BLACK, 16);
 8000b58:	4b64      	ldr	r3, [pc, #400]	@ (8000cec <DRAW_DATA+0x1f8>)
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	2310      	movs	r3, #16
 8000b60:	9302      	str	r3, [sp, #8]
 8000b62:	2300      	movs	r3, #0
 8000b64:	9301      	str	r3, [sp, #4]
 8000b66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	2305      	movs	r3, #5
 8000b6e:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000b72:	209d      	movs	r0, #157	@ 0x9d
 8000b74:	f00a ffa0 	bl	800bab8 <LCD_ShowIntNum>

      // LCD_Fill(1,DOG_END+3,238,MODE_0_START_X-1,BLACK);
      /* 进出指令显示 */
      for ( i = 0; i < MAX_DISP_ROW; i++)
 8000b78:	2300      	movs	r3, #0
 8000b7a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000b7e:	e0a5      	b.n	8000ccc <DRAW_DATA+0x1d8>
      {
        if (i > CMD_POINTER-1){
 8000b80:	4b5b      	ldr	r3, [pc, #364]	@ (8000cf0 <DRAW_DATA+0x1fc>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d309      	bcc.n	8000ba0 <DRAW_DATA+0xac>
          pos = MAX_DISP_ROW - i - 1 + CMD_POINTER;
 8000b8c:	4b58      	ldr	r3, [pc, #352]	@ (8000cf0 <DRAW_DATA+0x1fc>)
 8000b8e:	781a      	ldrb	r2, [r3, #0]
 8000b90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	3306      	adds	r3, #6
 8000b9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000b9e:	e008      	b.n	8000bb2 <DRAW_DATA+0xbe>
        }
        else{
          pos = CMD_POINTER - i - 1;
 8000ba0:	4b53      	ldr	r3, [pc, #332]	@ (8000cf0 <DRAW_DATA+0x1fc>)
 8000ba2:	781a      	ldrb	r2, [r3, #0]
 8000ba4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	3b01      	subs	r3, #1
 8000bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (CMD_DIR[pos] != 0)
 8000bb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bb6:	4a4f      	ldr	r2, [pc, #316]	@ (8000cf4 <DRAW_DATA+0x200>)
 8000bb8:	5cd3      	ldrb	r3, [r2, r3]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d07e      	beq.n	8000cbc <DRAW_DATA+0x1c8>
        {
          if (HEX_DISP)
 8000bbe:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d03e      	beq.n	8000c44 <DRAW_DATA+0x150>
          {
            memset(temp_word, ' ', sizeof(temp_word)-1);
 8000bc6:	f107 0308 	add.w	r3, r7, #8
 8000bca:	221b      	movs	r2, #27
 8000bcc:	2120      	movs	r1, #32
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f011 ff16 	bl	8012a00 <memset>
            temp_word[0] = '\0';
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	723b      	strb	r3, [r7, #8]
            for (uint8_t j = 0; j < MAX_DISP_HEX + 1; j++)
 8000bd8:	2300      	movs	r3, #0
 8000bda:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000bde:	e020      	b.n	8000c22 <DRAW_DATA+0x12e>
            {
              if(j+1 > CMD_LEN[pos] ) break;
 8000be0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000be4:	4a45      	ldr	r2, [pc, #276]	@ (8000cfc <DRAW_DATA+0x208>)
 8000be6:	5cd3      	ldrb	r3, [r2, r3]
 8000be8:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d21d      	bcs.n	8000c2c <DRAW_DATA+0x138>
              sprintf((char *) temp_word, "%s %02X",(char *) temp_word, CMD_BUFFER[pos][j]);
 8000bf0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000bf4:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8000bf8:	4841      	ldr	r0, [pc, #260]	@ (8000d00 <DRAW_DATA+0x20c>)
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	4413      	add	r3, r2
 8000c00:	009a      	lsls	r2, r3, #2
 8000c02:	4413      	add	r3, r2
 8000c04:	4403      	add	r3, r0
 8000c06:	440b      	add	r3, r1
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	f107 0208 	add.w	r2, r7, #8
 8000c0e:	f107 0008 	add.w	r0, r7, #8
 8000c12:	493c      	ldr	r1, [pc, #240]	@ (8000d04 <DRAW_DATA+0x210>)
 8000c14:	f011 fed2 	bl	80129bc <siprintf>
            for (uint8_t j = 0; j < MAX_DISP_HEX + 1; j++)
 8000c18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000c22:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c26:	2b08      	cmp	r3, #8
 8000c28:	d9da      	bls.n	8000be0 <DRAW_DATA+0xec>
 8000c2a:	e000      	b.n	8000c2e <DRAW_DATA+0x13a>
              if(j+1 > CMD_LEN[pos] ) break;
 8000c2c:	bf00      	nop
            }
            temp_word[strlen((char *) temp_word)] = ' ';
 8000c2e:	f107 0308 	add.w	r3, r7, #8
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff fad4 	bl	80001e0 <strlen>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	3328      	adds	r3, #40	@ 0x28
 8000c3c:	443b      	add	r3, r7
 8000c3e:	2220      	movs	r2, #32
 8000c40:	f803 2c20 	strb.w	r2, [r3, #-32]
          }

          LCD_ShowString_CL(2,                                             // x
 8000c44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c48:	b29b      	uxth	r3, r3
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	3369      	adds	r3, #105	@ 0x69
 8000c56:	b299      	uxth	r1, r3
              DOG_END + 4 + 20*i,                                       // y
              (HEX_DISP) ? (const uint8_t *) &temp_word[1]:(const uint8_t *) CMD_BUFFER[pos],
 8000c58:	4b27      	ldr	r3, [pc, #156]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d003      	beq.n	8000c68 <DRAW_DATA+0x174>
 8000c60:	f107 0308 	add.w	r3, r7, #8
 8000c64:	1c5a      	adds	r2, r3, #1
 8000c66:	e008      	b.n	8000c7a <DRAW_DATA+0x186>
              (HEX_DISP) ? (const uint8_t *) &temp_word[1]:(const uint8_t *) CMD_BUFFER[pos],
 8000c68:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
          LCD_ShowString_CL(2,                                             // x
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	4413      	add	r3, r2
 8000c72:	009a      	lsls	r2, r3, #2
 8000c74:	4413      	add	r3, r2
 8000c76:	4a22      	ldr	r2, [pc, #136]	@ (8000d00 <DRAW_DATA+0x20c>)
 8000c78:	441a      	add	r2, r3
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c7e:	481d      	ldr	r0, [pc, #116]	@ (8000cf4 <DRAW_DATA+0x200>)
 8000c80:	5cc3      	ldrb	r3, [r0, r3]
          LCD_ShowString_CL(2,                                             // x
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d108      	bne.n	8000c98 <DRAW_DATA+0x1a4>
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c86:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <DRAW_DATA+0x19e>
 8000c8e:	231f      	movs	r3, #31
 8000c90:	e00b      	b.n	8000caa <DRAW_DATA+0x1b6>
 8000c92:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000c96:	e008      	b.n	8000caa <DRAW_DATA+0x1b6>
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c98:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d002      	beq.n	8000ca6 <DRAW_DATA+0x1b2>
 8000ca0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000ca4:	e001      	b.n	8000caa <DRAW_DATA+0x1b6>
 8000ca6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000caa:	2000      	movs	r0, #0
 8000cac:	9002      	str	r0, [sp, #8]
 8000cae:	2010      	movs	r0, #16
 8000cb0:	9001      	str	r0, [sp, #4]
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	9000      	str	r0, [sp, #0]
 8000cb6:	2002      	movs	r0, #2
 8000cb8:	f00a fe8d 	bl	800b9d6 <LCD_ShowString_CL>
              BLACK,16,0);
        }

        osDelay(1); // 每行刷新延迟一些来为按键服务
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f00f f914 	bl	800feea <osDelay>
      for ( i = 0; i < MAX_DISP_ROW; i++)
 8000cc2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000ccc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cd0:	2b06      	cmp	r3, #6
 8000cd2:	f67f af55 	bls.w	8000b80 <DRAW_DATA+0x8c>
      }
      break;
 8000cd6:	e000      	b.n	8000cda <DRAW_DATA+0x1e6>

    default:
      break;
 8000cd8:	bf00      	nop
  }
}
 8000cda:	bf00      	nop
 8000cdc:	3728      	adds	r7, #40	@ 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200049a8 	.word	0x200049a8
 8000ce8:	2000076c 	.word	0x2000076c
 8000cec:	2000076e 	.word	0x2000076e
 8000cf0:	2000076b 	.word	0x2000076b
 8000cf4:	20000764 	.word	0x20000764
 8000cf8:	20005016 	.word	0x20005016
 8000cfc:	2000075c 	.word	0x2000075c
 8000d00:	200006ac 	.word	0x200006ac
 8000d04:	08013350 	.word	0x08013350

08000d08 <zuart_tx_process>:

void zuart_tx_process(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
	extern uint8_t fifo_cnt, uart_busy, fifo_r;
	extern uint8_t  cdc_fifo[MAX_CDC_DEPTH][MAX_CDC_PKT_SIZE];
	extern uint16_t cdc_len [MAX_CDC_DEPTH];
	HAL_StatusTypeDef ret, rett;
    if (!uart_busy && fifo_cnt > 0)
 8000d0e:	4b25      	ldr	r3, [pc, #148]	@ (8000da4 <zuart_tx_process+0x9c>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d134      	bne.n	8000d80 <zuart_tx_process+0x78>
 8000d16:	4b24      	ldr	r3, [pc, #144]	@ (8000da8 <zuart_tx_process+0xa0>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d030      	beq.n	8000d80 <zuart_tx_process+0x78>
    {
        uint8_t idx = fifo_r;
 8000d1e:	4b23      	ldr	r3, [pc, #140]	@ (8000dac <zuart_tx_process+0xa4>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	71fb      	strb	r3, [r7, #7]

        fifo_r = (fifo_r + 1) % MAX_CDC_DEPTH;
 8000d24:	4b21      	ldr	r3, [pc, #132]	@ (8000dac <zuart_tx_process+0xa4>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	425a      	negs	r2, r3
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	b2d2      	uxtb	r2, r2
 8000d30:	bf58      	it	pl
 8000d32:	4253      	negpl	r3, r2
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4b1d      	ldr	r3, [pc, #116]	@ (8000dac <zuart_tx_process+0xa4>)
 8000d38:	701a      	strb	r2, [r3, #0]
        fifo_cnt--;
 8000d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000da8 <zuart_tx_process+0xa0>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	4b19      	ldr	r3, [pc, #100]	@ (8000da8 <zuart_tx_process+0xa0>)
 8000d44:	701a      	strb	r2, [r3, #0]

        uart_busy = 1;
 8000d46:	4b17      	ldr	r3, [pc, #92]	@ (8000da4 <zuart_tx_process+0x9c>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	701a      	strb	r2, [r3, #0]
        if (cdc_len[idx] == 0){
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	4a18      	ldr	r2, [pc, #96]	@ (8000db0 <zuart_tx_process+0xa8>)
 8000d50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d021      	beq.n	8000d9c <zuart_tx_process+0x94>
        	return;
        }
        ret = HAL_UART_Transmit_DMA(&huart6,
                              cdc_fifo[idx],
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	019b      	lsls	r3, r3, #6
 8000d5c:	4a15      	ldr	r2, [pc, #84]	@ (8000db4 <zuart_tx_process+0xac>)
 8000d5e:	1899      	adds	r1, r3, r2
        ret = HAL_UART_Transmit_DMA(&huart6,
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	4a13      	ldr	r2, [pc, #76]	@ (8000db0 <zuart_tx_process+0xa8>)
 8000d64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4813      	ldr	r0, [pc, #76]	@ (8000db8 <zuart_tx_process+0xb0>)
 8000d6c:	f007 fd78 	bl	8008860 <HAL_UART_Transmit_DMA>
 8000d70:	4603      	mov	r3, r0
 8000d72:	71bb      	strb	r3, [r7, #6]
                              cdc_len[idx]);
        if (ret != HAL_OK)
 8000d74:	79bb      	ldrb	r3, [r7, #6]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <zuart_tx_process+0x78>
        {
        	rett = ret;
 8000d7a:	79bb      	ldrb	r3, [r7, #6]
 8000d7c:	717b      	strb	r3, [r7, #5]
        	return;
 8000d7e:	e00e      	b.n	8000d9e <zuart_tx_process+0x96>
        }
    }

    if (uart_busy && huart6.gState != HAL_UART_STATE_BUSY_TX)
 8000d80:	4b08      	ldr	r3, [pc, #32]	@ (8000da4 <zuart_tx_process+0x9c>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d00a      	beq.n	8000d9e <zuart_tx_process+0x96>
 8000d88:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <zuart_tx_process+0xb0>)
 8000d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	2b21      	cmp	r3, #33	@ 0x21
 8000d92:	d004      	beq.n	8000d9e <zuart_tx_process+0x96>
    {
        uart_busy = 0;
 8000d94:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <zuart_tx_process+0x9c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
 8000d9a:	e000      	b.n	8000d9e <zuart_tx_process+0x96>
        	return;
 8000d9c:	bf00      	nop
    }
}
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	200094eb 	.word	0x200094eb
 8000da8:	200094ea 	.word	0x200094ea
 8000dac:	200094e9 	.word	0x200094e9
 8000db0:	200092e8 	.word	0x200092e8
 8000db4:	200052e8 	.word	0x200052e8
 8000db8:	200049a8 	.word	0x200049a8

08000dbc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b08a      	sub	sp, #40	@ 0x28
 8000dc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	609a      	str	r2, [r3, #8]
 8000dce:	60da      	str	r2, [r3, #12]
 8000dd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	4b8b      	ldr	r3, [pc, #556]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	4a8a      	ldr	r2, [pc, #552]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000ddc:	f043 0304 	orr.w	r3, r3, #4
 8000de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de2:	4b88      	ldr	r3, [pc, #544]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	f003 0304 	and.w	r3, r3, #4
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dee:	2300      	movs	r3, #0
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	4b84      	ldr	r3, [pc, #528]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	4a83      	ldr	r2, [pc, #524]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000df8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfe:	4b81      	ldr	r3, [pc, #516]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	4b7d      	ldr	r3, [pc, #500]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a7c      	ldr	r2, [pc, #496]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b7a      	ldr	r3, [pc, #488]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	607b      	str	r3, [r7, #4]
 8000e2a:	4b76      	ldr	r3, [pc, #472]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a75      	ldr	r2, [pc, #468]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e30:	f043 0302 	orr.w	r3, r3, #2
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b73      	ldr	r3, [pc, #460]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	603b      	str	r3, [r7, #0]
 8000e46:	4b6f      	ldr	r3, [pc, #444]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a6e      	ldr	r2, [pc, #440]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e4c:	f043 0308 	orr.w	r3, r3, #8
 8000e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e52:	4b6c      	ldr	r3, [pc, #432]	@ (8001004 <MX_GPIO_Init+0x248>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	f003 0308 	and.w	r3, r3, #8
 8000e5a:	603b      	str	r3, [r7, #0]
 8000e5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ROW4_Pin|ROW2_Pin, GPIO_PIN_SET);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8000e64:	4868      	ldr	r0, [pc, #416]	@ (8001008 <MX_GPIO_Init+0x24c>)
 8000e66:	f002 fed5 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ROW5_Pin|LED1_Pin|LED2_Pin|ROW1_Pin, GPIO_PIN_SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f248 01c1 	movw	r1, #32961	@ 0x80c1
 8000e70:	4866      	ldr	r0, [pc, #408]	@ (800100c <MX_GPIO_Init+0x250>)
 8000e72:	f002 fecf 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8000e7c:	4864      	ldr	r0, [pc, #400]	@ (8001010 <MX_GPIO_Init+0x254>)
 8000e7e:	f002 fec9 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e88:	485f      	ldr	r0, [pc, #380]	@ (8001008 <MX_GPIO_Init+0x24c>)
 8000e8a:	f002 fec3 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_SET);
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2120      	movs	r1, #32
 8000e92:	485f      	ldr	r0, [pc, #380]	@ (8001010 <MX_GPIO_Init+0x254>)
 8000e94:	f002 febe 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROW4_Pin;
 8000e98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ROW4_GPIO_Port, &GPIO_InitStruct);
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4855      	ldr	r0, [pc, #340]	@ (8001008 <MX_GPIO_Init+0x24c>)
 8000eb2:	f002 fafb 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8000eb6:	f24c 033f 	movw	r3, #49215	@ 0xc03f
 8000eba:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4619      	mov	r1, r3
 8000eca:	484f      	ldr	r0, [pc, #316]	@ (8001008 <MX_GPIO_Init+0x24c>)
 8000ecc:	f002 faee 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ROW5_Pin|ROW1_Pin;
 8000ed0:	f248 0301 	movw	r3, #32769	@ 0x8001
 8000ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4848      	ldr	r0, [pc, #288]	@ (800100c <MX_GPIO_Init+0x250>)
 8000eea:	f002 fadf 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = COL5_Pin|COL4_Pin|COL1_Pin|COL2_Pin
 8000eee:	233e      	movs	r3, #62	@ 0x3e
 8000ef0:	617b      	str	r3, [r7, #20]
                          |COL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	4842      	ldr	r0, [pc, #264]	@ (800100c <MX_GPIO_Init+0x250>)
 8000f02:	f002 fad3 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000f06:	23c0      	movs	r3, #192	@ 0xc0
 8000f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f0a:	2311      	movs	r3, #17
 8000f0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2300      	movs	r3, #0
 8000f14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f16:	f107 0314 	add.w	r3, r7, #20
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	483b      	ldr	r0, [pc, #236]	@ (800100c <MX_GPIO_Init+0x250>)
 8000f1e:	f002 fac5 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10;
 8000f22:	f240 4307 	movw	r3, #1031	@ 0x407
 8000f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	4836      	ldr	r0, [pc, #216]	@ (8001010 <MX_GPIO_Init+0x254>)
 8000f38:	f002 fab8 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB14 PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|ROW3_Pin;
 8000f3c:	f245 0320 	movw	r3, #20512	@ 0x5020
 8000f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	482e      	ldr	r0, [pc, #184]	@ (8001010 <MX_GPIO_Init+0x254>)
 8000f56:	f002 faa9 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f60:	2301      	movs	r3, #1
 8000f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	4619      	mov	r1, r3
 8000f72:	4825      	ldr	r0, [pc, #148]	@ (8001008 <MX_GPIO_Init+0x24c>)
 8000f74:	f002 fa9a 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f78:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	481f      	ldr	r0, [pc, #124]	@ (800100c <MX_GPIO_Init+0x250>)
 8000f8e:	f002 fa8d 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROW2_Pin;
 8000f92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ROW2_GPIO_Port, &GPIO_InitStruct);
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4817      	ldr	r0, [pc, #92]	@ (8001008 <MX_GPIO_Init+0x24c>)
 8000fac:	f002 fa7e 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = COL10_Pin|COL11_Pin;
 8000fb0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4810      	ldr	r0, [pc, #64]	@ (8001008 <MX_GPIO_Init+0x24c>)
 8000fc6:	f002 fa71 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = COL12_Pin;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COL12_GPIO_Port, &GPIO_InitStruct);
 8000fd6:	f107 0314 	add.w	r3, r7, #20
 8000fda:	4619      	mov	r1, r3
 8000fdc:	480d      	ldr	r0, [pc, #52]	@ (8001014 <MX_GPIO_Init+0x258>)
 8000fde:	f002 fa65 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = COL13_Pin|COL14_Pin|COL6_Pin|COL7_Pin
 8000fe2:	f44f 7376 	mov.w	r3, #984	@ 0x3d8
 8000fe6:	617b      	str	r3, [r7, #20]
                          |COL8_Pin|COL9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fec:	2301      	movs	r3, #1
 8000fee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4806      	ldr	r0, [pc, #24]	@ (8001010 <MX_GPIO_Init+0x254>)
 8000ff8:	f002 fa58 	bl	80034ac <HAL_GPIO_Init>

}
 8000ffc:	bf00      	nop
 8000ffe:	3728      	adds	r7, #40	@ 0x28
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40023800 	.word	0x40023800
 8001008:	40020800 	.word	0x40020800
 800100c:	40020000 	.word	0x40020000
 8001010:	40020400 	.word	0x40020400
 8001014:	40020c00 	.word	0x40020c00

08001018 <MX_I2C3_Init>:
DMA_HandleTypeDef hdma_i2c3_rx;
DMA_HandleTypeDef hdma_i2c3_tx;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <MX_I2C3_Init+0x50>)
 800101e:	4a13      	ldr	r2, [pc, #76]	@ (800106c <MX_I2C3_Init+0x54>)
 8001020:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <MX_I2C3_Init+0x50>)
 8001024:	4a12      	ldr	r2, [pc, #72]	@ (8001070 <MX_I2C3_Init+0x58>)
 8001026:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001028:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <MX_I2C3_Init+0x50>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <MX_I2C3_Init+0x50>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <MX_I2C3_Init+0x50>)
 8001036:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800103a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800103c:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <MX_I2C3_Init+0x50>)
 800103e:	2200      	movs	r2, #0
 8001040:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001042:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <MX_I2C3_Init+0x50>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001048:	4b07      	ldr	r3, [pc, #28]	@ (8001068 <MX_I2C3_Init+0x50>)
 800104a:	2200      	movs	r2, #0
 800104c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <MX_I2C3_Init+0x50>)
 8001050:	2200      	movs	r2, #0
 8001052:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001054:	4804      	ldr	r0, [pc, #16]	@ (8001068 <MX_I2C3_Init+0x50>)
 8001056:	f002 fe2b 	bl	8003cb0 <HAL_I2C_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001060:	f000 f994 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000790 	.word	0x20000790
 800106c:	40005c00 	.word	0x40005c00
 8001070:	000186a0 	.word	0x000186a0

08001074 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	@ 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a5c      	ldr	r2, [pc, #368]	@ (8001204 <HAL_I2C_MspInit+0x190>)
 8001092:	4293      	cmp	r3, r2
 8001094:	f040 80b2 	bne.w	80011fc <HAL_I2C_MspInit+0x188>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001098:	2300      	movs	r3, #0
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	4b5a      	ldr	r3, [pc, #360]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 800109e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a0:	4a59      	ldr	r2, [pc, #356]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 80010a2:	f043 0304 	orr.w	r3, r3, #4
 80010a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a8:	4b57      	ldr	r3, [pc, #348]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 80010aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ac:	f003 0304 	and.w	r3, r3, #4
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	4b53      	ldr	r3, [pc, #332]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 80010ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010bc:	4a52      	ldr	r2, [pc, #328]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c4:	4b50      	ldr	r3, [pc, #320]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 80010c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = SDA3_Pin;
 80010d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d6:	2312      	movs	r3, #18
 80010d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010de:	2303      	movs	r3, #3
 80010e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80010e2:	2304      	movs	r3, #4
 80010e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDA3_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	4847      	ldr	r0, [pc, #284]	@ (800120c <HAL_I2C_MspInit+0x198>)
 80010ee:	f002 f9dd 	bl	80034ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCL3_Pin;
 80010f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010f8:	2312      	movs	r3, #18
 80010fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001100:	2303      	movs	r3, #3
 8001102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001104:	2304      	movs	r3, #4
 8001106:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SCL3_GPIO_Port, &GPIO_InitStruct);
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	4619      	mov	r1, r3
 800110e:	4840      	ldr	r0, [pc, #256]	@ (8001210 <HAL_I2C_MspInit+0x19c>)
 8001110:	f002 f9cc 	bl	80034ac <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	4b3b      	ldr	r3, [pc, #236]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111c:	4a3a      	ldr	r2, [pc, #232]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 800111e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001122:	6413      	str	r3, [r2, #64]	@ 0x40
 8001124:	4b38      	ldr	r3, [pc, #224]	@ (8001208 <HAL_I2C_MspInit+0x194>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Stream1;
 8001130:	4b38      	ldr	r3, [pc, #224]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001132:	4a39      	ldr	r2, [pc, #228]	@ (8001218 <HAL_I2C_MspInit+0x1a4>)
 8001134:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001138:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800113c:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800113e:	4b35      	ldr	r3, [pc, #212]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800114a:	4b32      	ldr	r3, [pc, #200]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 800114c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001150:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001152:	4b30      	ldr	r3, [pc, #192]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001154:	2200      	movs	r2, #0
 8001156:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001158:	4b2e      	ldr	r3, [pc, #184]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 800115a:	2200      	movs	r2, #0
 800115c:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 800115e:	4b2d      	ldr	r3, [pc, #180]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001160:	2200      	movs	r2, #0
 8001162:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001164:	4b2b      	ldr	r3, [pc, #172]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001166:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800116a:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800116c:	4b29      	ldr	r3, [pc, #164]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 800116e:	2200      	movs	r2, #0
 8001170:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8001172:	4828      	ldr	r0, [pc, #160]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001174:	f001 fb3a 	bl	80027ec <HAL_DMA_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 800117e:	f000 f905 	bl	800138c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a23      	ldr	r2, [pc, #140]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 8001186:	639a      	str	r2, [r3, #56]	@ 0x38
 8001188:	4a22      	ldr	r2, [pc, #136]	@ (8001214 <HAL_I2C_MspInit+0x1a0>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Stream5;
 800118e:	4b23      	ldr	r3, [pc, #140]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 8001190:	4a23      	ldr	r2, [pc, #140]	@ (8001220 <HAL_I2C_MspInit+0x1ac>)
 8001192:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_6;
 8001194:	4b21      	ldr	r3, [pc, #132]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 8001196:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800119a:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800119c:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 800119e:	2240      	movs	r2, #64	@ 0x40
 80011a0:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011a2:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011a8:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ae:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011b0:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011b6:	4b19      	ldr	r3, [pc, #100]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 80011bc:	4b17      	ldr	r3, [pc, #92]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011c4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80011c8:	621a      	str	r2, [r3, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 80011d0:	4812      	ldr	r0, [pc, #72]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011d2:	f001 fb0b 	bl	80027ec <HAL_DMA_Init>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <HAL_I2C_MspInit+0x16c>
    {
      Error_Handler();
 80011dc:	f000 f8d6 	bl	800138c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c3_tx);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a0e      	ldr	r2, [pc, #56]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80011e6:	4a0d      	ldr	r2, [pc, #52]	@ (800121c <HAL_I2C_MspInit+0x1a8>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2105      	movs	r1, #5
 80011f0:	2048      	movs	r0, #72	@ 0x48
 80011f2:	f001 fa75 	bl	80026e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80011f6:	2048      	movs	r0, #72	@ 0x48
 80011f8:	f001 fa9e 	bl	8002738 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80011fc:	bf00      	nop
 80011fe:	3728      	adds	r7, #40	@ 0x28
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40005c00 	.word	0x40005c00
 8001208:	40023800 	.word	0x40023800
 800120c:	40020800 	.word	0x40020800
 8001210:	40020000 	.word	0x40020000
 8001214:	200007e4 	.word	0x200007e4
 8001218:	40026028 	.word	0x40026028
 800121c:	20000844 	.word	0x20000844
 8001220:	40026088 	.word	0x40026088

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b093      	sub	sp, #76	@ 0x4c
 8001228:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800122a:	f000 fd3b 	bl	8001ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122e:	f000 f82f 	bl	8001290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001232:	f7ff fdc3 	bl	8000dbc <MX_GPIO_Init>
  MX_DMA_Init();
 8001236:	f7ff fa6b 	bl	8000710 <MX_DMA_Init>
  MX_ADC1_Init();
 800123a:	f7ff f9bf 	bl	80005bc <MX_ADC1_Init>
  MX_CRC_Init();
 800123e:	f7ff fa31 	bl	80006a4 <MX_CRC_Init>
  MX_I2C3_Init();
 8001242:	f7ff fee9 	bl	8001018 <MX_I2C3_Init>
  MX_SPI2_Init();
 8001246:	f000 f8b3 	bl	80013b0 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 800124a:	f000 faab 	bl	80017a4 <MX_USART6_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800124e:	f000 fc6b 	bl	8001b28 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  // 屏幕显示初始化
  LCD_Init(hspi2);//LCD初始化
 8001252:	4c0e      	ldr	r4, [pc, #56]	@ (800128c <main+0x68>)
 8001254:	4668      	mov	r0, sp
 8001256:	f104 0310 	add.w	r3, r4, #16
 800125a:	2248      	movs	r2, #72	@ 0x48
 800125c:	4619      	mov	r1, r3
 800125e:	f011 fc03 	bl	8012a68 <memcpy>
 8001262:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001266:	f00a fd8f 	bl	800bd88 <LCD_Init>
  LCD_Fill(0,0,LCD_W,LCD_H,BLACK);
 800126a:	2300      	movs	r3, #0
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001272:	22f0      	movs	r2, #240	@ 0xf0
 8001274:	2100      	movs	r1, #0
 8001276:	2000      	movs	r0, #0
 8001278:	f00a f9c6 	bl	800b608 <LCD_Fill>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800127c:	f00e fd44 	bl	800fd08 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001280:	f7ff fb00 	bl	8000884 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001284:	f00e fd64 	bl	800fd50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <main+0x64>
 800128c:	200008a4 	.word	0x200008a4

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b094      	sub	sp, #80	@ 0x50
 8001294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0320 	add.w	r3, r7, #32
 800129a:	2230      	movs	r2, #48	@ 0x30
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f011 fbae 	bl	8012a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	4b29      	ldr	r3, [pc, #164]	@ (8001360 <SystemClock_Config+0xd0>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	4a28      	ldr	r2, [pc, #160]	@ (8001360 <SystemClock_Config+0xd0>)
 80012be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c4:	4b26      	ldr	r3, [pc, #152]	@ (8001360 <SystemClock_Config+0xd0>)
 80012c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012d0:	2300      	movs	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	4b23      	ldr	r3, [pc, #140]	@ (8001364 <SystemClock_Config+0xd4>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80012dc:	4a21      	ldr	r2, [pc, #132]	@ (8001364 <SystemClock_Config+0xd4>)
 80012de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012e2:	6013      	str	r3, [r2, #0]
 80012e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001364 <SystemClock_Config+0xd4>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012f0:	2301      	movs	r3, #1
 80012f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012fa:	2302      	movs	r3, #2
 80012fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001302:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001304:	2319      	movs	r3, #25
 8001306:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001308:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800130c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800130e:	2304      	movs	r3, #4
 8001310:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001312:	2307      	movs	r3, #7
 8001314:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001316:	f107 0320 	add.w	r3, r7, #32
 800131a:	4618      	mov	r0, r3
 800131c:	f005 fcde 	bl	8006cdc <HAL_RCC_OscConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001326:	f000 f831 	bl	800138c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800132a:	230f      	movs	r3, #15
 800132c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800132e:	2302      	movs	r3, #2
 8001330:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001336:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800133a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800133c:	2300      	movs	r3, #0
 800133e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001340:	f107 030c 	add.w	r3, r7, #12
 8001344:	2102      	movs	r1, #2
 8001346:	4618      	mov	r0, r3
 8001348:	f005 fff0 	bl	800732c <HAL_RCC_ClockConfig>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001352:	f000 f81b 	bl	800138c <Error_Handler>
  }
}
 8001356:	bf00      	nop
 8001358:	3750      	adds	r7, #80	@ 0x50
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40023800 	.word	0x40023800
 8001364:	40007000 	.word	0x40007000

08001368 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a04      	ldr	r2, [pc, #16]	@ (8001388 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d101      	bne.n	800137e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800137a:	f000 fcb5 	bl	8001ce8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40010000 	.word	0x40010000

0800138c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001390:	b672      	cpsid	i
}
 8001392:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <Error_Handler+0x8>

08001398 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
	...

080013b0 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80013b4:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013b6:	4a18      	ldr	r2, [pc, #96]	@ (8001418 <MX_SPI2_Init+0x68>)
 80013b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013ba:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013c2:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80013ce:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013d0:	2202      	movs	r2, #2
 80013d2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013e0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013e4:	2218      	movs	r2, #24
 80013e6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ee:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013f4:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80013fa:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_SPI2_Init+0x64>)
 80013fc:	220a      	movs	r2, #10
 80013fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001400:	4804      	ldr	r0, [pc, #16]	@ (8001414 <MX_SPI2_Init+0x64>)
 8001402:	f006 fa4d 	bl	80078a0 <HAL_SPI_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800140c:	f7ff ffbe 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200008a4 	.word	0x200008a4
 8001418:	40003800 	.word	0x40003800

0800141c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	@ 0x28
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a30      	ldr	r2, [pc, #192]	@ (80014fc <HAL_SPI_MspInit+0xe0>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d159      	bne.n	80014f2 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	4b2f      	ldr	r3, [pc, #188]	@ (8001500 <HAL_SPI_MspInit+0xe4>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001446:	4a2e      	ldr	r2, [pc, #184]	@ (8001500 <HAL_SPI_MspInit+0xe4>)
 8001448:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800144c:	6413      	str	r3, [r2, #64]	@ 0x40
 800144e:	4b2c      	ldr	r3, [pc, #176]	@ (8001500 <HAL_SPI_MspInit+0xe4>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	4b28      	ldr	r3, [pc, #160]	@ (8001500 <HAL_SPI_MspInit+0xe4>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	4a27      	ldr	r2, [pc, #156]	@ (8001500 <HAL_SPI_MspInit+0xe4>)
 8001464:	f043 0302 	orr.w	r3, r3, #2
 8001468:	6313      	str	r3, [r2, #48]	@ 0x30
 800146a:	4b25      	ldr	r3, [pc, #148]	@ (8001500 <HAL_SPI_MspInit+0xe4>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK2_Pin|MOSI2_Pin;
 8001476:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800147a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147c:	2302      	movs	r3, #2
 800147e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001484:	2303      	movs	r3, #3
 8001486:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001488:	2305      	movs	r3, #5
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	4619      	mov	r1, r3
 8001492:	481c      	ldr	r0, [pc, #112]	@ (8001504 <HAL_SPI_MspInit+0xe8>)
 8001494:	f002 f80a 	bl	80034ac <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001498:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 800149a:	4a1c      	ldr	r2, [pc, #112]	@ (800150c <HAL_SPI_MspInit+0xf0>)
 800149c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800149e:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014a4:	4b18      	ldr	r3, [pc, #96]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014a6:	2240      	movs	r2, #64	@ 0x40
 80014a8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014aa:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014b0:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014b6:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014b8:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014be:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80014c4:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80014d6:	480c      	ldr	r0, [pc, #48]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014d8:	f001 f988 	bl	80027ec <HAL_DMA_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 80014e2:	f7ff ff53 	bl	800138c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a07      	ldr	r2, [pc, #28]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014ea:	649a      	str	r2, [r3, #72]	@ 0x48
 80014ec:	4a06      	ldr	r2, [pc, #24]	@ (8001508 <HAL_SPI_MspInit+0xec>)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80014f2:	bf00      	nop
 80014f4:	3728      	adds	r7, #40	@ 0x28
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40003800 	.word	0x40003800
 8001500:	40023800 	.word	0x40023800
 8001504:	40020400 	.word	0x40020400
 8001508:	200008fc 	.word	0x200008fc
 800150c:	40026070 	.word	0x40026070

08001510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <HAL_MspInit+0x54>)
 800151c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800151e:	4a11      	ldr	r2, [pc, #68]	@ (8001564 <HAL_MspInit+0x54>)
 8001520:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001524:	6453      	str	r3, [r2, #68]	@ 0x44
 8001526:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <HAL_MspInit+0x54>)
 8001528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	603b      	str	r3, [r7, #0]
 8001536:	4b0b      	ldr	r3, [pc, #44]	@ (8001564 <HAL_MspInit+0x54>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <HAL_MspInit+0x54>)
 800153c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001540:	6413      	str	r3, [r2, #64]	@ 0x40
 8001542:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <HAL_MspInit+0x54>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	210f      	movs	r1, #15
 8001552:	f06f 0001 	mvn.w	r0, #1
 8001556:	f001 f8c3 	bl	80026e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800

08001568 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08c      	sub	sp, #48	@ 0x30
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001570:	2300      	movs	r3, #0
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001578:	2300      	movs	r3, #0
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	4b2e      	ldr	r3, [pc, #184]	@ (8001638 <HAL_InitTick+0xd0>)
 800157e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001580:	4a2d      	ldr	r2, [pc, #180]	@ (8001638 <HAL_InitTick+0xd0>)
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	6453      	str	r3, [r2, #68]	@ 0x44
 8001588:	4b2b      	ldr	r3, [pc, #172]	@ (8001638 <HAL_InitTick+0xd0>)
 800158a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001594:	f107 020c 	add.w	r2, r7, #12
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	4611      	mov	r1, r2
 800159e:	4618      	mov	r0, r3
 80015a0:	f006 f94c 	bl	800783c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80015a4:	f006 f936 	bl	8007814 <HAL_RCC_GetPCLK2Freq>
 80015a8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ac:	4a23      	ldr	r2, [pc, #140]	@ (800163c <HAL_InitTick+0xd4>)
 80015ae:	fba2 2303 	umull	r2, r3, r2, r3
 80015b2:	0c9b      	lsrs	r3, r3, #18
 80015b4:	3b01      	subs	r3, #1
 80015b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80015b8:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <HAL_InitTick+0xd8>)
 80015ba:	4a22      	ldr	r2, [pc, #136]	@ (8001644 <HAL_InitTick+0xdc>)
 80015bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80015be:	4b20      	ldr	r3, [pc, #128]	@ (8001640 <HAL_InitTick+0xd8>)
 80015c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015c4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80015c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001640 <HAL_InitTick+0xd8>)
 80015c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80015cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001640 <HAL_InitTick+0xd8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001640 <HAL_InitTick+0xd8>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d8:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <HAL_InitTick+0xd8>)
 80015da:	2200      	movs	r2, #0
 80015dc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80015de:	4818      	ldr	r0, [pc, #96]	@ (8001640 <HAL_InitTick+0xd8>)
 80015e0:	f006 fd16 	bl	8008010 <HAL_TIM_Base_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80015ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d11b      	bne.n	800162a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80015f2:	4813      	ldr	r0, [pc, #76]	@ (8001640 <HAL_InitTick+0xd8>)
 80015f4:	f006 fddc 	bl	80081b0 <HAL_TIM_Base_Start_IT>
 80015f8:	4603      	mov	r3, r0
 80015fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80015fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001602:	2b00      	cmp	r3, #0
 8001604:	d111      	bne.n	800162a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001606:	2019      	movs	r0, #25
 8001608:	f001 f896 	bl	8002738 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b0f      	cmp	r3, #15
 8001610:	d808      	bhi.n	8001624 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001612:	2200      	movs	r2, #0
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	2019      	movs	r0, #25
 8001618:	f001 f862 	bl	80026e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800161c:	4a0a      	ldr	r2, [pc, #40]	@ (8001648 <HAL_InitTick+0xe0>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	e002      	b.n	800162a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800162a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800162e:	4618      	mov	r0, r3
 8001630:	3730      	adds	r7, #48	@ 0x30
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800
 800163c:	431bde83 	.word	0x431bde83
 8001640:	2000095c 	.word	0x2000095c
 8001644:	40010000 	.word	0x40010000
 8001648:	20000008 	.word	0x20000008

0800164c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <NMI_Handler+0x4>

08001654 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <HardFault_Handler+0x4>

0800165c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <MemManage_Handler+0x4>

08001664 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <BusFault_Handler+0x4>

0800166c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <UsageFault_Handler+0x4>

08001674 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
	...

08001684 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001688:	4802      	ldr	r0, [pc, #8]	@ (8001694 <DMA1_Stream1_IRQHandler+0x10>)
 800168a:	f001 fc97 	bl	8002fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200007e4 	.word	0x200007e4

08001698 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800169c:	4802      	ldr	r0, [pc, #8]	@ (80016a8 <DMA1_Stream4_IRQHandler+0x10>)
 800169e:	f001 fc8d 	bl	8002fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200008fc 	.word	0x200008fc

080016ac <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 80016b0:	4802      	ldr	r0, [pc, #8]	@ (80016bc <DMA1_Stream5_IRQHandler+0x10>)
 80016b2:	f001 fc83 	bl	8002fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000844 	.word	0x20000844

080016c0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016c4:	4802      	ldr	r0, [pc, #8]	@ (80016d0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80016c6:	f006 fe05 	bl	80082d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	2000095c 	.word	0x2000095c

080016d4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80016d8:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <DMA2_Stream1_IRQHandler+0x10>)
 80016da:	f001 fc6f 	bl	8002fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200049ec 	.word	0x200049ec

080016e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80016ec:	4802      	ldr	r0, [pc, #8]	@ (80016f8 <OTG_FS_IRQHandler+0x10>)
 80016ee:	f004 f9c8 	bl	8005a82 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20004aac 	.word	0x20004aac

080016fc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001700:	4802      	ldr	r0, [pc, #8]	@ (800170c <DMA2_Stream6_IRQHandler+0x10>)
 8001702:	f001 fc5b 	bl	8002fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20004a4c 	.word	0x20004a4c

08001710 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001714:	4802      	ldr	r0, [pc, #8]	@ (8001720 <USART6_IRQHandler+0x10>)
 8001716:	f007 fa05 	bl	8008b24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	200049a8 	.word	0x200049a8

08001724 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001728:	4802      	ldr	r0, [pc, #8]	@ (8001734 <I2C3_EV_IRQHandler+0x10>)
 800172a:	f002 fc89 	bl	8004040 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20000790 	.word	0x20000790

08001738 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001740:	4a14      	ldr	r2, [pc, #80]	@ (8001794 <_sbrk+0x5c>)
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <_sbrk+0x60>)
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800174c:	4b13      	ldr	r3, [pc, #76]	@ (800179c <_sbrk+0x64>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d102      	bne.n	800175a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001754:	4b11      	ldr	r3, [pc, #68]	@ (800179c <_sbrk+0x64>)
 8001756:	4a12      	ldr	r2, [pc, #72]	@ (80017a0 <_sbrk+0x68>)
 8001758:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800175a:	4b10      	ldr	r3, [pc, #64]	@ (800179c <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	429a      	cmp	r2, r3
 8001766:	d207      	bcs.n	8001778 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001768:	f011 f952 	bl	8012a10 <__errno>
 800176c:	4603      	mov	r3, r0
 800176e:	220c      	movs	r2, #12
 8001770:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001772:	f04f 33ff 	mov.w	r3, #4294967295
 8001776:	e009      	b.n	800178c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <_sbrk+0x64>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800177e:	4b07      	ldr	r3, [pc, #28]	@ (800179c <_sbrk+0x64>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4413      	add	r3, r2
 8001786:	4a05      	ldr	r2, [pc, #20]	@ (800179c <_sbrk+0x64>)
 8001788:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800178a:	68fb      	ldr	r3, [r7, #12]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3718      	adds	r7, #24
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20010000 	.word	0x20010000
 8001798:	00000800 	.word	0x00000800
 800179c:	200009a4 	.word	0x200009a4
 80017a0:	2000e668 	.word	0x2000e668

080017a4 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017aa:	4a12      	ldr	r2, [pc, #72]	@ (80017f4 <MX_USART6_UART_Init+0x50>)
 80017ac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80017ae:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017b4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80017bc:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80017c2:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017ca:	220c      	movs	r2, #12
 80017cc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ce:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80017da:	4805      	ldr	r0, [pc, #20]	@ (80017f0 <MX_USART6_UART_Init+0x4c>)
 80017dc:	f006 ff3e 	bl	800865c <HAL_UART_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80017e6:	f7ff fdd1 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200049a8 	.word	0x200049a8
 80017f4:	40011400 	.word	0x40011400

080017f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	@ 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a4c      	ldr	r2, [pc, #304]	@ (8001948 <HAL_UART_MspInit+0x150>)
 8001816:	4293      	cmp	r3, r2
 8001818:	f040 8092 	bne.w	8001940 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800181c:	2300      	movs	r3, #0
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	4b4a      	ldr	r3, [pc, #296]	@ (800194c <HAL_UART_MspInit+0x154>)
 8001822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001824:	4a49      	ldr	r2, [pc, #292]	@ (800194c <HAL_UART_MspInit+0x154>)
 8001826:	f043 0320 	orr.w	r3, r3, #32
 800182a:	6453      	str	r3, [r2, #68]	@ 0x44
 800182c:	4b47      	ldr	r3, [pc, #284]	@ (800194c <HAL_UART_MspInit+0x154>)
 800182e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001830:	f003 0320 	and.w	r3, r3, #32
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	4b43      	ldr	r3, [pc, #268]	@ (800194c <HAL_UART_MspInit+0x154>)
 800183e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001840:	4a42      	ldr	r2, [pc, #264]	@ (800194c <HAL_UART_MspInit+0x154>)
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	6313      	str	r3, [r2, #48]	@ 0x30
 8001848:	4b40      	ldr	r3, [pc, #256]	@ (800194c <HAL_UART_MspInit+0x154>)
 800184a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = TX6_Pin|RX6_Pin;
 8001854:	23c0      	movs	r3, #192	@ 0xc0
 8001856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001860:	2303      	movs	r3, #3
 8001862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001864:	2308      	movs	r3, #8
 8001866:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	4838      	ldr	r0, [pc, #224]	@ (8001950 <HAL_UART_MspInit+0x158>)
 8001870:	f001 fe1c 	bl	80034ac <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001874:	4b37      	ldr	r3, [pc, #220]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 8001876:	4a38      	ldr	r2, [pc, #224]	@ (8001958 <HAL_UART_MspInit+0x160>)
 8001878:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800187a:	4b36      	ldr	r3, [pc, #216]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 800187c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001880:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001882:	4b34      	ldr	r3, [pc, #208]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001888:	4b32      	ldr	r3, [pc, #200]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 800188a:	2200      	movs	r2, #0
 800188c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800188e:	4b31      	ldr	r3, [pc, #196]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 8001890:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001894:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001896:	4b2f      	ldr	r3, [pc, #188]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 8001898:	2200      	movs	r2, #0
 800189a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800189c:	4b2d      	ldr	r3, [pc, #180]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80018a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80018a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 80018aa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80018ae:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018b0:	4b28      	ldr	r3, [pc, #160]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80018b6:	4827      	ldr	r0, [pc, #156]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 80018b8:	f000 ff98 	bl	80027ec <HAL_DMA_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80018c2:	f7ff fd63 	bl	800138c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a22      	ldr	r2, [pc, #136]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 80018ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80018cc:	4a21      	ldr	r2, [pc, #132]	@ (8001954 <HAL_UART_MspInit+0x15c>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80018d2:	4b22      	ldr	r3, [pc, #136]	@ (800195c <HAL_UART_MspInit+0x164>)
 80018d4:	4a22      	ldr	r2, [pc, #136]	@ (8001960 <HAL_UART_MspInit+0x168>)
 80018d6:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80018d8:	4b20      	ldr	r3, [pc, #128]	@ (800195c <HAL_UART_MspInit+0x164>)
 80018da:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80018de:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018e0:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <HAL_UART_MspInit+0x164>)
 80018e2:	2240      	movs	r2, #64	@ 0x40
 80018e4:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018e6:	4b1d      	ldr	r3, [pc, #116]	@ (800195c <HAL_UART_MspInit+0x164>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018ec:	4b1b      	ldr	r3, [pc, #108]	@ (800195c <HAL_UART_MspInit+0x164>)
 80018ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018f2:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018f4:	4b19      	ldr	r3, [pc, #100]	@ (800195c <HAL_UART_MspInit+0x164>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018fa:	4b18      	ldr	r3, [pc, #96]	@ (800195c <HAL_UART_MspInit+0x164>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001900:	4b16      	ldr	r3, [pc, #88]	@ (800195c <HAL_UART_MspInit+0x164>)
 8001902:	2200      	movs	r2, #0
 8001904:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001906:	4b15      	ldr	r3, [pc, #84]	@ (800195c <HAL_UART_MspInit+0x164>)
 8001908:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800190c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800190e:	4b13      	ldr	r3, [pc, #76]	@ (800195c <HAL_UART_MspInit+0x164>)
 8001910:	2200      	movs	r2, #0
 8001912:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001914:	4811      	ldr	r0, [pc, #68]	@ (800195c <HAL_UART_MspInit+0x164>)
 8001916:	f000 ff69 	bl	80027ec <HAL_DMA_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8001920:	f7ff fd34 	bl	800138c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a0d      	ldr	r2, [pc, #52]	@ (800195c <HAL_UART_MspInit+0x164>)
 8001928:	635a      	str	r2, [r3, #52]	@ 0x34
 800192a:	4a0c      	ldr	r2, [pc, #48]	@ (800195c <HAL_UART_MspInit+0x164>)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001930:	2200      	movs	r2, #0
 8001932:	2105      	movs	r1, #5
 8001934:	2047      	movs	r0, #71	@ 0x47
 8001936:	f000 fed3 	bl	80026e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800193a:	2047      	movs	r0, #71	@ 0x47
 800193c:	f000 fefc 	bl	8002738 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001940:	bf00      	nop
 8001942:	3728      	adds	r7, #40	@ 0x28
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40011400 	.word	0x40011400
 800194c:	40023800 	.word	0x40023800
 8001950:	40020800 	.word	0x40020800
 8001954:	200049ec 	.word	0x200049ec
 8001958:	40026428 	.word	0x40026428
 800195c:	20004a4c 	.word	0x20004a4c
 8001960:	400264a0 	.word	0x400264a0

08001964 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART6)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0e      	ldr	r2, [pc, #56]	@ (80019ac <HAL_UART_MspDeInit+0x48>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d116      	bne.n	80019a4 <HAL_UART_MspDeInit+0x40>
  {
  /* USER CODE BEGIN USART6_MspDeInit 0 */

  /* USER CODE END USART6_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART6_CLK_DISABLE();
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <HAL_UART_MspDeInit+0x4c>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197a:	4a0d      	ldr	r2, [pc, #52]	@ (80019b0 <HAL_UART_MspDeInit+0x4c>)
 800197c:	f023 0320 	bic.w	r3, r3, #32
 8001980:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    HAL_GPIO_DeInit(GPIOC, TX6_Pin|RX6_Pin);
 8001982:	21c0      	movs	r1, #192	@ 0xc0
 8001984:	480b      	ldr	r0, [pc, #44]	@ (80019b4 <HAL_UART_MspDeInit+0x50>)
 8001986:	f002 f823 	bl	80039d0 <HAL_GPIO_DeInit>

    /* USART6 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800198e:	4618      	mov	r0, r3
 8001990:	f001 f946 	bl	8002c20 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001998:	4618      	mov	r0, r3
 800199a:	f001 f941 	bl	8002c20 <HAL_DMA_DeInit>

    /* USART6 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 800199e:	2047      	movs	r0, #71	@ 0x47
 80019a0:	f000 fee2 	bl	8002768 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }
}
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40011400 	.word	0x40011400
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40020800 	.word	0x40020800

080019b8 <UpDateUart>:
 * @param uart 要重新设定的uart handle
 * @param baudrate 重设波特率
 * @return HAL_StatusTypeDef 
 */
HAL_StatusTypeDef UpDateUart(UART_HandleTypeDef * uart, uint32_t baudrate)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  uint8_t if_change = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	73fb      	strb	r3, [r7, #15]

  if (baudrate != uart->Init.BaudRate)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d004      	beq.n	80019da <UpDateUart+0x22>
  {
    uart -> Init.BaudRate = baudrate;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	605a      	str	r2, [r3, #4]
    if_change = 1;
 80019d6:	2301      	movs	r3, #1
 80019d8:	73fb      	strb	r3, [r7, #15]
  }
  

  if (if_change)
 80019da:	7bfb      	ldrb	r3, [r7, #15]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d005      	beq.n	80019ec <UpDateUart+0x34>
  {
    HAL_UART_DeInit(uart);
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f006 fef1 	bl	80087c8 <HAL_UART_DeInit>
    HAL_UART_Init(uart);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f006 fe38 	bl	800865c <HAL_UART_Init>
  }
  return HAL_UARTEx_ReceiveToIdle_DMA(&huart6, UART6_RX_BUFFER, UART6_MAX_RX_LEN);
 80019ec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019f0:	4904      	ldr	r1, [pc, #16]	@ (8001a04 <UpDateUart+0x4c>)
 80019f2:	4805      	ldr	r0, [pc, #20]	@ (8001a08 <UpDateUart+0x50>)
 80019f4:	f007 f831 	bl	8008a5a <HAL_UARTEx_ReceiveToIdle_DMA>
 80019f8:	4603      	mov	r3, r0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200009a8 	.word	0x200009a8
 8001a08:	200049a8 	.word	0x200049a8

08001a0c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	460b      	mov	r3, r1
 8001a16:	807b      	strh	r3, [r7, #2]
  // uint8_t len;
	// uint8_t data[25];
	if(huart->Instance == USART6)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a2e      	ldr	r2, [pc, #184]	@ (8001ad8 <HAL_UARTEx_RxEventCallback+0xcc>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d155      	bne.n	8001ace <HAL_UARTEx_RxEventCallback+0xc2>
	{
		HAL_UART_DMAStop(huart);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f006 ff9a 	bl	800895c <HAL_UART_DMAStop>
		CDC_Transmit(0, UART6_RX_BUFFER, Size);
 8001a28:	887b      	ldrh	r3, [r7, #2]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	492b      	ldr	r1, [pc, #172]	@ (8001adc <HAL_UARTEx_RxEventCallback+0xd0>)
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f00b fce6 	bl	800d400 <CDC_Transmit>
    memset(CMD_BUFFER[CMD_POINTER], ' ' , MAX_DISP_LEN);    // 清屏，所以需要用空格填充！
 8001a34:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae0 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	4413      	add	r3, r2
 8001a40:	009a      	lsls	r2, r3, #2
 8001a42:	4413      	add	r3, r2
 8001a44:	4a27      	ldr	r2, [pc, #156]	@ (8001ae4 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001a46:	4413      	add	r3, r2
 8001a48:	2218      	movs	r2, #24
 8001a4a:	2120      	movs	r1, #32
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f010 ffd7 	bl	8012a00 <memset>
    memcpy(CMD_BUFFER[CMD_POINTER], UART6_RX_BUFFER, ((int)Size>MAX_DISP_LEN) ? MAX_DISP_LEN:(int)Size);
 8001a52:	4b23      	ldr	r3, [pc, #140]	@ (8001ae0 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
 8001a58:	4613      	mov	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	009a      	lsls	r2, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	4a20      	ldr	r2, [pc, #128]	@ (8001ae4 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001a64:	1898      	adds	r0, r3, r2
 8001a66:	887b      	ldrh	r3, [r7, #2]
 8001a68:	2b18      	cmp	r3, #24
 8001a6a:	bf28      	it	cs
 8001a6c:	2318      	movcs	r3, #24
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	461a      	mov	r2, r3
 8001a72:	491a      	ldr	r1, [pc, #104]	@ (8001adc <HAL_UARTEx_RxEventCallback+0xd0>)
 8001a74:	f010 fff8 	bl	8012a68 <memcpy>
    CMD_DIR[CMD_POINTER] = 2;
 8001a78:	4b19      	ldr	r3, [pc, #100]	@ (8001ae0 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <HAL_UARTEx_RxEventCallback+0xdc>)
 8001a80:	2102      	movs	r1, #2
 8001a82:	5499      	strb	r1, [r3, r2]
    CMD_LEN[CMD_POINTER] = Size;
 8001a84:	4b16      	ldr	r3, [pc, #88]	@ (8001ae0 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	887b      	ldrh	r3, [r7, #2]
 8001a8c:	b2d9      	uxtb	r1, r3
 8001a8e:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <HAL_UARTEx_RxEventCallback+0xe0>)
 8001a90:	5499      	strb	r1, [r3, r2]
    RX_CNT+=Size;
 8001a92:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <HAL_UARTEx_RxEventCallback+0xe4>)
 8001a94:	881a      	ldrh	r2, [r3, #0]
 8001a96:	887b      	ldrh	r3, [r7, #2]
 8001a98:	4413      	add	r3, r2
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <HAL_UARTEx_RxEventCallback+0xe4>)
 8001a9e:	801a      	strh	r2, [r3, #0]
    CMD_POINTER = (CMD_POINTER + 1) % MAX_DISP_ROW;
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae0 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <HAL_UARTEx_RxEventCallback+0xe8>)
 8001aa8:	fb83 1302 	smull	r1, r3, r3, r2
 8001aac:	4413      	add	r3, r2
 8001aae:	1099      	asrs	r1, r3, #2
 8001ab0:	17d3      	asrs	r3, r2, #31
 8001ab2:	1ac9      	subs	r1, r1, r3
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	1a5b      	subs	r3, r3, r1
 8001aba:	1ad1      	subs	r1, r2, r3
 8001abc:	b2ca      	uxtb	r2, r1
 8001abe:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001ac0:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, UART6_RX_BUFFER, UART6_MAX_RX_LEN);
 8001ac2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ac6:	4905      	ldr	r1, [pc, #20]	@ (8001adc <HAL_UARTEx_RxEventCallback+0xd0>)
 8001ac8:	480b      	ldr	r0, [pc, #44]	@ (8001af8 <HAL_UARTEx_RxEventCallback+0xec>)
 8001aca:	f006 ffc6 	bl	8008a5a <HAL_UARTEx_ReceiveToIdle_DMA>
	}

}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40011400 	.word	0x40011400
 8001adc:	200009a8 	.word	0x200009a8
 8001ae0:	2000076b 	.word	0x2000076b
 8001ae4:	200006ac 	.word	0x200006ac
 8001ae8:	20000764 	.word	0x20000764
 8001aec:	2000075c 	.word	0x2000075c
 8001af0:	2000076e 	.word	0x2000076e
 8001af4:	92492493 	.word	0x92492493
 8001af8:	200049a8 	.word	0x200049a8

08001afc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
	extern uint8_t uart_busy;

	if (huart == &huart6)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a06      	ldr	r2, [pc, #24]	@ (8001b20 <HAL_UART_TxCpltCallback+0x24>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d102      	bne.n	8001b12 <HAL_UART_TxCpltCallback+0x16>
	{
		uart_busy = 0;
 8001b0c:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <HAL_UART_TxCpltCallback+0x28>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	701a      	strb	r2, [r3, #0]
	}
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	200049a8 	.word	0x200049a8
 8001b24:	200094eb 	.word	0x200094eb

08001b28 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001b2c:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b2e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001b32:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001b34:	4b12      	ldr	r3, [pc, #72]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b36:	2204      	movs	r2, #4
 8001b38:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001b3a:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001b40:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b48:	2202      	movs	r2, #2
 8001b4a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001b52:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001b58:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001b5e:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001b6a:	4805      	ldr	r0, [pc, #20]	@ (8001b80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b6c:	f003 fe2e 	bl	80057cc <HAL_PCD_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001b76:	f7ff fc09 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20004aac 	.word	0x20004aac

08001b84 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	@ 0x28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ba4:	d13a      	bne.n	8001c1c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
 8001baa:	4b1e      	ldr	r3, [pc, #120]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	4a1d      	ldr	r2, [pc, #116]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_N_Pin|USB_P_Pin;
 8001bc2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001bc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001bd4:	230a      	movs	r3, #10
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4812      	ldr	r0, [pc, #72]	@ (8001c28 <HAL_PCD_MspInit+0xa4>)
 8001be0:	f001 fc64 	bl	80034ac <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001be4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001be8:	4a0e      	ldr	r2, [pc, #56]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001bea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bee:	6353      	str	r3, [r2, #52]	@ 0x34
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001bfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfe:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c00:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <HAL_PCD_MspInit+0xa0>)
 8001c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2105      	movs	r1, #5
 8001c10:	2043      	movs	r0, #67	@ 0x43
 8001c12:	f000 fd65 	bl	80026e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001c16:	2043      	movs	r0, #67	@ 0x43
 8001c18:	f000 fd8e 	bl	8002738 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001c1c:	bf00      	nop
 8001c1e:	3728      	adds	r7, #40	@ 0x28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40023800 	.word	0x40023800
 8001c28:	40020000 	.word	0x40020000

08001c2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c64 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c30:	480d      	ldr	r0, [pc, #52]	@ (8001c68 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c32:	490e      	ldr	r1, [pc, #56]	@ (8001c6c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c34:	4a0e      	ldr	r2, [pc, #56]	@ (8001c70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c38:	e002      	b.n	8001c40 <LoopCopyDataInit>

08001c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c3e:	3304      	adds	r3, #4

08001c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c44:	d3f9      	bcc.n	8001c3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c46:	4a0b      	ldr	r2, [pc, #44]	@ (8001c74 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c48:	4c0b      	ldr	r4, [pc, #44]	@ (8001c78 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c4c:	e001      	b.n	8001c52 <LoopFillZerobss>

08001c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c50:	3204      	adds	r2, #4

08001c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c54:	d3fb      	bcc.n	8001c4e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c56:	f000 f813 	bl	8001c80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c5a:	f010 fedf 	bl	8012a1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c5e:	f7ff fae1 	bl	8001224 <main>
  bx  lr    
 8001c62:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c64:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001c68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c6c:	2000056c 	.word	0x2000056c
  ldr r2, =_sidata
 8001c70:	080217ec 	.word	0x080217ec
  ldr r2, =_sbss
 8001c74:	2000056c 	.word	0x2000056c
  ldr r4, =_ebss
 8001c78:	2000e668 	.word	0x2000e668

08001c7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c7c:	e7fe      	b.n	8001c7c <ADC_IRQHandler>
	...

08001c80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <SystemInit+0x20>)
 8001c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ca0 <SystemInit+0x20>)
 8001c8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce4 <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce4 <HAL_Init+0x40>)
 8001cae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce4 <HAL_Init+0x40>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce4 <HAL_Init+0x40>)
 8001cba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <HAL_Init+0x40>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a07      	ldr	r2, [pc, #28]	@ (8001ce4 <HAL_Init+0x40>)
 8001cc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f000 fce7 	bl	80026a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cd2:	200f      	movs	r0, #15
 8001cd4:	f7ff fc48 	bl	8001568 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd8:	f7ff fc1a 	bl	8001510 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023c00 	.word	0x40023c00

08001ce8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <HAL_IncTick+0x20>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <HAL_IncTick+0x24>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	4a04      	ldr	r2, [pc, #16]	@ (8001d0c <HAL_IncTick+0x24>)
 8001cfa:	6013      	str	r3, [r2, #0]
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	2000000c 	.word	0x2000000c
 8001d0c:	20004fb8 	.word	0x20004fb8

08001d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return uwTick;
 8001d14:	4b03      	ldr	r3, [pc, #12]	@ (8001d24 <HAL_GetTick+0x14>)
 8001d16:	681b      	ldr	r3, [r3, #0]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	20004fb8 	.word	0x20004fb8

08001d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d30:	f7ff ffee 	bl	8001d10 <HAL_GetTick>
 8001d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d005      	beq.n	8001d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d42:	4b0a      	ldr	r3, [pc, #40]	@ (8001d6c <HAL_Delay+0x44>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d4e:	bf00      	nop
 8001d50:	f7ff ffde 	bl	8001d10 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d8f7      	bhi.n	8001d50 <HAL_Delay+0x28>
  {
  }
}
 8001d60:	bf00      	nop
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	2000000c 	.word	0x2000000c

08001d70 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e14e      	b.n	8002024 <HAL_ADC_Init+0x2b4>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a90      	ldr	r2, [pc, #576]	@ (8001fcc <HAL_ADC_Init+0x25c>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d004      	beq.n	8001d9a <HAL_ADC_Init+0x2a>
 8001d90:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8001d94:	488e      	ldr	r0, [pc, #568]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001d96:	f7ff faff 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d013      	beq.n	8001dca <HAL_ADC_Init+0x5a>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001daa:	d00e      	beq.n	8001dca <HAL_ADC_Init+0x5a>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001db4:	d009      	beq.n	8001dca <HAL_ADC_Init+0x5a>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8001dbe:	d004      	beq.n	8001dca <HAL_ADC_Init+0x5a>
 8001dc0:	f240 1143 	movw	r1, #323	@ 0x143
 8001dc4:	4882      	ldr	r0, [pc, #520]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001dc6:	f7ff fae7 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d013      	beq.n	8001dfa <HAL_ADC_Init+0x8a>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dda:	d00e      	beq.n	8001dfa <HAL_ADC_Init+0x8a>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001de4:	d009      	beq.n	8001dfa <HAL_ADC_Init+0x8a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001dee:	d004      	beq.n	8001dfa <HAL_ADC_Init+0x8a>
 8001df0:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8001df4:	4876      	ldr	r0, [pc, #472]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001df6:	f7ff facf 	bl	8001398 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d008      	beq.n	8001e14 <HAL_ADC_Init+0xa4>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d004      	beq.n	8001e14 <HAL_ADC_Init+0xa4>
 8001e0a:	f240 1145 	movw	r1, #325	@ 0x145
 8001e0e:	4870      	ldr	r0, [pc, #448]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001e10:	f7ff fac2 	bl	8001398 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	7e1b      	ldrb	r3, [r3, #24]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d008      	beq.n	8001e2e <HAL_ADC_Init+0xbe>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	7e1b      	ldrb	r3, [r3, #24]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d004      	beq.n	8001e2e <HAL_ADC_Init+0xbe>
 8001e24:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8001e28:	4869      	ldr	r0, [pc, #420]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001e2a:	f7ff fab5 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d054      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e3e:	d04f      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001e48:	d04a      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001e52:	d045      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001e5c:	d040      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e62:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8001e66:	d03b      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6c:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8001e70:	d036      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e76:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 8001e7a:	d031      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001e84:	d02c      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8a:	f1b3 6f10 	cmp.w	r3, #150994944	@ 0x9000000
 8001e8e:	d027      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e94:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8001e98:	d022      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9e:	f1b3 6f30 	cmp.w	r3, #184549376	@ 0xb000000
 8001ea2:	d01d      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8001eac:	d018      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb2:	f1b3 6f50 	cmp.w	r3, #218103808	@ 0xd000000
 8001eb6:	d013      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ebc:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 8001ec0:	d00e      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8001eca:	d009      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed0:	4a40      	ldr	r2, [pc, #256]	@ (8001fd4 <HAL_ADC_Init+0x264>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d004      	beq.n	8001ee0 <HAL_ADC_Init+0x170>
 8001ed6:	f240 1147 	movw	r1, #327	@ 0x147
 8001eda:	483d      	ldr	r0, [pc, #244]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001edc:	f7ff fa5c 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d009      	beq.n	8001efc <HAL_ADC_Init+0x18c>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ef0:	d004      	beq.n	8001efc <HAL_ADC_Init+0x18c>
 8001ef2:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8001ef6:	4836      	ldr	r0, [pc, #216]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001ef8:	f7ff fa4e 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d003      	beq.n	8001f0c <HAL_ADC_Init+0x19c>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	2b10      	cmp	r3, #16
 8001f0a:	d904      	bls.n	8001f16 <HAL_ADC_Init+0x1a6>
 8001f0c:	f240 1149 	movw	r1, #329	@ 0x149
 8001f10:	482f      	ldr	r0, [pc, #188]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001f12:	f7ff fa41 	bl	8001398 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d009      	beq.n	8001f34 <HAL_ADC_Init+0x1c4>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d004      	beq.n	8001f34 <HAL_ADC_Init+0x1c4>
 8001f2a:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8001f2e:	4828      	ldr	r0, [pc, #160]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001f30:	f7ff fa32 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	695b      	ldr	r3, [r3, #20]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d00c      	beq.n	8001f56 <HAL_ADC_Init+0x1e6>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	695b      	ldr	r3, [r3, #20]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d008      	beq.n	8001f56 <HAL_ADC_Init+0x1e6>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d004      	beq.n	8001f56 <HAL_ADC_Init+0x1e6>
 8001f4c:	f240 114b 	movw	r1, #331	@ 0x14b
 8001f50:	481f      	ldr	r0, [pc, #124]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001f52:	f7ff fa21 	bl	8001398 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d009      	beq.n	8001f74 <HAL_ADC_Init+0x204>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d004      	beq.n	8001f74 <HAL_ADC_Init+0x204>
 8001f6a:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8001f6e:	4818      	ldr	r0, [pc, #96]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001f70:	f7ff fa12 	bl	8001398 <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f78:	4a16      	ldr	r2, [pc, #88]	@ (8001fd4 <HAL_ADC_Init+0x264>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d017      	beq.n	8001fae <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d013      	beq.n	8001fae <HAL_ADC_Init+0x23e>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f8e:	d00e      	beq.n	8001fae <HAL_ADC_Init+0x23e>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f98:	d009      	beq.n	8001fae <HAL_ADC_Init+0x23e>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8001fa2:	d004      	beq.n	8001fae <HAL_ADC_Init+0x23e>
 8001fa4:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8001fa8:	4809      	ldr	r0, [pc, #36]	@ (8001fd0 <HAL_ADC_Init+0x260>)
 8001faa:	f7ff f9f5 	bl	8001398 <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d110      	bne.n	8001fd8 <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7fe fb52 	bl	8000660 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001fca:	e005      	b.n	8001fd8 <HAL_ADC_Init+0x268>
 8001fcc:	40012000 	.word	0x40012000
 8001fd0:	08013358 	.word	0x08013358
 8001fd4:	0f000001 	.word	0x0f000001
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fdc:	f003 0310 	and.w	r3, r3, #16
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d118      	bne.n	8002016 <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fec:	f023 0302 	bic.w	r3, r3, #2
 8001ff0:	f043 0202 	orr.w	r2, r3, #2
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 f975 	bl	80022e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002008:	f023 0303 	bic.w	r3, r3, #3
 800200c:	f043 0201 	orr.w	r2, r3, #1
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	641a      	str	r2, [r3, #64]	@ 0x40
 8002014:	e001      	b.n	800201a <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002022:	7bfb      	ldrb	r3, [r7, #15]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002036:	2300      	movs	r3, #0
 8002038:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2b12      	cmp	r3, #18
 8002040:	d904      	bls.n	800204c <HAL_ADC_ConfigChannel+0x20>
 8002042:	f240 618b 	movw	r1, #1675	@ 0x68b
 8002046:	486f      	ldr	r0, [pc, #444]	@ (8002204 <HAL_ADC_ConfigChannel+0x1d8>)
 8002048:	f7ff f9a6 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_ADC_ConfigChannel+0x30>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b10      	cmp	r3, #16
 800205a:	d904      	bls.n	8002066 <HAL_ADC_ConfigChannel+0x3a>
 800205c:	f240 618c 	movw	r1, #1676	@ 0x68c
 8002060:	4868      	ldr	r0, [pc, #416]	@ (8002204 <HAL_ADC_ConfigChannel+0x1d8>)
 8002062:	f7ff f999 	bl	8001398 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d020      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d01c      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d018      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2b03      	cmp	r3, #3
 8002084:	d014      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b04      	cmp	r3, #4
 800208c:	d010      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	2b05      	cmp	r3, #5
 8002094:	d00c      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	2b06      	cmp	r3, #6
 800209c:	d008      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b07      	cmp	r3, #7
 80020a4:	d004      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x84>
 80020a6:	f240 618d 	movw	r1, #1677	@ 0x68d
 80020aa:	4856      	ldr	r0, [pc, #344]	@ (8002204 <HAL_ADC_ConfigChannel+0x1d8>)
 80020ac:	f7ff f974 	bl	8001398 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_ADC_ConfigChannel+0x92>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e107      	b.n	80022ce <HAL_ADC_ConfigChannel+0x2a2>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2201      	movs	r2, #1
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b09      	cmp	r3, #9
 80020cc:	d925      	bls.n	800211a <HAL_ADC_ConfigChannel+0xee>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68d9      	ldr	r1, [r3, #12]
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	461a      	mov	r2, r3
 80020dc:	4613      	mov	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	4413      	add	r3, r2
 80020e2:	3b1e      	subs	r3, #30
 80020e4:	2207      	movs	r2, #7
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	400a      	ands	r2, r1
 80020f2:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68d9      	ldr	r1, [r3, #12]
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	b29b      	uxth	r3, r3
 8002104:	4618      	mov	r0, r3
 8002106:	4603      	mov	r3, r0
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	4403      	add	r3, r0
 800210c:	3b1e      	subs	r3, #30
 800210e:	409a      	lsls	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	430a      	orrs	r2, r1
 8002116:	60da      	str	r2, [r3, #12]
 8002118:	e022      	b.n	8002160 <HAL_ADC_ConfigChannel+0x134>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6919      	ldr	r1, [r3, #16]
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	b29b      	uxth	r3, r3
 8002126:	461a      	mov	r2, r3
 8002128:	4613      	mov	r3, r2
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	4413      	add	r3, r2
 800212e:	2207      	movs	r2, #7
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43da      	mvns	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	400a      	ands	r2, r1
 800213c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6919      	ldr	r1, [r3, #16]
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	b29b      	uxth	r3, r3
 800214e:	4618      	mov	r0, r3
 8002150:	4603      	mov	r3, r0
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4403      	add	r3, r0
 8002156:	409a      	lsls	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2b06      	cmp	r3, #6
 8002166:	d824      	bhi.n	80021b2 <HAL_ADC_ConfigChannel+0x186>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	3b05      	subs	r3, #5
 800217a:	221f      	movs	r2, #31
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	43da      	mvns	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	400a      	ands	r2, r1
 8002188:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	b29b      	uxth	r3, r3
 8002196:	4618      	mov	r0, r3
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	3b05      	subs	r3, #5
 80021a4:	fa00 f203 	lsl.w	r2, r0, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80021b0:	e04e      	b.n	8002250 <HAL_ADC_ConfigChannel+0x224>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b0c      	cmp	r3, #12
 80021b8:	d826      	bhi.n	8002208 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	3b23      	subs	r3, #35	@ 0x23
 80021cc:	221f      	movs	r2, #31
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	400a      	ands	r2, r1
 80021da:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	4618      	mov	r0, r3
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	4613      	mov	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	3b23      	subs	r3, #35	@ 0x23
 80021f6:	fa00 f203 	lsl.w	r2, r0, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	631a      	str	r2, [r3, #48]	@ 0x30
 8002202:	e025      	b.n	8002250 <HAL_ADC_ConfigChannel+0x224>
 8002204:	08013358 	.word	0x08013358
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	3b41      	subs	r3, #65	@ 0x41
 800221a:	221f      	movs	r2, #31
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43da      	mvns	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	400a      	ands	r2, r1
 8002228:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	b29b      	uxth	r3, r3
 8002236:	4618      	mov	r0, r3
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4413      	add	r3, r2
 8002242:	3b41      	subs	r3, #65	@ 0x41
 8002244:	fa00 f203 	lsl.w	r2, r0, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002250:	4b21      	ldr	r3, [pc, #132]	@ (80022d8 <HAL_ADC_ConfigChannel+0x2ac>)
 8002252:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a20      	ldr	r2, [pc, #128]	@ (80022dc <HAL_ADC_ConfigChannel+0x2b0>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d109      	bne.n	8002272 <HAL_ADC_ConfigChannel+0x246>
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2b12      	cmp	r3, #18
 8002264:	d105      	bne.n	8002272 <HAL_ADC_ConfigChannel+0x246>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a19      	ldr	r2, [pc, #100]	@ (80022dc <HAL_ADC_ConfigChannel+0x2b0>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d123      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x298>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b10      	cmp	r3, #16
 8002282:	d003      	beq.n	800228c <HAL_ADC_ConfigChannel+0x260>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b11      	cmp	r3, #17
 800228a:	d11b      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x298>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b10      	cmp	r3, #16
 800229e:	d111      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x298>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022a0:	4b0f      	ldr	r3, [pc, #60]	@ (80022e0 <HAL_ADC_ConfigChannel+0x2b4>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a0f      	ldr	r2, [pc, #60]	@ (80022e4 <HAL_ADC_ConfigChannel+0x2b8>)
 80022a6:	fba2 2303 	umull	r2, r3, r2, r3
 80022aa:	0c9a      	lsrs	r2, r3, #18
 80022ac:	4613      	mov	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022b6:	e002      	b.n	80022be <HAL_ADC_ConfigChannel+0x292>
      {
        counter--;
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	3b01      	subs	r3, #1
 80022bc:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1f9      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x28c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40012300 	.word	0x40012300
 80022dc:	40012000 	.word	0x40012000
 80022e0:	20000004 	.word	0x20000004
 80022e4:	431bde83 	.word	0x431bde83

080022e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022f0:	4b7f      	ldr	r3, [pc, #508]	@ (80024f0 <ADC_Init+0x208>)
 80022f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	431a      	orrs	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	685a      	ldr	r2, [r3, #4]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800231c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6859      	ldr	r1, [r3, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	021a      	lsls	r2, r3, #8
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	430a      	orrs	r2, r1
 8002330:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	685a      	ldr	r2, [r3, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002340:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6859      	ldr	r1, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689a      	ldr	r2, [r3, #8]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002362:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6899      	ldr	r1, [r3, #8]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800237a:	4a5e      	ldr	r2, [pc, #376]	@ (80024f4 <ADC_Init+0x20c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d022      	beq.n	80023c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800238e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6899      	ldr	r1, [r3, #8]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	430a      	orrs	r2, r1
 80023a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	6899      	ldr	r1, [r3, #8]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	430a      	orrs	r2, r1
 80023c2:	609a      	str	r2, [r3, #8]
 80023c4:	e00f      	b.n	80023e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 0202 	bic.w	r2, r2, #2
 80023f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6899      	ldr	r1, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	7e1b      	ldrb	r3, [r3, #24]
 8002400:	005a      	lsls	r2, r3, #1
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d028      	beq.n	8002466 <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <ADC_Init+0x13c>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002420:	2b08      	cmp	r3, #8
 8002422:	d904      	bls.n	800242e <ADC_Init+0x146>
 8002424:	f44f 61f5 	mov.w	r1, #1960	@ 0x7a8
 8002428:	4833      	ldr	r0, [pc, #204]	@ (80024f8 <ADC_Init+0x210>)
 800242a:	f7fe ffb5 	bl	8001398 <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800243c:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800244c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6859      	ldr	r1, [r3, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002458:	3b01      	subs	r3, #1
 800245a:	035a      	lsls	r2, r3, #13
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	430a      	orrs	r2, r1
 8002462:	605a      	str	r2, [r3, #4]
 8002464:	e007      	b.n	8002476 <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002474:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002484:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	3b01      	subs	r3, #1
 8002492:	051a      	lsls	r2, r3, #20
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6899      	ldr	r1, [r3, #8]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024b8:	025a      	lsls	r2, r3, #9
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	430a      	orrs	r2, r1
 80024c0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6899      	ldr	r1, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	029a      	lsls	r2, r3, #10
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	609a      	str	r2, [r3, #8]
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40012300 	.word	0x40012300
 80024f4:	0f000001 	.word	0x0f000001
 80024f8:	08013358 	.word	0x08013358

080024fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800250c:	4b0c      	ldr	r3, [pc, #48]	@ (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002518:	4013      	ands	r3, r2
 800251a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002524:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002528:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800252c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800252e:	4a04      	ldr	r2, [pc, #16]	@ (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	60d3      	str	r3, [r2, #12]
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002548:	4b04      	ldr	r3, [pc, #16]	@ (800255c <__NVIC_GetPriorityGrouping+0x18>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	0a1b      	lsrs	r3, r3, #8
 800254e:	f003 0307 	and.w	r3, r3, #7
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256e:	2b00      	cmp	r3, #0
 8002570:	db0b      	blt.n	800258a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	f003 021f 	and.w	r2, r3, #31
 8002578:	4907      	ldr	r1, [pc, #28]	@ (8002598 <__NVIC_EnableIRQ+0x38>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	2001      	movs	r0, #1
 8002582:	fa00 f202 	lsl.w	r2, r0, r2
 8002586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000e100 	.word	0xe000e100

0800259c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	db12      	blt.n	80025d4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	f003 021f 	and.w	r2, r3, #31
 80025b4:	490a      	ldr	r1, [pc, #40]	@ (80025e0 <__NVIC_DisableIRQ+0x44>)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	2001      	movs	r0, #1
 80025be:	fa00 f202 	lsl.w	r2, r0, r2
 80025c2:	3320      	adds	r3, #32
 80025c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80025c8:	f3bf 8f4f 	dsb	sy
}
 80025cc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80025ce:	f3bf 8f6f 	isb	sy
}
 80025d2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	db0a      	blt.n	800260e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	490c      	ldr	r1, [pc, #48]	@ (8002630 <__NVIC_SetPriority+0x4c>)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	0112      	lsls	r2, r2, #4
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	440b      	add	r3, r1
 8002608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800260c:	e00a      	b.n	8002624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4908      	ldr	r1, [pc, #32]	@ (8002634 <__NVIC_SetPriority+0x50>)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3b04      	subs	r3, #4
 800261c:	0112      	lsls	r2, r2, #4
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	440b      	add	r3, r1
 8002622:	761a      	strb	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	@ 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f1c3 0307 	rsb	r3, r3, #7
 8002652:	2b04      	cmp	r3, #4
 8002654:	bf28      	it	cs
 8002656:	2304      	movcs	r3, #4
 8002658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3304      	adds	r3, #4
 800265e:	2b06      	cmp	r3, #6
 8002660:	d902      	bls.n	8002668 <NVIC_EncodePriority+0x30>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b03      	subs	r3, #3
 8002666:	e000      	b.n	800266a <NVIC_EncodePriority+0x32>
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	f04f 32ff 	mov.w	r2, #4294967295
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	401a      	ands	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002680:	f04f 31ff 	mov.w	r1, #4294967295
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43d9      	mvns	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	4313      	orrs	r3, r2
         );
}
 8002692:	4618      	mov	r0, r3
 8002694:	3724      	adds	r7, #36	@ 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b07      	cmp	r3, #7
 80026ac:	d00f      	beq.n	80026ce <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b06      	cmp	r3, #6
 80026b2:	d00c      	beq.n	80026ce <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b05      	cmp	r3, #5
 80026b8:	d009      	beq.n	80026ce <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b04      	cmp	r3, #4
 80026be:	d006      	beq.n	80026ce <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b03      	cmp	r3, #3
 80026c4:	d003      	beq.n	80026ce <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026c6:	2190      	movs	r1, #144	@ 0x90
 80026c8:	4804      	ldr	r0, [pc, #16]	@ (80026dc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80026ca:	f7fe fe65 	bl	8001398 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff ff14 	bl	80024fc <__NVIC_SetPriorityGrouping>
}
 80026d4:	bf00      	nop
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	080133c4 	.word	0x080133c4

080026e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
 80026ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2b0f      	cmp	r3, #15
 80026f6:	d903      	bls.n	8002700 <HAL_NVIC_SetPriority+0x20>
 80026f8:	21a8      	movs	r1, #168	@ 0xa8
 80026fa:	480e      	ldr	r0, [pc, #56]	@ (8002734 <HAL_NVIC_SetPriority+0x54>)
 80026fc:	f7fe fe4c 	bl	8001398 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b0f      	cmp	r3, #15
 8002704:	d903      	bls.n	800270e <HAL_NVIC_SetPriority+0x2e>
 8002706:	21a9      	movs	r1, #169	@ 0xa9
 8002708:	480a      	ldr	r0, [pc, #40]	@ (8002734 <HAL_NVIC_SetPriority+0x54>)
 800270a:	f7fe fe45 	bl	8001398 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800270e:	f7ff ff19 	bl	8002544 <__NVIC_GetPriorityGrouping>
 8002712:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	68b9      	ldr	r1, [r7, #8]
 8002718:	6978      	ldr	r0, [r7, #20]
 800271a:	f7ff ff8d 	bl	8002638 <NVIC_EncodePriority>
 800271e:	4602      	mov	r2, r0
 8002720:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002724:	4611      	mov	r1, r2
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff ff5c 	bl	80025e4 <__NVIC_SetPriority>
}
 800272c:	bf00      	nop
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	080133c4 	.word	0x080133c4

08002738 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002746:	2b00      	cmp	r3, #0
 8002748:	da03      	bge.n	8002752 <HAL_NVIC_EnableIRQ+0x1a>
 800274a:	21bc      	movs	r1, #188	@ 0xbc
 800274c:	4805      	ldr	r0, [pc, #20]	@ (8002764 <HAL_NVIC_EnableIRQ+0x2c>)
 800274e:	f7fe fe23 	bl	8001398 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff ff02 	bl	8002560 <__NVIC_EnableIRQ>
}
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	080133c4 	.word	0x080133c4

08002768 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	2b00      	cmp	r3, #0
 8002778:	da03      	bge.n	8002782 <HAL_NVIC_DisableIRQ+0x1a>
 800277a:	21cc      	movs	r1, #204	@ 0xcc
 800277c:	4805      	ldr	r0, [pc, #20]	@ (8002794 <HAL_NVIC_DisableIRQ+0x2c>)
 800277e:	f7fe fe0b 	bl	8001398 <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff ff08 	bl	800259c <__NVIC_DisableIRQ>
}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	080133c4 	.word	0x080133c4

08002798 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e017      	b.n	80027da <HAL_CRC_Init+0x42>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a0d      	ldr	r2, [pc, #52]	@ (80027e4 <HAL_CRC_Init+0x4c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d003      	beq.n	80027bc <HAL_CRC_Init+0x24>
 80027b4:	2168      	movs	r1, #104	@ 0x68
 80027b6:	480c      	ldr	r0, [pc, #48]	@ (80027e8 <HAL_CRC_Init+0x50>)
 80027b8:	f7fe fdee 	bl	8001398 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	795b      	ldrb	r3, [r3, #5]
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d105      	bne.n	80027d2 <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f7fd ff7d 	bl	80006cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2201      	movs	r2, #1
 80027d6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40023000 	.word	0x40023000
 80027e8:	08013430 	.word	0x08013430

080027ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027f8:	f7ff fa8a 	bl	8001d10 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e203      	b.n	8002c10 <HAL_DMA_Init+0x424>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a8b      	ldr	r2, [pc, #556]	@ (8002a3c <HAL_DMA_Init+0x250>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d04e      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a8a      	ldr	r2, [pc, #552]	@ (8002a40 <HAL_DMA_Init+0x254>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d049      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a88      	ldr	r2, [pc, #544]	@ (8002a44 <HAL_DMA_Init+0x258>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d044      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a87      	ldr	r2, [pc, #540]	@ (8002a48 <HAL_DMA_Init+0x25c>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d03f      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a85      	ldr	r2, [pc, #532]	@ (8002a4c <HAL_DMA_Init+0x260>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d03a      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a84      	ldr	r2, [pc, #528]	@ (8002a50 <HAL_DMA_Init+0x264>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d035      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a82      	ldr	r2, [pc, #520]	@ (8002a54 <HAL_DMA_Init+0x268>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d030      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a81      	ldr	r2, [pc, #516]	@ (8002a58 <HAL_DMA_Init+0x26c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d02b      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a7f      	ldr	r2, [pc, #508]	@ (8002a5c <HAL_DMA_Init+0x270>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d026      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a7e      	ldr	r2, [pc, #504]	@ (8002a60 <HAL_DMA_Init+0x274>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d021      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a7c      	ldr	r2, [pc, #496]	@ (8002a64 <HAL_DMA_Init+0x278>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d01c      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a7b      	ldr	r2, [pc, #492]	@ (8002a68 <HAL_DMA_Init+0x27c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d017      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a79      	ldr	r2, [pc, #484]	@ (8002a6c <HAL_DMA_Init+0x280>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d012      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a78      	ldr	r2, [pc, #480]	@ (8002a70 <HAL_DMA_Init+0x284>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d00d      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a76      	ldr	r2, [pc, #472]	@ (8002a74 <HAL_DMA_Init+0x288>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d008      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a75      	ldr	r2, [pc, #468]	@ (8002a78 <HAL_DMA_Init+0x28c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d003      	beq.n	80028b0 <HAL_DMA_Init+0xc4>
 80028a8:	21b7      	movs	r1, #183	@ 0xb7
 80028aa:	4874      	ldr	r0, [pc, #464]	@ (8002a7c <HAL_DMA_Init+0x290>)
 80028ac:	f7fe fd74 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d026      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80028c0:	d021      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028ca:	d01c      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80028d4:	d017      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028de:	d012      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 80028e8:	d00d      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80028f2:	d008      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 80028fc:	d003      	beq.n	8002906 <HAL_DMA_Init+0x11a>
 80028fe:	21b8      	movs	r1, #184	@ 0xb8
 8002900:	485e      	ldr	r0, [pc, #376]	@ (8002a7c <HAL_DMA_Init+0x290>)
 8002902:	f7fe fd49 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00b      	beq.n	8002926 <HAL_DMA_Init+0x13a>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	2b40      	cmp	r3, #64	@ 0x40
 8002914:	d007      	beq.n	8002926 <HAL_DMA_Init+0x13a>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	2b80      	cmp	r3, #128	@ 0x80
 800291c:	d003      	beq.n	8002926 <HAL_DMA_Init+0x13a>
 800291e:	21b9      	movs	r1, #185	@ 0xb9
 8002920:	4856      	ldr	r0, [pc, #344]	@ (8002a7c <HAL_DMA_Init+0x290>)
 8002922:	f7fe fd39 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800292e:	d007      	beq.n	8002940 <HAL_DMA_Init+0x154>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d003      	beq.n	8002940 <HAL_DMA_Init+0x154>
 8002938:	21ba      	movs	r1, #186	@ 0xba
 800293a:	4850      	ldr	r0, [pc, #320]	@ (8002a7c <HAL_DMA_Init+0x290>)
 800293c:	f7fe fd2c 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002948:	d007      	beq.n	800295a <HAL_DMA_Init+0x16e>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <HAL_DMA_Init+0x16e>
 8002952:	21bb      	movs	r1, #187	@ 0xbb
 8002954:	4849      	ldr	r0, [pc, #292]	@ (8002a7c <HAL_DMA_Init+0x290>)
 8002956:	f7fe fd1f 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00d      	beq.n	800297e <HAL_DMA_Init+0x192>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800296a:	d008      	beq.n	800297e <HAL_DMA_Init+0x192>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002974:	d003      	beq.n	800297e <HAL_DMA_Init+0x192>
 8002976:	21bc      	movs	r1, #188	@ 0xbc
 8002978:	4840      	ldr	r0, [pc, #256]	@ (8002a7c <HAL_DMA_Init+0x290>)
 800297a:	f7fe fd0d 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00d      	beq.n	80029a2 <HAL_DMA_Init+0x1b6>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800298e:	d008      	beq.n	80029a2 <HAL_DMA_Init+0x1b6>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002998:	d003      	beq.n	80029a2 <HAL_DMA_Init+0x1b6>
 800299a:	21bd      	movs	r1, #189	@ 0xbd
 800299c:	4837      	ldr	r0, [pc, #220]	@ (8002a7c <HAL_DMA_Init+0x290>)
 800299e:	f7fe fcfb 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00c      	beq.n	80029c4 <HAL_DMA_Init+0x1d8>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029b2:	d007      	beq.n	80029c4 <HAL_DMA_Init+0x1d8>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	d003      	beq.n	80029c4 <HAL_DMA_Init+0x1d8>
 80029bc:	21be      	movs	r1, #190	@ 0xbe
 80029be:	482f      	ldr	r0, [pc, #188]	@ (8002a7c <HAL_DMA_Init+0x290>)
 80029c0:	f7fe fcea 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d012      	beq.n	80029f2 <HAL_DMA_Init+0x206>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029d4:	d00d      	beq.n	80029f2 <HAL_DMA_Init+0x206>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029de:	d008      	beq.n	80029f2 <HAL_DMA_Init+0x206>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80029e8:	d003      	beq.n	80029f2 <HAL_DMA_Init+0x206>
 80029ea:	21bf      	movs	r1, #191	@ 0xbf
 80029ec:	4823      	ldr	r0, [pc, #140]	@ (8002a7c <HAL_DMA_Init+0x290>)
 80029ee:	f7fe fcd3 	bl	8001398 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d007      	beq.n	8002a0a <HAL_DMA_Init+0x21e>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	d003      	beq.n	8002a0a <HAL_DMA_Init+0x21e>
 8002a02:	21c0      	movs	r1, #192	@ 0xc0
 8002a04:	481d      	ldr	r0, [pc, #116]	@ (8002a7c <HAL_DMA_Init+0x290>)
 8002a06:	f7fe fcc7 	bl	8001398 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d064      	beq.n	8002adc <HAL_DMA_Init+0x2f0>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d032      	beq.n	8002a80 <HAL_DMA_Init+0x294>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d02e      	beq.n	8002a80 <HAL_DMA_Init+0x294>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d02a      	beq.n	8002a80 <HAL_DMA_Init+0x294>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2e:	2b03      	cmp	r3, #3
 8002a30:	d026      	beq.n	8002a80 <HAL_DMA_Init+0x294>
 8002a32:	21c5      	movs	r1, #197	@ 0xc5
 8002a34:	4811      	ldr	r0, [pc, #68]	@ (8002a7c <HAL_DMA_Init+0x290>)
 8002a36:	f7fe fcaf 	bl	8001398 <assert_failed>
 8002a3a:	e021      	b.n	8002a80 <HAL_DMA_Init+0x294>
 8002a3c:	40026010 	.word	0x40026010
 8002a40:	40026028 	.word	0x40026028
 8002a44:	40026040 	.word	0x40026040
 8002a48:	40026058 	.word	0x40026058
 8002a4c:	40026070 	.word	0x40026070
 8002a50:	40026088 	.word	0x40026088
 8002a54:	400260a0 	.word	0x400260a0
 8002a58:	400260b8 	.word	0x400260b8
 8002a5c:	40026410 	.word	0x40026410
 8002a60:	40026428 	.word	0x40026428
 8002a64:	40026440 	.word	0x40026440
 8002a68:	40026458 	.word	0x40026458
 8002a6c:	40026470 	.word	0x40026470
 8002a70:	40026488 	.word	0x40026488
 8002a74:	400264a0 	.word	0x400264a0
 8002a78:	400264b8 	.word	0x400264b8
 8002a7c:	0801349c 	.word	0x0801349c
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d012      	beq.n	8002aae <HAL_DMA_Init+0x2c2>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a90:	d00d      	beq.n	8002aae <HAL_DMA_Init+0x2c2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a9a:	d008      	beq.n	8002aae <HAL_DMA_Init+0x2c2>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002aa4:	d003      	beq.n	8002aae <HAL_DMA_Init+0x2c2>
 8002aa6:	21c6      	movs	r1, #198	@ 0xc6
 8002aa8:	485b      	ldr	r0, [pc, #364]	@ (8002c18 <HAL_DMA_Init+0x42c>)
 8002aaa:	f7fe fc75 	bl	8001398 <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d012      	beq.n	8002adc <HAL_DMA_Init+0x2f0>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002abe:	d00d      	beq.n	8002adc <HAL_DMA_Init+0x2f0>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ac8:	d008      	beq.n	8002adc <HAL_DMA_Init+0x2f0>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ace:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002ad2:	d003      	beq.n	8002adc <HAL_DMA_Init+0x2f0>
 8002ad4:	21c7      	movs	r1, #199	@ 0xc7
 8002ad6:	4850      	ldr	r0, [pc, #320]	@ (8002c18 <HAL_DMA_Init+0x42c>)
 8002ad8:	f7fe fc5e 	bl	8001398 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0201 	bic.w	r2, r2, #1
 8002afa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002afc:	e00f      	b.n	8002b1e <HAL_DMA_Init+0x332>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002afe:	f7ff f907 	bl	8001d10 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b05      	cmp	r3, #5
 8002b0a:	d908      	bls.n	8002b1e <HAL_DMA_Init+0x332>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2203      	movs	r2, #3
 8002b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e078      	b.n	8002c10 <HAL_DMA_Init+0x424>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1e8      	bne.n	8002afe <HAL_DMA_Init+0x312>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	4b39      	ldr	r3, [pc, #228]	@ (8002c1c <HAL_DMA_Init+0x430>)
 8002b38:	4013      	ands	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b74:	2b04      	cmp	r3, #4
 8002b76:	d107      	bne.n	8002b88 <HAL_DMA_Init+0x39c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b80:	4313      	orrs	r3, r2
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	f023 0307 	bic.w	r3, r3, #7
 8002b9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba4:	697a      	ldr	r2, [r7, #20]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	d117      	bne.n	8002be2 <HAL_DMA_Init+0x3f6>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00e      	beq.n	8002be2 <HAL_DMA_Init+0x3f6>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f000 fbf5 	bl	80033b4 <DMA_CheckFifoParam>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d008      	beq.n	8002be2 <HAL_DMA_Init+0x3f6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2240      	movs	r2, #64	@ 0x40
 8002bd4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002bde:	2301      	movs	r3, #1
 8002be0:	e016      	b.n	8002c10 <HAL_DMA_Init+0x424>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 fbac 	bl	8003348 <DMA_CalcBaseAndBitshift>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf8:	223f      	movs	r2, #63	@ 0x3f
 8002bfa:	409a      	lsls	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	0801349c 	.word	0x0801349c
 8002c1c:	f010803f 	.word	0xf010803f

08002c20 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e0a5      	b.n	8002d7e <HAL_DMA_DeInit+0x15e>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d101      	bne.n	8002c42 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	e09d      	b.n	8002d7e <HAL_DMA_DeInit+0x15e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a50      	ldr	r2, [pc, #320]	@ (8002d88 <HAL_DMA_DeInit+0x168>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d04f      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a4e      	ldr	r2, [pc, #312]	@ (8002d8c <HAL_DMA_DeInit+0x16c>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d04a      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a4d      	ldr	r2, [pc, #308]	@ (8002d90 <HAL_DMA_DeInit+0x170>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d045      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a4b      	ldr	r2, [pc, #300]	@ (8002d94 <HAL_DMA_DeInit+0x174>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d040      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a4a      	ldr	r2, [pc, #296]	@ (8002d98 <HAL_DMA_DeInit+0x178>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d03b      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a48      	ldr	r2, [pc, #288]	@ (8002d9c <HAL_DMA_DeInit+0x17c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d036      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a47      	ldr	r2, [pc, #284]	@ (8002da0 <HAL_DMA_DeInit+0x180>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d031      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a45      	ldr	r2, [pc, #276]	@ (8002da4 <HAL_DMA_DeInit+0x184>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d02c      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a44      	ldr	r2, [pc, #272]	@ (8002da8 <HAL_DMA_DeInit+0x188>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d027      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a42      	ldr	r2, [pc, #264]	@ (8002dac <HAL_DMA_DeInit+0x18c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d022      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a41      	ldr	r2, [pc, #260]	@ (8002db0 <HAL_DMA_DeInit+0x190>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d01d      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a3f      	ldr	r2, [pc, #252]	@ (8002db4 <HAL_DMA_DeInit+0x194>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d018      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a3e      	ldr	r2, [pc, #248]	@ (8002db8 <HAL_DMA_DeInit+0x198>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d013      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a3c      	ldr	r2, [pc, #240]	@ (8002dbc <HAL_DMA_DeInit+0x19c>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d00e      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a3b      	ldr	r2, [pc, #236]	@ (8002dc0 <HAL_DMA_DeInit+0x1a0>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d009      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a39      	ldr	r2, [pc, #228]	@ (8002dc4 <HAL_DMA_DeInit+0x1a4>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d004      	beq.n	8002cec <HAL_DMA_DeInit+0xcc>
 8002ce2:	f240 1147 	movw	r1, #327	@ 0x147
 8002ce6:	4838      	ldr	r0, [pc, #224]	@ (8002dc8 <HAL_DMA_DeInit+0x1a8>)
 8002ce8:	f7fe fb56 	bl	8001398 <assert_failed>

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2200      	movs	r2, #0
 8002d22:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2221      	movs	r2, #33	@ 0x21
 8002d2a:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 fb0b 	bl	8003348 <DMA_CalcBaseAndBitshift>
 8002d32:	4603      	mov	r3, r0
 8002d34:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d5e:	223f      	movs	r2, #63	@ 0x3f
 8002d60:	409a      	lsls	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40026010 	.word	0x40026010
 8002d8c:	40026028 	.word	0x40026028
 8002d90:	40026040 	.word	0x40026040
 8002d94:	40026058 	.word	0x40026058
 8002d98:	40026070 	.word	0x40026070
 8002d9c:	40026088 	.word	0x40026088
 8002da0:	400260a0 	.word	0x400260a0
 8002da4:	400260b8 	.word	0x400260b8
 8002da8:	40026410 	.word	0x40026410
 8002dac:	40026428 	.word	0x40026428
 8002db0:	40026440 	.word	0x40026440
 8002db4:	40026458 	.word	0x40026458
 8002db8:	40026470 	.word	0x40026470
 8002dbc:	40026488 	.word	0x40026488
 8002dc0:	400264a0 	.word	0x400264a0
 8002dc4:	400264b8 	.word	0x400264b8
 8002dc8:	0801349c 	.word	0x0801349c

08002dcc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
 8002dd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_DMA_Start_IT+0x26>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002df0:	d304      	bcc.n	8002dfc <HAL_DMA_Start_IT+0x30>
 8002df2:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8002df6:	4827      	ldr	r0, [pc, #156]	@ (8002e94 <HAL_DMA_Start_IT+0xc8>)
 8002df8:	f7fe face 	bl	8001398 <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d101      	bne.n	8002e0a <HAL_DMA_Start_IT+0x3e>
 8002e06:	2302      	movs	r3, #2
 8002e08:	e040      	b.n	8002e8c <HAL_DMA_Start_IT+0xc0>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d12f      	bne.n	8002e7e <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2202      	movs	r2, #2
 8002e22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	68b9      	ldr	r1, [r7, #8]
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 fa5a 	bl	80032ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3c:	223f      	movs	r2, #63	@ 0x3f
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f042 0216 	orr.w	r2, r2, #22
 8002e52:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d007      	beq.n	8002e6c <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0208 	orr.w	r2, r2, #8
 8002e6a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0201 	orr.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	e005      	b.n	8002e8a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e86:	2302      	movs	r3, #2
 8002e88:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	0801349c 	.word	0x0801349c

08002e98 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ea6:	f7fe ff33 	bl	8001d10 <HAL_GetTick>
 8002eaa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d008      	beq.n	8002eca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2280      	movs	r2, #128	@ 0x80
 8002ebc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e052      	b.n	8002f70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0216 	bic.w	r2, r2, #22
 8002ed8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695a      	ldr	r2, [r3, #20]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ee8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d103      	bne.n	8002efa <HAL_DMA_Abort+0x62>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d007      	beq.n	8002f0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0208 	bic.w	r2, r2, #8
 8002f08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0201 	bic.w	r2, r2, #1
 8002f18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f1a:	e013      	b.n	8002f44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f1c:	f7fe fef8 	bl	8001d10 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b05      	cmp	r3, #5
 8002f28:	d90c      	bls.n	8002f44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2203      	movs	r2, #3
 8002f34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e015      	b.n	8002f70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1e4      	bne.n	8002f1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f56:	223f      	movs	r2, #63	@ 0x3f
 8002f58:	409a      	lsls	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d004      	beq.n	8002f96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2280      	movs	r2, #128	@ 0x80
 8002f90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e00c      	b.n	8002fb0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2205      	movs	r2, #5
 8002f9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0201 	bic.w	r2, r2, #1
 8002fac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fc8:	4b8e      	ldr	r3, [pc, #568]	@ (8003204 <HAL_DMA_IRQHandler+0x248>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a8e      	ldr	r2, [pc, #568]	@ (8003208 <HAL_DMA_IRQHandler+0x24c>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	0a9b      	lsrs	r3, r3, #10
 8002fd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe6:	2208      	movs	r2, #8
 8002fe8:	409a      	lsls	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d01a      	beq.n	8003028 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d013      	beq.n	8003028 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0204 	bic.w	r2, r2, #4
 800300e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003014:	2208      	movs	r2, #8
 8003016:	409a      	lsls	r2, r3
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003020:	f043 0201 	orr.w	r2, r3, #1
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302c:	2201      	movs	r2, #1
 800302e:	409a      	lsls	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d012      	beq.n	800305e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00b      	beq.n	800305e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304a:	2201      	movs	r2, #1
 800304c:	409a      	lsls	r2, r3
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003056:	f043 0202 	orr.w	r2, r3, #2
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003062:	2204      	movs	r2, #4
 8003064:	409a      	lsls	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4013      	ands	r3, r2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d012      	beq.n	8003094 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00b      	beq.n	8003094 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003080:	2204      	movs	r2, #4
 8003082:	409a      	lsls	r2, r3
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308c:	f043 0204 	orr.w	r2, r3, #4
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003098:	2210      	movs	r2, #16
 800309a:	409a      	lsls	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d043      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d03c      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b6:	2210      	movs	r2, #16
 80030b8:	409a      	lsls	r2, r3
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d018      	beq.n	80030fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d108      	bne.n	80030ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d024      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	4798      	blx	r3
 80030ea:	e01f      	b.n	800312c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d01b      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	4798      	blx	r3
 80030fc:	e016      	b.n	800312c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003108:	2b00      	cmp	r3, #0
 800310a:	d107      	bne.n	800311c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0208 	bic.w	r2, r2, #8
 800311a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003130:	2220      	movs	r2, #32
 8003132:	409a      	lsls	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4013      	ands	r3, r2
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 808f 	beq.w	800325c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 8087 	beq.w	800325c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003152:	2220      	movs	r2, #32
 8003154:	409a      	lsls	r2, r3
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b05      	cmp	r3, #5
 8003164:	d136      	bne.n	80031d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0216 	bic.w	r2, r2, #22
 8003174:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	695a      	ldr	r2, [r3, #20]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003184:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	2b00      	cmp	r3, #0
 800318c:	d103      	bne.n	8003196 <HAL_DMA_IRQHandler+0x1da>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003192:	2b00      	cmp	r3, #0
 8003194:	d007      	beq.n	80031a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 0208 	bic.w	r2, r2, #8
 80031a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031aa:	223f      	movs	r2, #63	@ 0x3f
 80031ac:	409a      	lsls	r2, r3
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d07e      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	4798      	blx	r3
        }
        return;
 80031d2:	e079      	b.n	80032c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d01d      	beq.n	800321e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10d      	bne.n	800320c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d031      	beq.n	800325c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
 8003200:	e02c      	b.n	800325c <HAL_DMA_IRQHandler+0x2a0>
 8003202:	bf00      	nop
 8003204:	20000004 	.word	0x20000004
 8003208:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d023      	beq.n	800325c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	4798      	blx	r3
 800321c:	e01e      	b.n	800325c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10f      	bne.n	800324c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0210 	bic.w	r2, r2, #16
 800323a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003260:	2b00      	cmp	r3, #0
 8003262:	d032      	beq.n	80032ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d022      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2205      	movs	r2, #5
 8003274:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	3301      	adds	r3, #1
 800328c:	60bb      	str	r3, [r7, #8]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	429a      	cmp	r2, r3
 8003292:	d307      	bcc.n	80032a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1f2      	bne.n	8003288 <HAL_DMA_IRQHandler+0x2cc>
 80032a2:	e000      	b.n	80032a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	4798      	blx	r3
 80032c6:	e000      	b.n	80032ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80032c8:	bf00      	nop
    }
  }
}
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032de:	b2db      	uxtb	r3, r3
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
 80032f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003308:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	2b40      	cmp	r3, #64	@ 0x40
 8003318:	d108      	bne.n	800332c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800332a:	e007      	b.n	800333c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68ba      	ldr	r2, [r7, #8]
 8003332:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	60da      	str	r2, [r3, #12]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	b2db      	uxtb	r3, r3
 8003356:	3b10      	subs	r3, #16
 8003358:	4a14      	ldr	r2, [pc, #80]	@ (80033ac <DMA_CalcBaseAndBitshift+0x64>)
 800335a:	fba2 2303 	umull	r2, r3, r2, r3
 800335e:	091b      	lsrs	r3, r3, #4
 8003360:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003362:	4a13      	ldr	r2, [pc, #76]	@ (80033b0 <DMA_CalcBaseAndBitshift+0x68>)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4413      	add	r3, r2
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	461a      	mov	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2b03      	cmp	r3, #3
 8003374:	d909      	bls.n	800338a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800337e:	f023 0303 	bic.w	r3, r3, #3
 8003382:	1d1a      	adds	r2, r3, #4
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	659a      	str	r2, [r3, #88]	@ 0x58
 8003388:	e007      	b.n	800339a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003392:	f023 0303 	bic.w	r3, r3, #3
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	aaaaaaab 	.word	0xaaaaaaab
 80033b0:	0801e3ac 	.word	0x0801e3ac

080033b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033bc:	2300      	movs	r3, #0
 80033be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d11f      	bne.n	800340e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2b03      	cmp	r3, #3
 80033d2:	d856      	bhi.n	8003482 <DMA_CheckFifoParam+0xce>
 80033d4:	a201      	add	r2, pc, #4	@ (adr r2, 80033dc <DMA_CheckFifoParam+0x28>)
 80033d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033da:	bf00      	nop
 80033dc:	080033ed 	.word	0x080033ed
 80033e0:	080033ff 	.word	0x080033ff
 80033e4:	080033ed 	.word	0x080033ed
 80033e8:	08003483 	.word	0x08003483
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d046      	beq.n	8003486 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fc:	e043      	b.n	8003486 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003402:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003406:	d140      	bne.n	800348a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800340c:	e03d      	b.n	800348a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003416:	d121      	bne.n	800345c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2b03      	cmp	r3, #3
 800341c:	d837      	bhi.n	800348e <DMA_CheckFifoParam+0xda>
 800341e:	a201      	add	r2, pc, #4	@ (adr r2, 8003424 <DMA_CheckFifoParam+0x70>)
 8003420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003424:	08003435 	.word	0x08003435
 8003428:	0800343b 	.word	0x0800343b
 800342c:	08003435 	.word	0x08003435
 8003430:	0800344d 	.word	0x0800344d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
      break;
 8003438:	e030      	b.n	800349c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d025      	beq.n	8003492 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800344a:	e022      	b.n	8003492 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003450:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003454:	d11f      	bne.n	8003496 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800345a:	e01c      	b.n	8003496 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d903      	bls.n	800346a <DMA_CheckFifoParam+0xb6>
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2b03      	cmp	r3, #3
 8003466:	d003      	beq.n	8003470 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003468:	e018      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
      break;
 800346e:	e015      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003474:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00e      	beq.n	800349a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      break;
 8003480:	e00b      	b.n	800349a <DMA_CheckFifoParam+0xe6>
      break;
 8003482:	bf00      	nop
 8003484:	e00a      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      break;
 8003486:	bf00      	nop
 8003488:	e008      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      break;
 800348a:	bf00      	nop
 800348c:	e006      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      break;
 800348e:	bf00      	nop
 8003490:	e004      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      break;
 8003492:	bf00      	nop
 8003494:	e002      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      break;   
 8003496:	bf00      	nop
 8003498:	e000      	b.n	800349c <DMA_CheckFifoParam+0xe8>
      break;
 800349a:	bf00      	nop
    }
  } 
  
  return status; 
 800349c:	7bfb      	ldrb	r3, [r7, #15]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop

080034ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a32      	ldr	r2, [pc, #200]	@ (8003590 <HAL_GPIO_Init+0xe4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d017      	beq.n	80034fa <HAL_GPIO_Init+0x4e>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a31      	ldr	r2, [pc, #196]	@ (8003594 <HAL_GPIO_Init+0xe8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d013      	beq.n	80034fa <HAL_GPIO_Init+0x4e>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a30      	ldr	r2, [pc, #192]	@ (8003598 <HAL_GPIO_Init+0xec>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d00f      	beq.n	80034fa <HAL_GPIO_Init+0x4e>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a2f      	ldr	r2, [pc, #188]	@ (800359c <HAL_GPIO_Init+0xf0>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d00b      	beq.n	80034fa <HAL_GPIO_Init+0x4e>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a2e      	ldr	r2, [pc, #184]	@ (80035a0 <HAL_GPIO_Init+0xf4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d007      	beq.n	80034fa <HAL_GPIO_Init+0x4e>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a2d      	ldr	r2, [pc, #180]	@ (80035a4 <HAL_GPIO_Init+0xf8>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_Init+0x4e>
 80034f2:	21ac      	movs	r1, #172	@ 0xac
 80034f4:	482c      	ldr	r0, [pc, #176]	@ (80035a8 <HAL_GPIO_Init+0xfc>)
 80034f6:	f7fd ff4f 	bl	8001398 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	b29b      	uxth	r3, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	d004      	beq.n	800350e <HAL_GPIO_Init+0x62>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800350c:	d303      	bcc.n	8003516 <HAL_GPIO_Init+0x6a>
 800350e:	21ad      	movs	r1, #173	@ 0xad
 8003510:	4825      	ldr	r0, [pc, #148]	@ (80035a8 <HAL_GPIO_Init+0xfc>)
 8003512:	f7fd ff41 	bl	8001398 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d035      	beq.n	800358a <HAL_GPIO_Init+0xde>
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d031      	beq.n	800358a <HAL_GPIO_Init+0xde>
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b11      	cmp	r3, #17
 800352c:	d02d      	beq.n	800358a <HAL_GPIO_Init+0xde>
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b02      	cmp	r3, #2
 8003534:	d029      	beq.n	800358a <HAL_GPIO_Init+0xde>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2b12      	cmp	r3, #18
 800353c:	d025      	beq.n	800358a <HAL_GPIO_Init+0xde>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8003546:	d020      	beq.n	800358a <HAL_GPIO_Init+0xde>
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003550:	d01b      	beq.n	800358a <HAL_GPIO_Init+0xde>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800355a:	d016      	beq.n	800358a <HAL_GPIO_Init+0xde>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003564:	d011      	beq.n	800358a <HAL_GPIO_Init+0xde>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 800356e:	d00c      	beq.n	800358a <HAL_GPIO_Init+0xde>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003578:	d007      	beq.n	800358a <HAL_GPIO_Init+0xde>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b03      	cmp	r3, #3
 8003580:	d003      	beq.n	800358a <HAL_GPIO_Init+0xde>
 8003582:	21ae      	movs	r1, #174	@ 0xae
 8003584:	4808      	ldr	r0, [pc, #32]	@ (80035a8 <HAL_GPIO_Init+0xfc>)
 8003586:	f7fd ff07 	bl	8001398 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800358a:	2300      	movs	r3, #0
 800358c:	61fb      	str	r3, [r7, #28]
 800358e:	e205      	b.n	800399c <HAL_GPIO_Init+0x4f0>
 8003590:	40020000 	.word	0x40020000
 8003594:	40020400 	.word	0x40020400
 8003598:	40020800 	.word	0x40020800
 800359c:	40020c00 	.word	0x40020c00
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40021c00 	.word	0x40021c00
 80035a8:	08013508 	.word	0x08013508
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035ac:	2201      	movs	r2, #1
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4013      	ands	r3, r2
 80035be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	f040 81e6 	bne.w	8003996 <HAL_GPIO_Init+0x4ea>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f003 0303 	and.w	r3, r3, #3
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d005      	beq.n	80035e2 <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d144      	bne.n	800366c <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00f      	beq.n	800360a <HAL_GPIO_Init+0x15e>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d00b      	beq.n	800360a <HAL_GPIO_Init+0x15e>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d007      	beq.n	800360a <HAL_GPIO_Init+0x15e>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d003      	beq.n	800360a <HAL_GPIO_Init+0x15e>
 8003602:	21c0      	movs	r1, #192	@ 0xc0
 8003604:	4894      	ldr	r0, [pc, #592]	@ (8003858 <HAL_GPIO_Init+0x3ac>)
 8003606:	f7fd fec7 	bl	8001398 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	2203      	movs	r2, #3
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43db      	mvns	r3, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4013      	ands	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4313      	orrs	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003640:	2201      	movs	r2, #1
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	4013      	ands	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	091b      	lsrs	r3, r3, #4
 8003656:	f003 0201 	and.w	r2, r3, #1
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0303 	and.w	r3, r3, #3
 8003674:	2b03      	cmp	r3, #3
 8003676:	d027      	beq.n	80036c8 <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00b      	beq.n	8003698 <HAL_GPIO_Init+0x1ec>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d007      	beq.n	8003698 <HAL_GPIO_Init+0x1ec>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	2b02      	cmp	r3, #2
 800368e:	d003      	beq.n	8003698 <HAL_GPIO_Init+0x1ec>
 8003690:	21d1      	movs	r1, #209	@ 0xd1
 8003692:	4871      	ldr	r0, [pc, #452]	@ (8003858 <HAL_GPIO_Init+0x3ac>)
 8003694:	f7fd fe80 	bl	8001398 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	2203      	movs	r2, #3
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4013      	ands	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	4313      	orrs	r3, r2
 80036c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f003 0303 	and.w	r3, r3, #3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	f040 8098 	bne.w	8003806 <HAL_GPIO_Init+0x35a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d06f      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	2b0c      	cmp	r3, #12
 80036e4:	d06b      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d067      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d063      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d05f      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d05b      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d057      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d053      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	2b02      	cmp	r3, #2
 800371c:	d04f      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	2b02      	cmp	r3, #2
 8003724:	d04b      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d047      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	2b03      	cmp	r3, #3
 8003734:	d043      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	2b03      	cmp	r3, #3
 800373c:	d03f      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	2b03      	cmp	r3, #3
 8003744:	d03b      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	2b04      	cmp	r3, #4
 800374c:	d037      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	2b04      	cmp	r3, #4
 8003754:	d033      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	2b04      	cmp	r3, #4
 800375c:	d02f      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b05      	cmp	r3, #5
 8003764:	d02b      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	2b05      	cmp	r3, #5
 800376c:	d027      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	2b05      	cmp	r3, #5
 8003774:	d023      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	2b06      	cmp	r3, #6
 800377c:	d01f      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	2b07      	cmp	r3, #7
 8003784:	d01b      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	2b07      	cmp	r3, #7
 800378c:	d017      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	2b08      	cmp	r3, #8
 8003794:	d013      	beq.n	80037be <HAL_GPIO_Init+0x312>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	2b09      	cmp	r3, #9
 800379c:	d00f      	beq.n	80037be <HAL_GPIO_Init+0x312>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	2b09      	cmp	r3, #9
 80037a4:	d00b      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	2b0a      	cmp	r3, #10
 80037ac:	d007      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	2b0f      	cmp	r3, #15
 80037b4:	d003      	beq.n	80037be <HAL_GPIO_Init+0x312>
 80037b6:	21de      	movs	r1, #222	@ 0xde
 80037b8:	4827      	ldr	r0, [pc, #156]	@ (8003858 <HAL_GPIO_Init+0x3ac>)
 80037ba:	f7fd fded 	bl	8001398 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	08da      	lsrs	r2, r3, #3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	3208      	adds	r2, #8
 80037c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	220f      	movs	r2, #15
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	691a      	ldr	r2, [r3, #16]
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	08da      	lsrs	r2, r3, #3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	3208      	adds	r2, #8
 8003800:	69b9      	ldr	r1, [r7, #24]
 8003802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	2203      	movs	r2, #3
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	43db      	mvns	r3, r3
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	4013      	ands	r3, r2
 800381c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f003 0203 	and.w	r2, r3, #3
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	4313      	orrs	r3, r2
 8003832:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003842:	2b00      	cmp	r3, #0
 8003844:	f000 80a7 	beq.w	8003996 <HAL_GPIO_Init+0x4ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	4b03      	ldr	r3, [pc, #12]	@ (800385c <HAL_GPIO_Init+0x3b0>)
 800384e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003850:	4a02      	ldr	r2, [pc, #8]	@ (800385c <HAL_GPIO_Init+0x3b0>)
 8003852:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003856:	e003      	b.n	8003860 <HAL_GPIO_Init+0x3b4>
 8003858:	08013508 	.word	0x08013508
 800385c:	40023800 	.word	0x40023800
 8003860:	6453      	str	r3, [r2, #68]	@ 0x44
 8003862:	4b53      	ldr	r3, [pc, #332]	@ (80039b0 <HAL_GPIO_Init+0x504>)
 8003864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800386e:	4a51      	ldr	r2, [pc, #324]	@ (80039b4 <HAL_GPIO_Init+0x508>)
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	089b      	lsrs	r3, r3, #2
 8003874:	3302      	adds	r3, #2
 8003876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	220f      	movs	r2, #15
 8003886:	fa02 f303 	lsl.w	r3, r2, r3
 800388a:	43db      	mvns	r3, r3
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	4013      	ands	r3, r2
 8003890:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a48      	ldr	r2, [pc, #288]	@ (80039b8 <HAL_GPIO_Init+0x50c>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d019      	beq.n	80038ce <HAL_GPIO_Init+0x422>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a47      	ldr	r2, [pc, #284]	@ (80039bc <HAL_GPIO_Init+0x510>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d013      	beq.n	80038ca <HAL_GPIO_Init+0x41e>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a46      	ldr	r2, [pc, #280]	@ (80039c0 <HAL_GPIO_Init+0x514>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00d      	beq.n	80038c6 <HAL_GPIO_Init+0x41a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a45      	ldr	r2, [pc, #276]	@ (80039c4 <HAL_GPIO_Init+0x518>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <HAL_GPIO_Init+0x416>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a44      	ldr	r2, [pc, #272]	@ (80039c8 <HAL_GPIO_Init+0x51c>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d101      	bne.n	80038be <HAL_GPIO_Init+0x412>
 80038ba:	2304      	movs	r3, #4
 80038bc:	e008      	b.n	80038d0 <HAL_GPIO_Init+0x424>
 80038be:	2307      	movs	r3, #7
 80038c0:	e006      	b.n	80038d0 <HAL_GPIO_Init+0x424>
 80038c2:	2303      	movs	r3, #3
 80038c4:	e004      	b.n	80038d0 <HAL_GPIO_Init+0x424>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e002      	b.n	80038d0 <HAL_GPIO_Init+0x424>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <HAL_GPIO_Init+0x424>
 80038ce:	2300      	movs	r3, #0
 80038d0:	69fa      	ldr	r2, [r7, #28]
 80038d2:	f002 0203 	and.w	r2, r2, #3
 80038d6:	0092      	lsls	r2, r2, #2
 80038d8:	4093      	lsls	r3, r2
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4313      	orrs	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038e0:	4934      	ldr	r1, [pc, #208]	@ (80039b4 <HAL_GPIO_Init+0x508>)
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	089b      	lsrs	r3, r3, #2
 80038e6:	3302      	adds	r3, #2
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038ee:	4b37      	ldr	r3, [pc, #220]	@ (80039cc <HAL_GPIO_Init+0x520>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	43db      	mvns	r3, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4013      	ands	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_GPIO_Init+0x466>
        {
          temp |= iocurrent;
 800390a:	69ba      	ldr	r2, [r7, #24]
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003912:	4a2e      	ldr	r2, [pc, #184]	@ (80039cc <HAL_GPIO_Init+0x520>)
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003918:	4b2c      	ldr	r3, [pc, #176]	@ (80039cc <HAL_GPIO_Init+0x520>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	43db      	mvns	r3, r3
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4013      	ands	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d003      	beq.n	800393c <HAL_GPIO_Init+0x490>
        {
          temp |= iocurrent;
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	4313      	orrs	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800393c:	4a23      	ldr	r2, [pc, #140]	@ (80039cc <HAL_GPIO_Init+0x520>)
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003942:	4b22      	ldr	r3, [pc, #136]	@ (80039cc <HAL_GPIO_Init+0x520>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d003      	beq.n	8003966 <HAL_GPIO_Init+0x4ba>
        {
          temp |= iocurrent;
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	4313      	orrs	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003966:	4a19      	ldr	r2, [pc, #100]	@ (80039cc <HAL_GPIO_Init+0x520>)
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800396c:	4b17      	ldr	r3, [pc, #92]	@ (80039cc <HAL_GPIO_Init+0x520>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	43db      	mvns	r3, r3
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4013      	ands	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_GPIO_Init+0x4e4>
        {
          temp |= iocurrent;
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003990:	4a0e      	ldr	r2, [pc, #56]	@ (80039cc <HAL_GPIO_Init+0x520>)
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3301      	adds	r3, #1
 800399a:	61fb      	str	r3, [r7, #28]
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	2b0f      	cmp	r3, #15
 80039a0:	f67f ae04 	bls.w	80035ac <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 80039a4:	bf00      	nop
 80039a6:	bf00      	nop
 80039a8:	3720      	adds	r7, #32
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40023800 	.word	0x40023800
 80039b4:	40013800 	.word	0x40013800
 80039b8:	40020000 	.word	0x40020000
 80039bc:	40020400 	.word	0x40020400
 80039c0:	40020800 	.word	0x40020800
 80039c4:	40020c00 	.word	0x40020c00
 80039c8:	40021000 	.word	0x40021000
 80039cc:	40013c00 	.word	0x40013c00

080039d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039da:	2300      	movs	r3, #0
 80039dc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a71      	ldr	r2, [pc, #452]	@ (8003bb0 <HAL_GPIO_DeInit+0x1e0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d018      	beq.n	8003a20 <HAL_GPIO_DeInit+0x50>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a70      	ldr	r2, [pc, #448]	@ (8003bb4 <HAL_GPIO_DeInit+0x1e4>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d014      	beq.n	8003a20 <HAL_GPIO_DeInit+0x50>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a6f      	ldr	r2, [pc, #444]	@ (8003bb8 <HAL_GPIO_DeInit+0x1e8>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d010      	beq.n	8003a20 <HAL_GPIO_DeInit+0x50>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a6e      	ldr	r2, [pc, #440]	@ (8003bbc <HAL_GPIO_DeInit+0x1ec>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d00c      	beq.n	8003a20 <HAL_GPIO_DeInit+0x50>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a6d      	ldr	r2, [pc, #436]	@ (8003bc0 <HAL_GPIO_DeInit+0x1f0>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d008      	beq.n	8003a20 <HAL_GPIO_DeInit+0x50>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a6c      	ldr	r2, [pc, #432]	@ (8003bc4 <HAL_GPIO_DeInit+0x1f4>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d004      	beq.n	8003a20 <HAL_GPIO_DeInit+0x50>
 8003a16:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 8003a1a:	486b      	ldr	r0, [pc, #428]	@ (8003bc8 <HAL_GPIO_DeInit+0x1f8>)
 8003a1c:	f7fd fcbc 	bl	8001398 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	e0bb      	b.n	8003b9e <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a26:	2201      	movs	r2, #1
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	4013      	ands	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	f040 80ab 	bne.w	8003b98 <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003a42:	4a62      	ldr	r2, [pc, #392]	@ (8003bcc <HAL_GPIO_DeInit+0x1fc>)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	089b      	lsrs	r3, r3, #2
 8003a48:	3302      	adds	r3, #2
 8003a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a4e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	220f      	movs	r2, #15
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	4013      	ands	r3, r2
 8003a62:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a52      	ldr	r2, [pc, #328]	@ (8003bb0 <HAL_GPIO_DeInit+0x1e0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d019      	beq.n	8003aa0 <HAL_GPIO_DeInit+0xd0>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a51      	ldr	r2, [pc, #324]	@ (8003bb4 <HAL_GPIO_DeInit+0x1e4>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d013      	beq.n	8003a9c <HAL_GPIO_DeInit+0xcc>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a50      	ldr	r2, [pc, #320]	@ (8003bb8 <HAL_GPIO_DeInit+0x1e8>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00d      	beq.n	8003a98 <HAL_GPIO_DeInit+0xc8>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a4f      	ldr	r2, [pc, #316]	@ (8003bbc <HAL_GPIO_DeInit+0x1ec>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d007      	beq.n	8003a94 <HAL_GPIO_DeInit+0xc4>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a4e      	ldr	r2, [pc, #312]	@ (8003bc0 <HAL_GPIO_DeInit+0x1f0>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d101      	bne.n	8003a90 <HAL_GPIO_DeInit+0xc0>
 8003a8c:	2304      	movs	r3, #4
 8003a8e:	e008      	b.n	8003aa2 <HAL_GPIO_DeInit+0xd2>
 8003a90:	2307      	movs	r3, #7
 8003a92:	e006      	b.n	8003aa2 <HAL_GPIO_DeInit+0xd2>
 8003a94:	2303      	movs	r3, #3
 8003a96:	e004      	b.n	8003aa2 <HAL_GPIO_DeInit+0xd2>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e002      	b.n	8003aa2 <HAL_GPIO_DeInit+0xd2>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e000      	b.n	8003aa2 <HAL_GPIO_DeInit+0xd2>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	f002 0203 	and.w	r2, r2, #3
 8003aa8:	0092      	lsls	r2, r2, #2
 8003aaa:	4093      	lsls	r3, r2
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d132      	bne.n	8003b18 <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003ab2:	4b47      	ldr	r3, [pc, #284]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	4945      	ldr	r1, [pc, #276]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003ac0:	4b43      	ldr	r3, [pc, #268]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	4941      	ldr	r1, [pc, #260]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003ace:	4b40      	ldr	r3, [pc, #256]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	493e      	ldr	r1, [pc, #248]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003ad8:	4013      	ands	r3, r2
 8003ada:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003adc:	4b3c      	ldr	r3, [pc, #240]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	493a      	ldr	r1, [pc, #232]	@ (8003bd0 <HAL_GPIO_DeInit+0x200>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f003 0303 	and.w	r3, r3, #3
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	220f      	movs	r2, #15
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003afa:	4a34      	ldr	r2, [pc, #208]	@ (8003bcc <HAL_GPIO_DeInit+0x1fc>)
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	3302      	adds	r3, #2
 8003b02:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	43da      	mvns	r2, r3
 8003b0a:	4830      	ldr	r0, [pc, #192]	@ (8003bcc <HAL_GPIO_DeInit+0x1fc>)
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	089b      	lsrs	r3, r3, #2
 8003b10:	400a      	ands	r2, r1
 8003b12:	3302      	adds	r3, #2
 8003b14:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	2103      	movs	r1, #3
 8003b22:	fa01 f303 	lsl.w	r3, r1, r3
 8003b26:	43db      	mvns	r3, r3
 8003b28:	401a      	ands	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	08da      	lsrs	r2, r3, #3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3208      	adds	r2, #8
 8003b36:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	220f      	movs	r2, #15
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	43db      	mvns	r3, r3
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	08d2      	lsrs	r2, r2, #3
 8003b4e:	4019      	ands	r1, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	3208      	adds	r2, #8
 8003b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	2103      	movs	r1, #3
 8003b62:	fa01 f303 	lsl.w	r3, r1, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	401a      	ands	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	2101      	movs	r1, #1
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	fa01 f303 	lsl.w	r3, r1, r3
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	401a      	ands	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689a      	ldr	r2, [r3, #8]
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	2103      	movs	r1, #3
 8003b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	401a      	ands	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	2b0f      	cmp	r3, #15
 8003ba2:	f67f af40 	bls.w	8003a26 <HAL_GPIO_DeInit+0x56>
    }
  }
}
 8003ba6:	bf00      	nop
 8003ba8:	bf00      	nop
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40020000 	.word	0x40020000
 8003bb4:	40020400 	.word	0x40020400
 8003bb8:	40020800 	.word	0x40020800
 8003bbc:	40020c00 	.word	0x40020c00
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40021c00 	.word	0x40021c00
 8003bc8:	08013508 	.word	0x08013508
 8003bcc:	40013800 	.word	0x40013800
 8003bd0:	40013c00 	.word	0x40013c00

08003bd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003be0:	887b      	ldrh	r3, [r7, #2]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d104      	bne.n	8003bf0 <HAL_GPIO_ReadPin+0x1c>
 8003be6:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 8003bea:	4809      	ldr	r0, [pc, #36]	@ (8003c10 <HAL_GPIO_ReadPin+0x3c>)
 8003bec:	f7fd fbd4 	bl	8001398 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	691a      	ldr	r2, [r3, #16]
 8003bf4:	887b      	ldrh	r3, [r7, #2]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d002      	beq.n	8003c02 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	73fb      	strb	r3, [r7, #15]
 8003c00:	e001      	b.n	8003c06 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c02:	2300      	movs	r3, #0
 8003c04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	08013508 	.word	0x08013508

08003c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	807b      	strh	r3, [r7, #2]
 8003c20:	4613      	mov	r3, r2
 8003c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003c24:	887b      	ldrh	r3, [r7, #2]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d104      	bne.n	8003c34 <HAL_GPIO_WritePin+0x20>
 8003c2a:	f240 119d 	movw	r1, #413	@ 0x19d
 8003c2e:	480e      	ldr	r0, [pc, #56]	@ (8003c68 <HAL_GPIO_WritePin+0x54>)
 8003c30:	f7fd fbb2 	bl	8001398 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003c34:	787b      	ldrb	r3, [r7, #1]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d007      	beq.n	8003c4a <HAL_GPIO_WritePin+0x36>
 8003c3a:	787b      	ldrb	r3, [r7, #1]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d004      	beq.n	8003c4a <HAL_GPIO_WritePin+0x36>
 8003c40:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 8003c44:	4808      	ldr	r0, [pc, #32]	@ (8003c68 <HAL_GPIO_WritePin+0x54>)
 8003c46:	f7fd fba7 	bl	8001398 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003c4a:	787b      	ldrb	r3, [r7, #1]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c50:	887a      	ldrh	r2, [r7, #2]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c56:	e003      	b.n	8003c60 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c58:	887b      	ldrh	r3, [r7, #2]
 8003c5a:	041a      	lsls	r2, r3, #16
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	619a      	str	r2, [r3, #24]
}
 8003c60:	bf00      	nop
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	08013508 	.word	0x08013508

08003c6c <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	460b      	mov	r3, r1
 8003c76:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003c78:	887b      	ldrh	r3, [r7, #2]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d104      	bne.n	8003c88 <HAL_GPIO_TogglePin+0x1c>
 8003c7e:	f44f 71db 	mov.w	r1, #438	@ 0x1b6
 8003c82:	480a      	ldr	r0, [pc, #40]	@ (8003cac <HAL_GPIO_TogglePin+0x40>)
 8003c84:	f7fd fb88 	bl	8001398 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c8e:	887a      	ldrh	r2, [r7, #2]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4013      	ands	r3, r2
 8003c94:	041a      	lsls	r2, r3, #16
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	43d9      	mvns	r1, r3
 8003c9a:	887b      	ldrh	r3, [r7, #2]
 8003c9c:	400b      	ands	r3, r1
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	619a      	str	r2, [r3, #24]
}
 8003ca4:	bf00      	nop
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	08013508 	.word	0x08013508

08003cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e1ba      	b.n	8004038 <HAL_I2C_Init+0x388>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a9d      	ldr	r2, [pc, #628]	@ (8003f3c <HAL_I2C_Init+0x28c>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d00e      	beq.n	8003cea <HAL_I2C_Init+0x3a>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a9b      	ldr	r2, [pc, #620]	@ (8003f40 <HAL_I2C_Init+0x290>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d009      	beq.n	8003cea <HAL_I2C_Init+0x3a>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a9a      	ldr	r2, [pc, #616]	@ (8003f44 <HAL_I2C_Init+0x294>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d004      	beq.n	8003cea <HAL_I2C_Init+0x3a>
 8003ce0:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8003ce4:	4898      	ldr	r0, [pc, #608]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003ce6:	f7fd fb57 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d004      	beq.n	8003cfc <HAL_I2C_Init+0x4c>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	4a95      	ldr	r2, [pc, #596]	@ (8003f4c <HAL_I2C_Init+0x29c>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d904      	bls.n	8003d06 <HAL_I2C_Init+0x56>
 8003cfc:	f240 11bf 	movw	r1, #447	@ 0x1bf
 8003d00:	4891      	ldr	r0, [pc, #580]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003d02:	f7fd fb49 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d009      	beq.n	8003d22 <HAL_I2C_Init+0x72>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d16:	d004      	beq.n	8003d22 <HAL_I2C_Init+0x72>
 8003d18:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8003d1c:	488a      	ldr	r0, [pc, #552]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003d1e:	f7fd fb3b 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2a:	d304      	bcc.n	8003d36 <HAL_I2C_Init+0x86>
 8003d2c:	f240 11c1 	movw	r1, #449	@ 0x1c1
 8003d30:	4885      	ldr	r0, [pc, #532]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003d32:	f7fd fb31 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d3e:	d009      	beq.n	8003d54 <HAL_I2C_Init+0xa4>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003d48:	d004      	beq.n	8003d54 <HAL_I2C_Init+0xa4>
 8003d4a:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 8003d4e:	487e      	ldr	r0, [pc, #504]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003d50:	f7fd fb22 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d008      	beq.n	8003d6e <HAL_I2C_Init+0xbe>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d004      	beq.n	8003d6e <HAL_I2C_Init+0xbe>
 8003d64:	f240 11c3 	movw	r1, #451	@ 0x1c3
 8003d68:	4877      	ldr	r0, [pc, #476]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003d6a:	f7fd fb15 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d004      	beq.n	8003d84 <HAL_I2C_Init+0xd4>
 8003d7a:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 8003d7e:	4872      	ldr	r0, [pc, #456]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003d80:	f7fd fb0a 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	69db      	ldr	r3, [r3, #28]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d008      	beq.n	8003d9e <HAL_I2C_Init+0xee>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	2b40      	cmp	r3, #64	@ 0x40
 8003d92:	d004      	beq.n	8003d9e <HAL_I2C_Init+0xee>
 8003d94:	f240 11c5 	movw	r1, #453	@ 0x1c5
 8003d98:	486b      	ldr	r0, [pc, #428]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003d9a:	f7fd fafd 	bl	8001398 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d008      	beq.n	8003db8 <HAL_I2C_Init+0x108>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	2b80      	cmp	r3, #128	@ 0x80
 8003dac:	d004      	beq.n	8003db8 <HAL_I2C_Init+0x108>
 8003dae:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8003db2:	4865      	ldr	r0, [pc, #404]	@ (8003f48 <HAL_I2C_Init+0x298>)
 8003db4:	f7fd faf0 	bl	8001398 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d106      	bne.n	8003dd2 <HAL_I2C_Init+0x122>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f7fd f951 	bl	8001074 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2224      	movs	r2, #36	@ 0x24
 8003dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0201 	bic.w	r2, r2, #1
 8003de8:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003df8:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e08:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e0a:	f003 fcef 	bl	80077ec <HAL_RCC_GetPCLK1Freq>
 8003e0e:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	4a4e      	ldr	r2, [pc, #312]	@ (8003f50 <HAL_I2C_Init+0x2a0>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d807      	bhi.n	8003e2a <HAL_I2C_Init+0x17a>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	4a4d      	ldr	r2, [pc, #308]	@ (8003f54 <HAL_I2C_Init+0x2a4>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	bf94      	ite	ls
 8003e22:	2301      	movls	r3, #1
 8003e24:	2300      	movhi	r3, #0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	e006      	b.n	8003e38 <HAL_I2C_Init+0x188>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	4a4a      	ldr	r2, [pc, #296]	@ (8003f58 <HAL_I2C_Init+0x2a8>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	bf94      	ite	ls
 8003e32:	2301      	movls	r3, #1
 8003e34:	2300      	movhi	r3, #0
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_I2C_Init+0x190>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0fb      	b.n	8004038 <HAL_I2C_Init+0x388>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4a46      	ldr	r2, [pc, #280]	@ (8003f5c <HAL_I2C_Init+0x2ac>)
 8003e44:	fba2 2303 	umull	r2, r3, r2, r3
 8003e48:	0c9b      	lsrs	r3, r3, #18
 8003e4a:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	4a38      	ldr	r2, [pc, #224]	@ (8003f50 <HAL_I2C_Init+0x2a0>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d802      	bhi.n	8003e7a <HAL_I2C_Init+0x1ca>
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	3301      	adds	r3, #1
 8003e78:	e009      	b.n	8003e8e <HAL_I2C_Init+0x1de>
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e80:	fb02 f303 	mul.w	r3, r2, r3
 8003e84:	4a36      	ldr	r2, [pc, #216]	@ (8003f60 <HAL_I2C_Init+0x2b0>)
 8003e86:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8a:	099b      	lsrs	r3, r3, #6
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6812      	ldr	r2, [r2, #0]
 8003e92:	430b      	orrs	r3, r1
 8003e94:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003ea0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	4929      	ldr	r1, [pc, #164]	@ (8003f50 <HAL_I2C_Init+0x2a0>)
 8003eaa:	428b      	cmp	r3, r1
 8003eac:	d819      	bhi.n	8003ee2 <HAL_I2C_Init+0x232>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1e59      	subs	r1, r3, #1
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ebc:	1c59      	adds	r1, r3, #1
 8003ebe:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ec2:	400b      	ands	r3, r1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_I2C_Init+0x22e>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	1e59      	subs	r1, r3, #1
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003edc:	e065      	b.n	8003faa <HAL_I2C_Init+0x2fa>
 8003ede:	2304      	movs	r3, #4
 8003ee0:	e063      	b.n	8003faa <HAL_I2C_Init+0x2fa>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d111      	bne.n	8003f0e <HAL_I2C_Init+0x25e>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	1e58      	subs	r0, r3, #1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6859      	ldr	r1, [r3, #4]
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	440b      	add	r3, r1
 8003ef8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003efc:	3301      	adds	r3, #1
 8003efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	bf0c      	ite	eq
 8003f06:	2301      	moveq	r3, #1
 8003f08:	2300      	movne	r3, #0
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	e012      	b.n	8003f34 <HAL_I2C_Init+0x284>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	1e58      	subs	r0, r3, #1
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6859      	ldr	r1, [r3, #4]
 8003f16:	460b      	mov	r3, r1
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	0099      	lsls	r1, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f24:	3301      	adds	r3, #1
 8003f26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	bf0c      	ite	eq
 8003f2e:	2301      	moveq	r3, #1
 8003f30:	2300      	movne	r3, #0
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d015      	beq.n	8003f64 <HAL_I2C_Init+0x2b4>
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e036      	b.n	8003faa <HAL_I2C_Init+0x2fa>
 8003f3c:	40005400 	.word	0x40005400
 8003f40:	40005800 	.word	0x40005800
 8003f44:	40005c00 	.word	0x40005c00
 8003f48:	08013574 	.word	0x08013574
 8003f4c:	00061a80 	.word	0x00061a80
 8003f50:	000186a0 	.word	0x000186a0
 8003f54:	001e847f 	.word	0x001e847f
 8003f58:	003d08ff 	.word	0x003d08ff
 8003f5c:	431bde83 	.word	0x431bde83
 8003f60:	10624dd3 	.word	0x10624dd3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10e      	bne.n	8003f8a <HAL_I2C_Init+0x2da>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	1e58      	subs	r0, r3, #1
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6859      	ldr	r1, [r3, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	440b      	add	r3, r1
 8003f7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f7e:	3301      	adds	r3, #1
 8003f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f88:	e00f      	b.n	8003faa <HAL_I2C_Init+0x2fa>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	1e58      	subs	r0, r3, #1
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6859      	ldr	r1, [r3, #4]
 8003f92:	460b      	mov	r3, r1
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	440b      	add	r3, r1
 8003f98:	0099      	lsls	r1, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	6809      	ldr	r1, [r1, #0]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69da      	ldr	r2, [r3, #28]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003fd8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6911      	ldr	r1, [r2, #16]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	68d2      	ldr	r2, [r2, #12]
 8003fe4:	4311      	orrs	r1, r2
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	430b      	orrs	r3, r1
 8003fec:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	695a      	ldr	r2, [r3, #20]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	431a      	orrs	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	430a      	orrs	r2, r1
 8004008:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f042 0201 	orr.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2220      	movs	r2, #32
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b088      	sub	sp, #32
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004058:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004060:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004068:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800406a:	7bfb      	ldrb	r3, [r7, #15]
 800406c:	2b10      	cmp	r3, #16
 800406e:	d003      	beq.n	8004078 <HAL_I2C_EV_IRQHandler+0x38>
 8004070:	7bfb      	ldrb	r3, [r7, #15]
 8004072:	2b40      	cmp	r3, #64	@ 0x40
 8004074:	f040 80c1 	bne.w	80041fa <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10d      	bne.n	80040ae <HAL_I2C_EV_IRQHandler+0x6e>
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004098:	d003      	beq.n	80040a2 <HAL_I2C_EV_IRQHandler+0x62>
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80040a0:	d101      	bne.n	80040a6 <HAL_I2C_EV_IRQHandler+0x66>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <HAL_I2C_EV_IRQHandler+0x68>
 80040a6:	2300      	movs	r3, #0
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	f000 8132 	beq.w	8004312 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00c      	beq.n	80040d2 <HAL_I2C_EV_IRQHandler+0x92>
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	0a5b      	lsrs	r3, r3, #9
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d006      	beq.n	80040d2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f001 fb65 	bl	8005794 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 fcdc 	bl	8004a88 <I2C_Master_SB>
 80040d0:	e092      	b.n	80041f8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	08db      	lsrs	r3, r3, #3
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d009      	beq.n	80040f2 <HAL_I2C_EV_IRQHandler+0xb2>
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	0a5b      	lsrs	r3, r3, #9
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fd52 	bl	8004b94 <I2C_Master_ADD10>
 80040f0:	e082      	b.n	80041f8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	085b      	lsrs	r3, r3, #1
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d009      	beq.n	8004112 <HAL_I2C_EV_IRQHandler+0xd2>
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	0a5b      	lsrs	r3, r3, #9
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fd6c 	bl	8004be8 <I2C_Master_ADDR>
 8004110:	e072      	b.n	80041f8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	089b      	lsrs	r3, r3, #2
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d03b      	beq.n	8004196 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004128:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800412c:	f000 80f3 	beq.w	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	09db      	lsrs	r3, r3, #7
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00f      	beq.n	800415c <HAL_I2C_EV_IRQHandler+0x11c>
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	0a9b      	lsrs	r3, r3, #10
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d009      	beq.n	800415c <HAL_I2C_EV_IRQHandler+0x11c>
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	089b      	lsrs	r3, r3, #2
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d103      	bne.n	800415c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f000 f94c 	bl	80043f2 <I2C_MasterTransmit_TXE>
 800415a:	e04d      	b.n	80041f8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	089b      	lsrs	r3, r3, #2
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 80d6 	beq.w	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	0a5b      	lsrs	r3, r3, #9
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 80cf 	beq.w	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004178:	7bbb      	ldrb	r3, [r7, #14]
 800417a:	2b21      	cmp	r3, #33	@ 0x21
 800417c:	d103      	bne.n	8004186 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f9d3 	bl	800452a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004184:	e0c7      	b.n	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004186:	7bfb      	ldrb	r3, [r7, #15]
 8004188:	2b40      	cmp	r3, #64	@ 0x40
 800418a:	f040 80c4 	bne.w	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 fa41 	bl	8004616 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004194:	e0bf      	b.n	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041a4:	f000 80b7 	beq.w	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	099b      	lsrs	r3, r3, #6
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00f      	beq.n	80041d4 <HAL_I2C_EV_IRQHandler+0x194>
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	0a9b      	lsrs	r3, r3, #10
 80041b8:	f003 0301 	and.w	r3, r3, #1
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d009      	beq.n	80041d4 <HAL_I2C_EV_IRQHandler+0x194>
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	089b      	lsrs	r3, r3, #2
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d103      	bne.n	80041d4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 fab6 	bl	800473e <I2C_MasterReceive_RXNE>
 80041d2:	e011      	b.n	80041f8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	089b      	lsrs	r3, r3, #2
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 809a 	beq.w	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	0a5b      	lsrs	r3, r3, #9
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f000 8093 	beq.w	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 fb5f 	bl	80048b4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041f6:	e08e      	b.n	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
 80041f8:	e08d      	b.n	8004316 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d004      	beq.n	800420c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	61fb      	str	r3, [r7, #28]
 800420a:	e007      	b.n	800421c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	2b00      	cmp	r3, #0
 8004226:	d012      	beq.n	800424e <HAL_I2C_EV_IRQHandler+0x20e>
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	0a5b      	lsrs	r3, r3, #9
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00c      	beq.n	800424e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004238:	2b00      	cmp	r3, #0
 800423a:	d003      	beq.n	8004244 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004244:	69b9      	ldr	r1, [r7, #24]
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 ff1d 	bl	8005086 <I2C_Slave_ADDR>
 800424c:	e066      	b.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	091b      	lsrs	r3, r3, #4
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d009      	beq.n	800426e <HAL_I2C_EV_IRQHandler+0x22e>
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	0a5b      	lsrs	r3, r3, #9
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 ff58 	bl	800511c <I2C_Slave_STOPF>
 800426c:	e056      	b.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800426e:	7bbb      	ldrb	r3, [r7, #14]
 8004270:	2b21      	cmp	r3, #33	@ 0x21
 8004272:	d002      	beq.n	800427a <HAL_I2C_EV_IRQHandler+0x23a>
 8004274:	7bbb      	ldrb	r3, [r7, #14]
 8004276:	2b29      	cmp	r3, #41	@ 0x29
 8004278:	d125      	bne.n	80042c6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	09db      	lsrs	r3, r3, #7
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00f      	beq.n	80042a6 <HAL_I2C_EV_IRQHandler+0x266>
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	0a9b      	lsrs	r3, r3, #10
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d009      	beq.n	80042a6 <HAL_I2C_EV_IRQHandler+0x266>
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	089b      	lsrs	r3, r3, #2
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d103      	bne.n	80042a6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fe33 	bl	8004f0a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042a4:	e039      	b.n	800431a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	089b      	lsrs	r3, r3, #2
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d033      	beq.n	800431a <HAL_I2C_EV_IRQHandler+0x2da>
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	0a5b      	lsrs	r3, r3, #9
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d02d      	beq.n	800431a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 fe60 	bl	8004f84 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042c4:	e029      	b.n	800431a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	099b      	lsrs	r3, r3, #6
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00f      	beq.n	80042f2 <HAL_I2C_EV_IRQHandler+0x2b2>
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	0a9b      	lsrs	r3, r3, #10
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d009      	beq.n	80042f2 <HAL_I2C_EV_IRQHandler+0x2b2>
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	089b      	lsrs	r3, r3, #2
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d103      	bne.n	80042f2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fe6b 	bl	8004fc6 <I2C_SlaveReceive_RXNE>
 80042f0:	e014      	b.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	089b      	lsrs	r3, r3, #2
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00e      	beq.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	0a5b      	lsrs	r3, r3, #9
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 fe99 	bl	8005042 <I2C_SlaveReceive_BTF>
 8004310:	e004      	b.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004312:	bf00      	nop
 8004314:	e002      	b.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004316:	bf00      	nop
 8004318:	e000      	b.n	800431c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800431a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800431c:	3720      	adds	r7, #32
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}

08004322 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004322:	b480      	push	{r7}
 8004324:	b083      	sub	sp, #12
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr

0800435e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800435e:	b480      	push	{r7}
 8004360:	b083      	sub	sp, #12
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	460b      	mov	r3, r1
 800437c:	70fb      	strb	r3, [r7, #3]
 800437e:	4613      	mov	r3, r2
 8004380:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b084      	sub	sp, #16
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004400:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004408:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004414:	2b00      	cmp	r3, #0
 8004416:	d150      	bne.n	80044ba <I2C_MasterTransmit_TXE+0xc8>
 8004418:	7bfb      	ldrb	r3, [r7, #15]
 800441a:	2b21      	cmp	r3, #33	@ 0x21
 800441c:	d14d      	bne.n	80044ba <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2b08      	cmp	r3, #8
 8004422:	d01d      	beq.n	8004460 <I2C_MasterTransmit_TXE+0x6e>
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	2b20      	cmp	r3, #32
 8004428:	d01a      	beq.n	8004460 <I2C_MasterTransmit_TXE+0x6e>
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004430:	d016      	beq.n	8004460 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004440:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2211      	movs	r2, #17
 8004446:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2220      	movs	r2, #32
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff ff62 	bl	8004322 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800445e:	e060      	b.n	8004522 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800446e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800447e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2220      	movs	r2, #32
 800448a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b40      	cmp	r3, #64	@ 0x40
 8004498:	d107      	bne.n	80044aa <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f7ff ff7d 	bl	80043a2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044a8:	e03b      	b.n	8004522 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f7ff ff35 	bl	8004322 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044b8:	e033      	b.n	8004522 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80044ba:	7bfb      	ldrb	r3, [r7, #15]
 80044bc:	2b21      	cmp	r3, #33	@ 0x21
 80044be:	d005      	beq.n	80044cc <I2C_MasterTransmit_TXE+0xda>
 80044c0:	7bbb      	ldrb	r3, [r7, #14]
 80044c2:	2b40      	cmp	r3, #64	@ 0x40
 80044c4:	d12d      	bne.n	8004522 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	2b22      	cmp	r3, #34	@ 0x22
 80044ca:	d12a      	bne.n	8004522 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d108      	bne.n	80044e8 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044e4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80044e6:	e01c      	b.n	8004522 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b40      	cmp	r3, #64	@ 0x40
 80044f2:	d103      	bne.n	80044fc <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 f88e 	bl	8004616 <I2C_MemoryTransmit_TXE_BTF>
}
 80044fa:	e012      	b.n	8004522 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	781a      	ldrb	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004516:	b29b      	uxth	r3, r3
 8004518:	3b01      	subs	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004520:	e7ff      	b.n	8004522 <I2C_MasterTransmit_TXE+0x130>
 8004522:	bf00      	nop
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b084      	sub	sp, #16
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004536:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b21      	cmp	r3, #33	@ 0x21
 8004542:	d164      	bne.n	800460e <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004548:	b29b      	uxth	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d012      	beq.n	8004574 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004552:	781a      	ldrb	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004568:	b29b      	uxth	r3, r3
 800456a:	3b01      	subs	r3, #1
 800456c:	b29a      	uxth	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004572:	e04c      	b.n	800460e <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2b08      	cmp	r3, #8
 8004578:	d01d      	beq.n	80045b6 <I2C_MasterTransmit_BTF+0x8c>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2b20      	cmp	r3, #32
 800457e:	d01a      	beq.n	80045b6 <I2C_MasterTransmit_BTF+0x8c>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004586:	d016      	beq.n	80045b6 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004596:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2211      	movs	r2, #17
 800459c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2220      	movs	r2, #32
 80045aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7ff feb7 	bl	8004322 <HAL_I2C_MasterTxCpltCallback>
}
 80045b4:	e02b      	b.n	800460e <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045c4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045d4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2220      	movs	r2, #32
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b40      	cmp	r3, #64	@ 0x40
 80045ee:	d107      	bne.n	8004600 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f7ff fed2 	bl	80043a2 <HAL_I2C_MemTxCpltCallback>
}
 80045fe:	e006      	b.n	800460e <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f7ff fe8a 	bl	8004322 <HAL_I2C_MasterTxCpltCallback>
}
 800460e:	bf00      	nop
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004624:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800462a:	2b00      	cmp	r3, #0
 800462c:	d11d      	bne.n	800466a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004632:	2b01      	cmp	r3, #1
 8004634:	d10b      	bne.n	800464e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800463a:	b2da      	uxtb	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004646:	1c9a      	adds	r2, r3, #2
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800464c:	e073      	b.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004652:	b29b      	uxth	r3, r3
 8004654:	121b      	asrs	r3, r3, #8
 8004656:	b2da      	uxtb	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004668:	e065      	b.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800466e:	2b01      	cmp	r3, #1
 8004670:	d10b      	bne.n	800468a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004676:	b2da      	uxtb	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004682:	1c5a      	adds	r2, r3, #1
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004688:	e055      	b.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800468e:	2b02      	cmp	r3, #2
 8004690:	d151      	bne.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004692:	7bfb      	ldrb	r3, [r7, #15]
 8004694:	2b22      	cmp	r3, #34	@ 0x22
 8004696:	d10d      	bne.n	80046b4 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046a6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046ac:	1c5a      	adds	r2, r3, #1
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80046b2:	e040      	b.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d015      	beq.n	80046ea <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80046be:	7bfb      	ldrb	r3, [r7, #15]
 80046c0:	2b21      	cmp	r3, #33	@ 0x21
 80046c2:	d112      	bne.n	80046ea <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c8:	781a      	ldrb	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d4:	1c5a      	adds	r2, r3, #1
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80046e8:	e025      	b.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d120      	bne.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	2b21      	cmp	r3, #33	@ 0x21
 80046f8:	d11d      	bne.n	8004736 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685a      	ldr	r2, [r3, #4]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004708:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004718:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f7ff fe36 	bl	80043a2 <HAL_I2C_MemTxCpltCallback>
}
 8004736:	bf00      	nop
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b084      	sub	sp, #16
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b22      	cmp	r3, #34	@ 0x22
 8004750:	f040 80ac 	bne.w	80048ac <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004758:	b29b      	uxth	r3, r3
 800475a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2b03      	cmp	r3, #3
 8004760:	d921      	bls.n	80047a6 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	691a      	ldr	r2, [r3, #16]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476c:	b2d2      	uxtb	r2, r2
 800476e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004774:	1c5a      	adds	r2, r3, #1
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477e:	b29b      	uxth	r3, r3
 8004780:	3b01      	subs	r3, #1
 8004782:	b29a      	uxth	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478c:	b29b      	uxth	r3, r3
 800478e:	2b03      	cmp	r3, #3
 8004790:	f040 808c 	bne.w	80048ac <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047a2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80047a4:	e082      	b.n	80048ac <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d075      	beq.n	800489a <I2C_MasterReceive_RXNE+0x15c>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d002      	beq.n	80047ba <I2C_MasterReceive_RXNE+0x7c>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d16f      	bne.n	800489a <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 ffb8 	bl	8005730 <I2C_WaitOnSTOPRequestThroughIT>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d142      	bne.n	800484c <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047e4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	691a      	ldr	r2, [r3, #16]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f0:	b2d2      	uxtb	r2, r2
 80047f2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f8:	1c5a      	adds	r2, r3, #1
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004802:	b29b      	uxth	r3, r3
 8004804:	3b01      	subs	r3, #1
 8004806:	b29a      	uxth	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b40      	cmp	r3, #64	@ 0x40
 800481e:	d10a      	bne.n	8004836 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7ff fdc1 	bl	80043b6 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004834:	e03a      	b.n	80048ac <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2212      	movs	r2, #18
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7ff fd76 	bl	8004336 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800484a:	e02f      	b.n	80048ac <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800485a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	691a      	ldr	r2, [r3, #16]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004866:	b2d2      	uxtb	r2, r2
 8004868:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2220      	movs	r2, #32
 8004886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f7ff fd99 	bl	80043ca <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004898:	e008      	b.n	80048ac <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048a8:	605a      	str	r2, [r3, #4]
}
 80048aa:	e7ff      	b.n	80048ac <I2C_MasterReceive_RXNE+0x16e>
 80048ac:	bf00      	nop
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	2b04      	cmp	r3, #4
 80048ca:	d11b      	bne.n	8004904 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685a      	ldr	r2, [r3, #4]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048da:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e6:	b2d2      	uxtb	r2, r2
 80048e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	3b01      	subs	r3, #1
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004902:	e0bd      	b.n	8004a80 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004908:	b29b      	uxth	r3, r3
 800490a:	2b03      	cmp	r3, #3
 800490c:	d129      	bne.n	8004962 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800491c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2b04      	cmp	r3, #4
 8004922:	d00a      	beq.n	800493a <I2C_MasterReceive_BTF+0x86>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d007      	beq.n	800493a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004938:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	691a      	ldr	r2, [r3, #16]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004956:	b29b      	uxth	r3, r3
 8004958:	3b01      	subs	r3, #1
 800495a:	b29a      	uxth	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004960:	e08e      	b.n	8004a80 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d176      	bne.n	8004a5a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d002      	beq.n	8004978 <I2C_MasterReceive_BTF+0xc4>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2b10      	cmp	r3, #16
 8004976:	d108      	bne.n	800498a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	e019      	b.n	80049be <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2b04      	cmp	r3, #4
 800498e:	d002      	beq.n	8004996 <I2C_MasterReceive_BTF+0xe2>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d108      	bne.n	80049a8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	e00a      	b.n	80049be <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b10      	cmp	r3, #16
 80049ac:	d007      	beq.n	80049be <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049bc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049da:	b29b      	uxth	r3, r3
 80049dc:	3b01      	subs	r3, #1
 80049de:	b29a      	uxth	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691a      	ldr	r2, [r3, #16]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004a18:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b40      	cmp	r3, #64	@ 0x40
 8004a2c:	d10a      	bne.n	8004a44 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f7ff fcba 	bl	80043b6 <HAL_I2C_MemRxCpltCallback>
}
 8004a42:	e01d      	b.n	8004a80 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2212      	movs	r2, #18
 8004a50:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7ff fc6f 	bl	8004336 <HAL_I2C_MasterRxCpltCallback>
}
 8004a58:	e012      	b.n	8004a80 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	691a      	ldr	r2, [r3, #16]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6c:	1c5a      	adds	r2, r3, #1
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004a80:	bf00      	nop
 8004a82:	3710      	adds	r7, #16
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b40      	cmp	r3, #64	@ 0x40
 8004a9a:	d117      	bne.n	8004acc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d109      	bne.n	8004ab8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	461a      	mov	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ab4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004ab6:	e067      	b.n	8004b88 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	f043 0301 	orr.w	r3, r3, #1
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	611a      	str	r2, [r3, #16]
}
 8004aca:	e05d      	b.n	8004b88 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ad4:	d133      	bne.n	8004b3e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b21      	cmp	r3, #33	@ 0x21
 8004ae0:	d109      	bne.n	8004af6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004af2:	611a      	str	r2, [r3, #16]
 8004af4:	e008      	b.n	8004b08 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	f043 0301 	orr.w	r3, r3, #1
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d004      	beq.n	8004b1a <I2C_Master_SB+0x92>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d108      	bne.n	8004b2c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d032      	beq.n	8004b88 <I2C_Master_SB+0x100>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d02d      	beq.n	8004b88 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b3a:	605a      	str	r2, [r3, #4]
}
 8004b3c:	e024      	b.n	8004b88 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d10e      	bne.n	8004b64 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	11db      	asrs	r3, r3, #7
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	f003 0306 	and.w	r3, r3, #6
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	f063 030f 	orn	r3, r3, #15
 8004b5a:	b2da      	uxtb	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	611a      	str	r2, [r3, #16]
}
 8004b62:	e011      	b.n	8004b88 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d10d      	bne.n	8004b88 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	11db      	asrs	r3, r3, #7
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	f003 0306 	and.w	r3, r3, #6
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	f063 030e 	orn	r3, r3, #14
 8004b80:	b2da      	uxtb	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	611a      	str	r2, [r3, #16]
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d004      	beq.n	8004bba <I2C_Master_ADD10+0x26>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d108      	bne.n	8004bcc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00c      	beq.n	8004bdc <I2C_Master_ADD10+0x48>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d007      	beq.n	8004bdc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bda:	605a      	str	r2, [r3, #4]
  }
}
 8004bdc:	bf00      	nop
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b091      	sub	sp, #68	@ 0x44
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bf6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c04:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b22      	cmp	r3, #34	@ 0x22
 8004c10:	f040 8169 	bne.w	8004ee6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10f      	bne.n	8004c3c <I2C_Master_ADDR+0x54>
 8004c1c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004c20:	2b40      	cmp	r3, #64	@ 0x40
 8004c22:	d10b      	bne.n	8004c3c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c24:	2300      	movs	r3, #0
 8004c26:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c3a:	e160      	b.n	8004efe <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d11d      	bne.n	8004c80 <I2C_Master_ADDR+0x98>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004c4c:	d118      	bne.n	8004c80 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c4e:	2300      	movs	r3, #0
 8004c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c72:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c78:	1c5a      	adds	r2, r3, #1
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004c7e:	e13e      	b.n	8004efe <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d113      	bne.n	8004cb2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	e115      	b.n	8004ede <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	f040 808a 	bne.w	8004dd2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004cc4:	d137      	bne.n	8004d36 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cd4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ce0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ce4:	d113      	bne.n	8004d0e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cf4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	e0e7      	b.n	8004ede <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d0e:	2300      	movs	r3, #0
 8004d10:	623b      	str	r3, [r7, #32]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	623b      	str	r3, [r7, #32]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	623b      	str	r3, [r7, #32]
 8004d22:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d32:	601a      	str	r2, [r3, #0]
 8004d34:	e0d3      	b.n	8004ede <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d02e      	beq.n	8004d9a <I2C_Master_ADDR+0x1b2>
 8004d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d3e:	2b20      	cmp	r3, #32
 8004d40:	d02b      	beq.n	8004d9a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d44:	2b12      	cmp	r3, #18
 8004d46:	d102      	bne.n	8004d4e <I2C_Master_ADDR+0x166>
 8004d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d125      	bne.n	8004d9a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d00e      	beq.n	8004d72 <I2C_Master_ADDR+0x18a>
 8004d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	d00b      	beq.n	8004d72 <I2C_Master_ADDR+0x18a>
 8004d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d5c:	2b10      	cmp	r3, #16
 8004d5e:	d008      	beq.n	8004d72 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	e007      	b.n	8004d82 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d80:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d82:	2300      	movs	r3, #0
 8004d84:	61fb      	str	r3, [r7, #28]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	61fb      	str	r3, [r7, #28]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	61fb      	str	r3, [r7, #28]
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	e0a1      	b.n	8004ede <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004da8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004daa:	2300      	movs	r3, #0
 8004dac:	61bb      	str	r3, [r7, #24]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	61bb      	str	r3, [r7, #24]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	61bb      	str	r3, [r7, #24]
 8004dbe:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	e085      	b.n	8004ede <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d14d      	bne.n	8004e78 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dde:	2b04      	cmp	r3, #4
 8004de0:	d016      	beq.n	8004e10 <I2C_Master_ADDR+0x228>
 8004de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d013      	beq.n	8004e10 <I2C_Master_ADDR+0x228>
 8004de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dea:	2b10      	cmp	r3, #16
 8004dec:	d010      	beq.n	8004e10 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dfc:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	e007      	b.n	8004e20 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e1e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e2e:	d117      	bne.n	8004e60 <I2C_Master_ADDR+0x278>
 8004e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e32:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e36:	d00b      	beq.n	8004e50 <I2C_Master_ADDR+0x268>
 8004e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d008      	beq.n	8004e50 <I2C_Master_ADDR+0x268>
 8004e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	d005      	beq.n	8004e50 <I2C_Master_ADDR+0x268>
 8004e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e46:	2b10      	cmp	r3, #16
 8004e48:	d002      	beq.n	8004e50 <I2C_Master_ADDR+0x268>
 8004e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e4c:	2b20      	cmp	r3, #32
 8004e4e:	d107      	bne.n	8004e60 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e5e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e60:	2300      	movs	r3, #0
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	e032      	b.n	8004ede <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e86:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e96:	d117      	bne.n	8004ec8 <I2C_Master_ADDR+0x2e0>
 8004e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e9e:	d00b      	beq.n	8004eb8 <I2C_Master_ADDR+0x2d0>
 8004ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d008      	beq.n	8004eb8 <I2C_Master_ADDR+0x2d0>
 8004ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	d005      	beq.n	8004eb8 <I2C_Master_ADDR+0x2d0>
 8004eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eae:	2b10      	cmp	r3, #16
 8004eb0:	d002      	beq.n	8004eb8 <I2C_Master_ADDR+0x2d0>
 8004eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb4:	2b20      	cmp	r3, #32
 8004eb6:	d107      	bne.n	8004ec8 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ec6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ec8:	2300      	movs	r3, #0
 8004eca:	613b      	str	r3, [r7, #16]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	695b      	ldr	r3, [r3, #20]
 8004ed2:	613b      	str	r3, [r7, #16]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	613b      	str	r3, [r7, #16]
 8004edc:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004ee4:	e00b      	b.n	8004efe <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	60fb      	str	r3, [r7, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	695b      	ldr	r3, [r3, #20]
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	60fb      	str	r3, [r7, #12]
 8004efa:	68fb      	ldr	r3, [r7, #12]
}
 8004efc:	e7ff      	b.n	8004efe <I2C_Master_ADDR+0x316>
 8004efe:	bf00      	nop
 8004f00:	3744      	adds	r7, #68	@ 0x44
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr

08004f0a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b084      	sub	sp, #16
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f18:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d02b      	beq.n	8004f7c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f28:	781a      	ldrb	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f34:	1c5a      	adds	r2, r3, #1
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d114      	bne.n	8004f7c <I2C_SlaveTransmit_TXE+0x72>
 8004f52:	7bfb      	ldrb	r3, [r7, #15]
 8004f54:	2b29      	cmp	r3, #41	@ 0x29
 8004f56:	d111      	bne.n	8004f7c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f66:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2221      	movs	r2, #33	@ 0x21
 8004f6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2228      	movs	r2, #40	@ 0x28
 8004f72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7ff f9e7 	bl	800434a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004f7c:	bf00      	nop
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d011      	beq.n	8004fba <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	781a      	ldrb	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b084      	sub	sp, #16
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fd4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d02c      	beq.n	800503a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	691a      	ldr	r2, [r3, #16]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fea:	b2d2      	uxtb	r2, r2
 8004fec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff2:	1c5a      	adds	r2, r3, #1
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	3b01      	subs	r3, #1
 8005000:	b29a      	uxth	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500a:	b29b      	uxth	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	d114      	bne.n	800503a <I2C_SlaveReceive_RXNE+0x74>
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	2b2a      	cmp	r3, #42	@ 0x2a
 8005014:	d111      	bne.n	800503a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005024:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2222      	movs	r2, #34	@ 0x22
 800502a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2228      	movs	r2, #40	@ 0x28
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f7ff f992 	bl	800435e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800503a:	bf00      	nop
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005042:	b480      	push	{r7}
 8005044:	b083      	sub	sp, #12
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504e:	b29b      	uxth	r3, r3
 8005050:	2b00      	cmp	r3, #0
 8005052:	d012      	beq.n	800507a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	691a      	ldr	r2, [r3, #16]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005066:	1c5a      	adds	r2, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	3b01      	subs	r3, #1
 8005074:	b29a      	uxth	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800507a:	bf00      	nop
 800507c:	370c      	adds	r7, #12
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr

08005086 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005086:	b580      	push	{r7, lr}
 8005088:	b084      	sub	sp, #16
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
 800508e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005090:	2300      	movs	r3, #0
 8005092:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800509a:	b2db      	uxtb	r3, r3
 800509c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050a0:	2b28      	cmp	r3, #40	@ 0x28
 80050a2:	d127      	bne.n	80050f4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050b2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	089b      	lsrs	r3, r3, #2
 80050b8:	f003 0301 	and.w	r3, r3, #1
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80050c0:	2301      	movs	r3, #1
 80050c2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	09db      	lsrs	r3, r3, #7
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d103      	bne.n	80050d8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	81bb      	strh	r3, [r7, #12]
 80050d6:	e002      	b.n	80050de <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80050e6:	89ba      	ldrh	r2, [r7, #12]
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	4619      	mov	r1, r3
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7ff f940 	bl	8004372 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80050f2:	e00e      	b.n	8005112 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050f4:	2300      	movs	r3, #0
 80050f6:	60bb      	str	r3, [r7, #8]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	60bb      	str	r3, [r7, #8]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	60bb      	str	r3, [r7, #8]
 8005108:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005112:	bf00      	nop
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
	...

0800511c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800512a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800513a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800513c:	2300      	movs	r3, #0
 800513e:	60bb      	str	r3, [r7, #8]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	60bb      	str	r3, [r7, #8]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0201 	orr.w	r2, r2, #1
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005168:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005174:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005178:	d172      	bne.n	8005260 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	2b22      	cmp	r3, #34	@ 0x22
 800517e:	d002      	beq.n	8005186 <I2C_Slave_STOPF+0x6a>
 8005180:	7bfb      	ldrb	r3, [r7, #15]
 8005182:	2b2a      	cmp	r3, #42	@ 0x2a
 8005184:	d135      	bne.n	80051f2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	b29a      	uxth	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005198:	b29b      	uxth	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d005      	beq.n	80051aa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a2:	f043 0204 	orr.w	r2, r3, #4
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051b8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051be:	4618      	mov	r0, r3
 80051c0:	f7fe f886 	bl	80032d0 <HAL_DMA_GetState>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d049      	beq.n	800525e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ce:	4a69      	ldr	r2, [pc, #420]	@ (8005374 <I2C_Slave_STOPF+0x258>)
 80051d0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d6:	4618      	mov	r0, r3
 80051d8:	f7fd fece 	bl	8002f78 <HAL_DMA_Abort_IT>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d03d      	beq.n	800525e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051ec:	4610      	mov	r0, r2
 80051ee:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051f0:	e035      	b.n	800525e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520e:	f043 0204 	orr.w	r2, r3, #4
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005224:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800522a:	4618      	mov	r0, r3
 800522c:	f7fe f850 	bl	80032d0 <HAL_DMA_GetState>
 8005230:	4603      	mov	r3, r0
 8005232:	2b01      	cmp	r3, #1
 8005234:	d014      	beq.n	8005260 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800523a:	4a4e      	ldr	r2, [pc, #312]	@ (8005374 <I2C_Slave_STOPF+0x258>)
 800523c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005242:	4618      	mov	r0, r3
 8005244:	f7fd fe98 	bl	8002f78 <HAL_DMA_Abort_IT>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d008      	beq.n	8005260 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005258:	4610      	mov	r0, r2
 800525a:	4798      	blx	r3
 800525c:	e000      	b.n	8005260 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800525e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d03e      	beq.n	80052e8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	f003 0304 	and.w	r3, r3, #4
 8005274:	2b04      	cmp	r3, #4
 8005276:	d112      	bne.n	800529e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691a      	ldr	r2, [r3, #16]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052a8:	2b40      	cmp	r3, #64	@ 0x40
 80052aa:	d112      	bne.n	80052d2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	691a      	ldr	r2, [r3, #16]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e0:	f043 0204 	orr.w	r2, r3, #4
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d003      	beq.n	80052f8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f843 	bl	800537c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80052f6:	e039      	b.n	800536c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
 80052fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80052fc:	d109      	bne.n	8005312 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2228      	movs	r2, #40	@ 0x28
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7ff f826 	bl	800435e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b28      	cmp	r3, #40	@ 0x28
 800531c:	d111      	bne.n	8005342 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a15      	ldr	r2, [pc, #84]	@ (8005378 <I2C_Slave_STOPF+0x25c>)
 8005322:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2220      	movs	r2, #32
 800532e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7ff f827 	bl	800438e <HAL_I2C_ListenCpltCallback>
}
 8005340:	e014      	b.n	800536c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005346:	2b22      	cmp	r3, #34	@ 0x22
 8005348:	d002      	beq.n	8005350 <I2C_Slave_STOPF+0x234>
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2b22      	cmp	r3, #34	@ 0x22
 800534e:	d10d      	bne.n	800536c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2220      	movs	r2, #32
 800535a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f7fe fff9 	bl	800435e <HAL_I2C_SlaveRxCpltCallback>
}
 800536c:	bf00      	nop
 800536e:	3710      	adds	r7, #16
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	080055e1 	.word	0x080055e1
 8005378:	ffff0000 	.word	0xffff0000

0800537c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800538a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005392:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005394:	7bbb      	ldrb	r3, [r7, #14]
 8005396:	2b10      	cmp	r3, #16
 8005398:	d002      	beq.n	80053a0 <I2C_ITError+0x24>
 800539a:	7bbb      	ldrb	r3, [r7, #14]
 800539c:	2b40      	cmp	r3, #64	@ 0x40
 800539e:	d10a      	bne.n	80053b6 <I2C_ITError+0x3a>
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
 80053a2:	2b22      	cmp	r3, #34	@ 0x22
 80053a4:	d107      	bne.n	80053b6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053b4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053b6:	7bfb      	ldrb	r3, [r7, #15]
 80053b8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80053bc:	2b28      	cmp	r3, #40	@ 0x28
 80053be:	d107      	bne.n	80053d0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2228      	movs	r2, #40	@ 0x28
 80053ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80053ce:	e015      	b.n	80053fc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053de:	d00a      	beq.n	80053f6 <I2C_ITError+0x7a>
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	2b60      	cmp	r3, #96	@ 0x60
 80053e4:	d007      	beq.n	80053f6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005406:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800540a:	d162      	bne.n	80054d2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800541a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005420:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b01      	cmp	r3, #1
 8005428:	d020      	beq.n	800546c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800542e:	4a6a      	ldr	r2, [pc, #424]	@ (80055d8 <I2C_ITError+0x25c>)
 8005430:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005436:	4618      	mov	r0, r3
 8005438:	f7fd fd9e 	bl	8002f78 <HAL_DMA_Abort_IT>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8089 	beq.w	8005556 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0201 	bic.w	r2, r2, #1
 8005452:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2220      	movs	r2, #32
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005466:	4610      	mov	r0, r2
 8005468:	4798      	blx	r3
 800546a:	e074      	b.n	8005556 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005470:	4a59      	ldr	r2, [pc, #356]	@ (80055d8 <I2C_ITError+0x25c>)
 8005472:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005478:	4618      	mov	r0, r3
 800547a:	f7fd fd7d 	bl	8002f78 <HAL_DMA_Abort_IT>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d068      	beq.n	8005556 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548e:	2b40      	cmp	r3, #64	@ 0x40
 8005490:	d10b      	bne.n	80054aa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0201 	bic.w	r2, r2, #1
 80054b8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2220      	movs	r2, #32
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80054cc:	4610      	mov	r0, r2
 80054ce:	4798      	blx	r3
 80054d0:	e041      	b.n	8005556 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b60      	cmp	r3, #96	@ 0x60
 80054dc:	d125      	bne.n	800552a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f6:	2b40      	cmp	r3, #64	@ 0x40
 80054f8:	d10b      	bne.n	8005512 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005504:	b2d2      	uxtb	r2, r2
 8005506:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0201 	bic.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7fe ff5b 	bl	80043de <HAL_I2C_AbortCpltCallback>
 8005528:	e015      	b.n	8005556 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005534:	2b40      	cmp	r3, #64	@ 0x40
 8005536:	d10b      	bne.n	8005550 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	691a      	ldr	r2, [r3, #16]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005542:	b2d2      	uxtb	r2, r2
 8005544:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800554a:	1c5a      	adds	r2, r3, #1
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f7fe ff3a 	bl	80043ca <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d10e      	bne.n	8005584 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800556c:	2b00      	cmp	r3, #0
 800556e:	d109      	bne.n	8005584 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005576:	2b00      	cmp	r3, #0
 8005578:	d104      	bne.n	8005584 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005580:	2b00      	cmp	r3, #0
 8005582:	d007      	beq.n	8005594 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005592:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800559a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a0:	f003 0304 	and.w	r3, r3, #4
 80055a4:	2b04      	cmp	r3, #4
 80055a6:	d113      	bne.n	80055d0 <I2C_ITError+0x254>
 80055a8:	7bfb      	ldrb	r3, [r7, #15]
 80055aa:	2b28      	cmp	r3, #40	@ 0x28
 80055ac:	d110      	bne.n	80055d0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a0a      	ldr	r2, [pc, #40]	@ (80055dc <I2C_ITError+0x260>)
 80055b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2220      	movs	r2, #32
 80055be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7fe fedf 	bl	800438e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80055d0:	bf00      	nop
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	080055e1 	.word	0x080055e1
 80055dc:	ffff0000 	.word	0xffff0000

080055e0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055e8:	2300      	movs	r3, #0
 80055ea:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055f8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80055fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005728 <I2C_DMAAbort+0x148>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	08db      	lsrs	r3, r3, #3
 8005600:	4a4a      	ldr	r2, [pc, #296]	@ (800572c <I2C_DMAAbort+0x14c>)
 8005602:	fba2 2303 	umull	r2, r3, r2, r3
 8005606:	0a1a      	lsrs	r2, r3, #8
 8005608:	4613      	mov	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	00da      	lsls	r2, r3, #3
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d106      	bne.n	8005628 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	f043 0220 	orr.w	r2, r3, #32
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005626:	e00a      	b.n	800563e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3b01      	subs	r3, #1
 800562c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800563c:	d0ea      	beq.n	8005614 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005642:	2b00      	cmp	r3, #0
 8005644:	d003      	beq.n	800564e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800564a:	2200      	movs	r2, #0
 800564c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565a:	2200      	movs	r2, #0
 800565c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800566c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2200      	movs	r2, #0
 8005672:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005678:	2b00      	cmp	r3, #0
 800567a:	d003      	beq.n	8005684 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005680:	2200      	movs	r2, #0
 8005682:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005688:	2b00      	cmp	r3, #0
 800568a:	d003      	beq.n	8005694 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005690:	2200      	movs	r2, #0
 8005692:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 0201 	bic.w	r2, r2, #1
 80056a2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b60      	cmp	r3, #96	@ 0x60
 80056ae:	d10e      	bne.n	80056ce <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	2220      	movs	r2, #32
 80056b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	2200      	movs	r2, #0
 80056c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80056c6:	6978      	ldr	r0, [r7, #20]
 80056c8:	f7fe fe89 	bl	80043de <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80056cc:	e027      	b.n	800571e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80056ce:	7cfb      	ldrb	r3, [r7, #19]
 80056d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80056d4:	2b28      	cmp	r3, #40	@ 0x28
 80056d6:	d117      	bne.n	8005708 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f042 0201 	orr.w	r2, r2, #1
 80056e6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	2200      	movs	r2, #0
 80056fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2228      	movs	r2, #40	@ 0x28
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005706:	e007      	b.n	8005718 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005718:	6978      	ldr	r0, [r7, #20]
 800571a:	f7fe fe56 	bl	80043ca <HAL_I2C_ErrorCallback>
}
 800571e:	bf00      	nop
 8005720:	3718      	adds	r7, #24
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	20000004 	.word	0x20000004
 800572c:	14f8b589 	.word	0x14f8b589

08005730 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800573c:	4b13      	ldr	r3, [pc, #76]	@ (800578c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	08db      	lsrs	r3, r3, #3
 8005742:	4a13      	ldr	r2, [pc, #76]	@ (8005790 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005744:	fba2 2303 	umull	r2, r3, r2, r3
 8005748:	0a1a      	lsrs	r2, r3, #8
 800574a:	4613      	mov	r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	3b01      	subs	r3, #1
 8005756:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d107      	bne.n	800576e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005762:	f043 0220 	orr.w	r2, r3, #32
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e008      	b.n	8005780 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800577c:	d0e9      	beq.n	8005752 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3714      	adds	r7, #20
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr
 800578c:	20000004 	.word	0x20000004
 8005790:	14f8b589 	.word	0x14f8b589

08005794 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80057a4:	d103      	bne.n	80057ae <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80057ac:	e007      	b.n	80057be <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80057b6:	d102      	bne.n	80057be <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2208      	movs	r2, #8
 80057bc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80057be:	bf00      	nop
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
	...

080057cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80057cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ce:	b08f      	sub	sp, #60	@ 0x3c
 80057d0:	af0a      	add	r7, sp, #40	@ 0x28
 80057d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e118      	b.n	8005a10 <HAL_PCD_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057e6:	d003      	beq.n	80057f0 <HAL_PCD_Init+0x24>
 80057e8:	2187      	movs	r1, #135	@ 0x87
 80057ea:	488b      	ldr	r0, [pc, #556]	@ (8005a18 <HAL_PCD_Init+0x24c>)
 80057ec:	f7fb fdd4 	bl	8001398 <assert_failed>

  USBx = hpcd->Instance;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d106      	bne.n	8005810 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7fc f9ba 	bl	8001b84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2203      	movs	r2, #3
 8005814:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800581c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005820:	2b00      	cmp	r3, #0
 8005822:	d102      	bne.n	800582a <HAL_PCD_Init+0x5e>
  {
    hpcd->Init.dma_enable = 0U;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4618      	mov	r0, r3
 8005830:	f004 fbb1 	bl	8009f96 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	603b      	str	r3, [r7, #0]
 800583a:	687e      	ldr	r6, [r7, #4]
 800583c:	466d      	mov	r5, sp
 800583e:	f106 0410 	add.w	r4, r6, #16
 8005842:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005844:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005846:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005848:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800584a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800584e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005852:	1d33      	adds	r3, r6, #4
 8005854:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005856:	6838      	ldr	r0, [r7, #0]
 8005858:	f004 fa88 	bl	8009d6c <USB_CoreInit>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d005      	beq.n	800586e <HAL_PCD_Init+0xa2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2202      	movs	r2, #2
 8005866:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e0d0      	b.n	8005a10 <HAL_PCD_Init+0x244>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2100      	movs	r1, #0
 8005874:	4618      	mov	r0, r3
 8005876:	f004 fb9f 	bl	8009fb8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800587a:	2300      	movs	r3, #0
 800587c:	73fb      	strb	r3, [r7, #15]
 800587e:	e04a      	b.n	8005916 <HAL_PCD_Init+0x14a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005880:	7bfa      	ldrb	r2, [r7, #15]
 8005882:	6879      	ldr	r1, [r7, #4]
 8005884:	4613      	mov	r3, r2
 8005886:	00db      	lsls	r3, r3, #3
 8005888:	4413      	add	r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	440b      	add	r3, r1
 800588e:	333d      	adds	r3, #61	@ 0x3d
 8005890:	2201      	movs	r2, #1
 8005892:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005894:	7bfa      	ldrb	r2, [r7, #15]
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	4613      	mov	r3, r2
 800589a:	00db      	lsls	r3, r3, #3
 800589c:	4413      	add	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	333c      	adds	r3, #60	@ 0x3c
 80058a4:	7bfa      	ldrb	r2, [r7, #15]
 80058a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80058a8:	7bfa      	ldrb	r2, [r7, #15]
 80058aa:	7bfb      	ldrb	r3, [r7, #15]
 80058ac:	b298      	uxth	r0, r3
 80058ae:	6879      	ldr	r1, [r7, #4]
 80058b0:	4613      	mov	r3, r2
 80058b2:	00db      	lsls	r3, r3, #3
 80058b4:	4413      	add	r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	440b      	add	r3, r1
 80058ba:	3344      	adds	r3, #68	@ 0x44
 80058bc:	4602      	mov	r2, r0
 80058be:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80058c0:	7bfa      	ldrb	r2, [r7, #15]
 80058c2:	6879      	ldr	r1, [r7, #4]
 80058c4:	4613      	mov	r3, r2
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	4413      	add	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	440b      	add	r3, r1
 80058ce:	3340      	adds	r3, #64	@ 0x40
 80058d0:	2200      	movs	r2, #0
 80058d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80058d4:	7bfa      	ldrb	r2, [r7, #15]
 80058d6:	6879      	ldr	r1, [r7, #4]
 80058d8:	4613      	mov	r3, r2
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	4413      	add	r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	440b      	add	r3, r1
 80058e2:	3348      	adds	r3, #72	@ 0x48
 80058e4:	2200      	movs	r2, #0
 80058e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80058e8:	7bfa      	ldrb	r2, [r7, #15]
 80058ea:	6879      	ldr	r1, [r7, #4]
 80058ec:	4613      	mov	r3, r2
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	4413      	add	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	440b      	add	r3, r1
 80058f6:	334c      	adds	r3, #76	@ 0x4c
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80058fc:	7bfa      	ldrb	r2, [r7, #15]
 80058fe:	6879      	ldr	r1, [r7, #4]
 8005900:	4613      	mov	r3, r2
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	4413      	add	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	440b      	add	r3, r1
 800590a:	3354      	adds	r3, #84	@ 0x54
 800590c:	2200      	movs	r2, #0
 800590e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005910:	7bfb      	ldrb	r3, [r7, #15]
 8005912:	3301      	adds	r3, #1
 8005914:	73fb      	strb	r3, [r7, #15]
 8005916:	7bfa      	ldrb	r2, [r7, #15]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	429a      	cmp	r2, r3
 800591e:	d3af      	bcc.n	8005880 <HAL_PCD_Init+0xb4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005920:	2300      	movs	r3, #0
 8005922:	73fb      	strb	r3, [r7, #15]
 8005924:	e044      	b.n	80059b0 <HAL_PCD_Init+0x1e4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005926:	7bfa      	ldrb	r2, [r7, #15]
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	4613      	mov	r3, r2
 800592c:	00db      	lsls	r3, r3, #3
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	440b      	add	r3, r1
 8005934:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8005938:	2200      	movs	r2, #0
 800593a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800593c:	7bfa      	ldrb	r2, [r7, #15]
 800593e:	6879      	ldr	r1, [r7, #4]
 8005940:	4613      	mov	r3, r2
 8005942:	00db      	lsls	r3, r3, #3
 8005944:	4413      	add	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	440b      	add	r3, r1
 800594a:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 800594e:	7bfa      	ldrb	r2, [r7, #15]
 8005950:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005952:	7bfa      	ldrb	r2, [r7, #15]
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005964:	2200      	movs	r2, #0
 8005966:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005968:	7bfa      	ldrb	r2, [r7, #15]
 800596a:	6879      	ldr	r1, [r7, #4]
 800596c:	4613      	mov	r3, r2
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	4413      	add	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	440b      	add	r3, r1
 8005976:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800597a:	2200      	movs	r2, #0
 800597c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800597e:	7bfa      	ldrb	r2, [r7, #15]
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	4613      	mov	r3, r2
 8005984:	00db      	lsls	r3, r3, #3
 8005986:	4413      	add	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	440b      	add	r3, r1
 800598c:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8005990:	2200      	movs	r2, #0
 8005992:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005994:	7bfa      	ldrb	r2, [r7, #15]
 8005996:	6879      	ldr	r1, [r7, #4]
 8005998:	4613      	mov	r3, r2
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	440b      	add	r3, r1
 80059a2:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80059a6:	2200      	movs	r2, #0
 80059a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	3301      	adds	r3, #1
 80059ae:	73fb      	strb	r3, [r7, #15]
 80059b0:	7bfa      	ldrb	r2, [r7, #15]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d3b5      	bcc.n	8005926 <HAL_PCD_Init+0x15a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	603b      	str	r3, [r7, #0]
 80059c0:	687e      	ldr	r6, [r7, #4]
 80059c2:	466d      	mov	r5, sp
 80059c4:	f106 0410 	add.w	r4, r6, #16
 80059c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80059d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80059d8:	1d33      	adds	r3, r6, #4
 80059da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059dc:	6838      	ldr	r0, [r7, #0]
 80059de:	f004 fb37 	bl	800a050 <USB_DevInit>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d005      	beq.n	80059f4 <HAL_PCD_Init+0x228>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2202      	movs	r2, #2
 80059ec:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e00d      	b.n	8005a10 <HAL_PCD_Init+0x244>
  }

  hpcd->USB_Address = 0U;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f005 fc86 	bl	800b31a <USB_DevDisconnect>

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a18:	080135e0 	.word	0x080135e0

08005a1c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d101      	bne.n	8005a38 <HAL_PCD_Start+0x1c>
 8005a34:	2302      	movs	r3, #2
 8005a36:	e020      	b.n	8005a7a <HAL_PCD_Start+0x5e>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d109      	bne.n	8005a5c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d005      	beq.n	8005a5c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4618      	mov	r0, r3
 8005a62:	f004 fa87 	bl	8009f74 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f005 fc34 	bl	800b2d8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005a82:	b590      	push	{r4, r7, lr}
 8005a84:	b08d      	sub	sp, #52	@ 0x34
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f005 fcf2 	bl	800b482 <USB_GetMode>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f040 848a 	bne.w	80063ba <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f005 fc56 	bl	800b35c <USB_ReadInterrupts>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f000 8480 	beq.w	80063b8 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	0a1b      	lsrs	r3, r3, #8
 8005ac2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f005 fc43 	bl	800b35c <USB_ReadInterrupts>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	f003 0302 	and.w	r3, r3, #2
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d107      	bne.n	8005af0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695a      	ldr	r2, [r3, #20]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f002 0202 	and.w	r2, r2, #2
 8005aee:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f005 fc31 	bl	800b35c <USB_ReadInterrupts>
 8005afa:	4603      	mov	r3, r0
 8005afc:	f003 0310 	and.w	r3, r3, #16
 8005b00:	2b10      	cmp	r3, #16
 8005b02:	d161      	bne.n	8005bc8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	699a      	ldr	r2, [r3, #24]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0210 	bic.w	r2, r2, #16
 8005b12:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	f003 020f 	and.w	r2, r3, #15
 8005b20:	4613      	mov	r3, r2
 8005b22:	00db      	lsls	r3, r3, #3
 8005b24:	4413      	add	r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	4413      	add	r3, r2
 8005b30:	3304      	adds	r3, #4
 8005b32:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005b34:	69bb      	ldr	r3, [r7, #24]
 8005b36:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005b3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b3e:	d124      	bne.n	8005b8a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005b46:	4013      	ands	r3, r2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d035      	beq.n	8005bb8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	091b      	lsrs	r3, r3, #4
 8005b54:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	6a38      	ldr	r0, [r7, #32]
 8005b60:	f005 fa68 	bl	800b034 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	691a      	ldr	r2, [r3, #16]
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	091b      	lsrs	r3, r3, #4
 8005b6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b70:	441a      	add	r2, r3
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	6a1a      	ldr	r2, [r3, #32]
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	091b      	lsrs	r3, r3, #4
 8005b7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b82:	441a      	add	r2, r3
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	621a      	str	r2, [r3, #32]
 8005b88:	e016      	b.n	8005bb8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005b90:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b94:	d110      	bne.n	8005bb8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005b9c:	2208      	movs	r2, #8
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	6a38      	ldr	r0, [r7, #32]
 8005ba2:	f005 fa47 	bl	800b034 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	6a1a      	ldr	r2, [r3, #32]
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	091b      	lsrs	r3, r3, #4
 8005bae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bb2:	441a      	add	r2, r3
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	699a      	ldr	r2, [r3, #24]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f042 0210 	orr.w	r2, r2, #16
 8005bc6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f005 fbc5 	bl	800b35c <USB_ReadInterrupts>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005bd8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005bdc:	f040 80a7 	bne.w	8005d2e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4618      	mov	r0, r3
 8005bea:	f005 fbca 	bl	800b382 <USB_ReadDevAllOutEpInterrupt>
 8005bee:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005bf0:	e099      	b.n	8005d26 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 808e 	beq.w	8005d1a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c04:	b2d2      	uxtb	r2, r2
 8005c06:	4611      	mov	r1, r2
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f005 fbee 	bl	800b3ea <USB_ReadDevOutEPInterrupt>
 8005c0e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00c      	beq.n	8005c34 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c26:	461a      	mov	r2, r3
 8005c28:	2301      	movs	r3, #1
 8005c2a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 fec2 	bl	80069b8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00c      	beq.n	8005c58 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	2308      	movs	r3, #8
 8005c4e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005c50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 ff98 	bl	8006b88 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	f003 0310 	and.w	r3, r3, #16
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d008      	beq.n	8005c74 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c64:	015a      	lsls	r2, r3, #5
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c6e:	461a      	mov	r2, r3
 8005c70:	2310      	movs	r3, #16
 8005c72:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d030      	beq.n	8005ce0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c86:	2b80      	cmp	r3, #128	@ 0x80
 8005c88:	d109      	bne.n	8005c9e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	69fa      	ldr	r2, [r7, #28]
 8005c94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c98:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005c9c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	00db      	lsls	r3, r3, #3
 8005ca4:	4413      	add	r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	4413      	add	r3, r2
 8005cb0:	3304      	adds	r3, #4
 8005cb2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	78db      	ldrb	r3, [r3, #3]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d108      	bne.n	8005cce <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f007 ffbb 	bl	800dc44 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	015a      	lsls	r2, r3, #5
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cda:	461a      	mov	r2, r3
 8005cdc:	2302      	movs	r3, #2
 8005cde:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f003 0320 	and.w	r3, r3, #32
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d008      	beq.n	8005cfc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	015a      	lsls	r2, r3, #5
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	2320      	movs	r3, #32
 8005cfa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d009      	beq.n	8005d1a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d08:	015a      	lsls	r2, r3, #5
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d12:	461a      	mov	r2, r3
 8005d14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d18:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d22:	085b      	lsrs	r3, r3, #1
 8005d24:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	f47f af62 	bne.w	8005bf2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f005 fb12 	bl	800b35c <USB_ReadInterrupts>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d42:	f040 80db 	bne.w	8005efc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f005 fb33 	bl	800b3b6 <USB_ReadDevAllInEpInterrupt>
 8005d50:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005d56:	e0cd      	b.n	8005ef4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5a:	f003 0301 	and.w	r3, r3, #1
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f000 80c2 	beq.w	8005ee8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6a:	b2d2      	uxtb	r2, r2
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f005 fb59 	bl	800b426 <USB_ReadDevInEPInterrupt>
 8005d74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f003 0301 	and.w	r3, r3, #1
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d057      	beq.n	8005e30 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d82:	f003 030f 	and.w	r3, r3, #15
 8005d86:	2201      	movs	r2, #1
 8005d88:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	69f9      	ldr	r1, [r7, #28]
 8005d9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005da0:	4013      	ands	r3, r2
 8005da2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db0:	461a      	mov	r2, r3
 8005db2:	2301      	movs	r3, #1
 8005db4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d132      	bne.n	8005e24 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005dbe:	6879      	ldr	r1, [r7, #4]
 8005dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	00db      	lsls	r3, r3, #3
 8005dc6:	4413      	add	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	440b      	add	r3, r1
 8005dcc:	334c      	adds	r3, #76	@ 0x4c
 8005dce:	6819      	ldr	r1, [r3, #0]
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	4413      	add	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4403      	add	r3, r0
 8005dde:	3348      	adds	r3, #72	@ 0x48
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4419      	add	r1, r3
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de8:	4613      	mov	r3, r2
 8005dea:	00db      	lsls	r3, r3, #3
 8005dec:	4413      	add	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4403      	add	r3, r0
 8005df2:	334c      	adds	r3, #76	@ 0x4c
 8005df4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d113      	bne.n	8005e24 <HAL_PCD_IRQHandler+0x3a2>
 8005dfc:	6879      	ldr	r1, [r7, #4]
 8005dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e00:	4613      	mov	r3, r2
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	4413      	add	r3, r2
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	440b      	add	r3, r1
 8005e0a:	3354      	adds	r3, #84	@ 0x54
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d108      	bne.n	8005e24 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6818      	ldr	r0, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	2101      	movs	r1, #1
 8005e20:	f005 fb60 	bl	800b4e4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	4619      	mov	r1, r3
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f007 fe86 	bl	800db3c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d008      	beq.n	8005e4c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3c:	015a      	lsls	r2, r3, #5
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	4413      	add	r3, r2
 8005e42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e46:	461a      	mov	r2, r3
 8005e48:	2308      	movs	r3, #8
 8005e4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	f003 0310 	and.w	r3, r3, #16
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d008      	beq.n	8005e68 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e58:	015a      	lsls	r2, r3, #5
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e62:	461a      	mov	r2, r3
 8005e64:	2310      	movs	r3, #16
 8005e66:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d008      	beq.n	8005e84 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e7e:	461a      	mov	r2, r3
 8005e80:	2340      	movs	r3, #64	@ 0x40
 8005e82:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d023      	beq.n	8005ed6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005e8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e90:	6a38      	ldr	r0, [r7, #32]
 8005e92:	f004 fa41 	bl	800a318 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e98:	4613      	mov	r3, r2
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	4413      	add	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	3338      	adds	r3, #56	@ 0x38
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	78db      	ldrb	r3, [r3, #3]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d108      	bne.n	8005ec4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f007 fed2 	bl	800dc68 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec6:	015a      	lsls	r2, r3, #5
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	4413      	add	r3, r2
 8005ecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d003      	beq.n	8005ee8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005ee0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fcdb 	bl	800689e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	3301      	adds	r3, #1
 8005eec:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef0:	085b      	lsrs	r3, r3, #1
 8005ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f47f af2e 	bne.w	8005d58 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4618      	mov	r0, r3
 8005f02:	f005 fa2b 	bl	800b35c <USB_ReadInterrupts>
 8005f06:	4603      	mov	r3, r0
 8005f08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f10:	d122      	bne.n	8005f58 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	69fa      	ldr	r2, [r7, #28]
 8005f1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d108      	bne.n	8005f42 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005f38:	2100      	movs	r1, #0
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 fec2 	bl	8006cc4 <HAL_PCDEx_LPM_Callback>
 8005f40:	e002      	b.n	8005f48 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f007 fe70 	bl	800dc28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695a      	ldr	r2, [r3, #20]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f005 f9fd 	bl	800b35c <USB_ReadInterrupts>
 8005f62:	4603      	mov	r3, r0
 8005f64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f6c:	d112      	bne.n	8005f94 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d102      	bne.n	8005f84 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f007 fe2c 	bl	800dbdc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	695a      	ldr	r2, [r3, #20]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005f92:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f005 f9df 	bl	800b35c <USB_ReadInterrupts>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa8:	f040 80b7 	bne.w	800611a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	69fa      	ldr	r2, [r7, #28]
 8005fb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fba:	f023 0301 	bic.w	r3, r3, #1
 8005fbe:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2110      	movs	r1, #16
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f004 f9a6 	bl	800a318 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fd0:	e046      	b.n	8006060 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd4:	015a      	lsls	r2, r3, #5
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	4413      	add	r3, r2
 8005fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005fe4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe8:	015a      	lsls	r2, r3, #5
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ff6:	0151      	lsls	r1, r2, #5
 8005ff8:	69fa      	ldr	r2, [r7, #28]
 8005ffa:	440a      	add	r2, r1
 8005ffc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006000:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006004:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006008:	015a      	lsls	r2, r3, #5
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	4413      	add	r3, r2
 800600e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006012:	461a      	mov	r2, r3
 8006014:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006018:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800601a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	4413      	add	r3, r2
 8006022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800602a:	0151      	lsls	r1, r2, #5
 800602c:	69fa      	ldr	r2, [r7, #28]
 800602e:	440a      	add	r2, r1
 8006030:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006034:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006038:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800603a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800603c:	015a      	lsls	r2, r3, #5
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	4413      	add	r3, r2
 8006042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800604a:	0151      	lsls	r1, r2, #5
 800604c:	69fa      	ldr	r2, [r7, #28]
 800604e:	440a      	add	r2, r1
 8006050:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006054:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006058:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800605a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605c:	3301      	adds	r3, #1
 800605e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006066:	429a      	cmp	r2, r3
 8006068:	d3b3      	bcc.n	8005fd2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006070:	69db      	ldr	r3, [r3, #28]
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006078:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800607c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006082:	2b00      	cmp	r3, #0
 8006084:	d016      	beq.n	80060b4 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800608c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006090:	69fa      	ldr	r2, [r7, #28]
 8006092:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006096:	f043 030b 	orr.w	r3, r3, #11
 800609a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a6:	69fa      	ldr	r2, [r7, #28]
 80060a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060ac:	f043 030b 	orr.w	r3, r3, #11
 80060b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80060b2:	e015      	b.n	80060e0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	69fa      	ldr	r2, [r7, #28]
 80060be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80060c6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80060ca:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	69fa      	ldr	r2, [r7, #28]
 80060d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060da:	f043 030b 	orr.w	r3, r3, #11
 80060de:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	69fa      	ldr	r2, [r7, #28]
 80060ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80060f2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6818      	ldr	r0, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006104:	461a      	mov	r2, r3
 8006106:	f005 f9ed 	bl	800b4e4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695a      	ldr	r2, [r3, #20]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006118:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4618      	mov	r0, r3
 8006120:	f005 f91c 	bl	800b35c <USB_ReadInterrupts>
 8006124:	4603      	mov	r3, r0
 8006126:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800612a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800612e:	d124      	bne.n	800617a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4618      	mov	r0, r3
 8006136:	f005 f9b2 	bl	800b49e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4618      	mov	r0, r3
 8006140:	f004 f967 	bl	800a412 <USB_GetDevSpeed>
 8006144:	4603      	mov	r3, r0
 8006146:	461a      	mov	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681c      	ldr	r4, [r3, #0]
 8006150:	f001 fb40 	bl	80077d4 <HAL_RCC_GetHCLKFreq>
 8006154:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800615a:	b2db      	uxtb	r3, r3
 800615c:	461a      	mov	r2, r3
 800615e:	4620      	mov	r0, r4
 8006160:	f003 fe66 	bl	8009e30 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f007 fd11 	bl	800db8c <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695a      	ldr	r2, [r3, #20]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006178:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4618      	mov	r0, r3
 8006180:	f005 f8ec 	bl	800b35c <USB_ReadInterrupts>
 8006184:	4603      	mov	r3, r0
 8006186:	f003 0308 	and.w	r3, r3, #8
 800618a:	2b08      	cmp	r3, #8
 800618c:	d10a      	bne.n	80061a4 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f007 fcee 	bl	800db70 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	695a      	ldr	r2, [r3, #20]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f002 0208 	and.w	r2, r2, #8
 80061a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f005 f8d7 	bl	800b35c <USB_ReadInterrupts>
 80061ae:	4603      	mov	r3, r0
 80061b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b4:	2b80      	cmp	r3, #128	@ 0x80
 80061b6:	d122      	bne.n	80061fe <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061c0:	6a3b      	ldr	r3, [r7, #32]
 80061c2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061c4:	2301      	movs	r3, #1
 80061c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80061c8:	e014      	b.n	80061f4 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80061ca:	6879      	ldr	r1, [r7, #4]
 80061cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061ce:	4613      	mov	r3, r2
 80061d0:	00db      	lsls	r3, r3, #3
 80061d2:	4413      	add	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	440b      	add	r3, r1
 80061d8:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d105      	bne.n	80061ee <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80061e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	4619      	mov	r1, r3
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fb27 	bl	800683c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f0:	3301      	adds	r3, #1
 80061f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d3e5      	bcc.n	80061ca <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4618      	mov	r0, r3
 8006204:	f005 f8aa 	bl	800b35c <USB_ReadInterrupts>
 8006208:	4603      	mov	r3, r0
 800620a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800620e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006212:	d13b      	bne.n	800628c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006214:	2301      	movs	r3, #1
 8006216:	627b      	str	r3, [r7, #36]	@ 0x24
 8006218:	e02b      	b.n	8006272 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	015a      	lsls	r2, r3, #5
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	4413      	add	r3, r2
 8006222:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800622a:	6879      	ldr	r1, [r7, #4]
 800622c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800622e:	4613      	mov	r3, r2
 8006230:	00db      	lsls	r3, r3, #3
 8006232:	4413      	add	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	440b      	add	r3, r1
 8006238:	3340      	adds	r3, #64	@ 0x40
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	2b01      	cmp	r3, #1
 800623e:	d115      	bne.n	800626c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006240:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006242:	2b00      	cmp	r3, #0
 8006244:	da12      	bge.n	800626c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800624a:	4613      	mov	r3, r2
 800624c:	00db      	lsls	r3, r3, #3
 800624e:	4413      	add	r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	440b      	add	r3, r1
 8006254:	333f      	adds	r3, #63	@ 0x3f
 8006256:	2201      	movs	r2, #1
 8006258:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800625a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625c:	b2db      	uxtb	r3, r3
 800625e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006262:	b2db      	uxtb	r3, r3
 8006264:	4619      	mov	r1, r3
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f000 fae8 	bl	800683c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800626c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626e:	3301      	adds	r3, #1
 8006270:	627b      	str	r3, [r7, #36]	@ 0x24
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006278:	429a      	cmp	r2, r3
 800627a:	d3ce      	bcc.n	800621a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	695a      	ldr	r2, [r3, #20]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800628a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4618      	mov	r0, r3
 8006292:	f005 f863 	bl	800b35c <USB_ReadInterrupts>
 8006296:	4603      	mov	r3, r0
 8006298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800629c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062a0:	d155      	bne.n	800634e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062a2:	2301      	movs	r3, #1
 80062a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80062a6:	e045      	b.n	8006334 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80062a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062aa:	015a      	lsls	r2, r3, #5
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	4413      	add	r3, r2
 80062b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80062b8:	6879      	ldr	r1, [r7, #4]
 80062ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062bc:	4613      	mov	r3, r2
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	4413      	add	r3, r2
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	440b      	add	r3, r1
 80062c6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d12e      	bne.n	800632e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80062d0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	da2b      	bge.n	800632e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 80062e2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d121      	bne.n	800632e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80062ea:	6879      	ldr	r1, [r7, #4]
 80062ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ee:	4613      	mov	r3, r2
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	4413      	add	r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	440b      	add	r3, r1
 80062f8:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 80062fc:	2201      	movs	r2, #1
 80062fe:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	695b      	ldr	r3, [r3, #20]
 8006310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006314:	2b00      	cmp	r3, #0
 8006316:	d10a      	bne.n	800632e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	69fa      	ldr	r2, [r7, #28]
 8006322:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006326:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800632a:	6053      	str	r3, [r2, #4]
            break;
 800632c:	e007      	b.n	800633e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006330:	3301      	adds	r3, #1
 8006332:	627b      	str	r3, [r7, #36]	@ 0x24
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800633a:	429a      	cmp	r2, r3
 800633c:	d3b4      	bcc.n	80062a8 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	695a      	ldr	r2, [r3, #20]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800634c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4618      	mov	r0, r3
 8006354:	f005 f802 	bl	800b35c <USB_ReadInterrupts>
 8006358:	4603      	mov	r3, r0
 800635a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800635e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006362:	d10a      	bne.n	800637a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f007 fc91 	bl	800dc8c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	695a      	ldr	r2, [r3, #20]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006378:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4618      	mov	r0, r3
 8006380:	f004 ffec 	bl	800b35c <USB_ReadInterrupts>
 8006384:	4603      	mov	r3, r0
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b04      	cmp	r3, #4
 800638c:	d115      	bne.n	80063ba <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	f003 0304 	and.w	r3, r3, #4
 800639c:	2b00      	cmp	r3, #0
 800639e:	d002      	beq.n	80063a6 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f007 fc81 	bl	800dca8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6859      	ldr	r1, [r3, #4]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	69ba      	ldr	r2, [r7, #24]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
 80063b6:	e000      	b.n	80063ba <HAL_PCD_IRQHandler+0x938>
      return;
 80063b8:	bf00      	nop
    }
  }
}
 80063ba:	3734      	adds	r7, #52	@ 0x34
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd90      	pop	{r4, r7, pc}

080063c0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	460b      	mov	r3, r1
 80063ca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d101      	bne.n	80063da <HAL_PCD_SetAddress+0x1a>
 80063d6:	2302      	movs	r3, #2
 80063d8:	e013      	b.n	8006402 <HAL_PCD_SetAddress+0x42>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2201      	movs	r2, #1
 80063de:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	78fa      	ldrb	r2, [r7, #3]
 80063e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	78fa      	ldrb	r2, [r7, #3]
 80063f0:	4611      	mov	r1, r2
 80063f2:	4618      	mov	r0, r3
 80063f4:	f004 ff4a 	bl	800b28c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
 8006412:	4608      	mov	r0, r1
 8006414:	4611      	mov	r1, r2
 8006416:	461a      	mov	r2, r3
 8006418:	4603      	mov	r3, r0
 800641a:	70fb      	strb	r3, [r7, #3]
 800641c:	460b      	mov	r3, r1
 800641e:	803b      	strh	r3, [r7, #0]
 8006420:	4613      	mov	r3, r2
 8006422:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006424:	2300      	movs	r3, #0
 8006426:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006428:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800642c:	2b00      	cmp	r3, #0
 800642e:	da0f      	bge.n	8006450 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006430:	78fb      	ldrb	r3, [r7, #3]
 8006432:	f003 020f 	and.w	r2, r3, #15
 8006436:	4613      	mov	r3, r2
 8006438:	00db      	lsls	r3, r3, #3
 800643a:	4413      	add	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	3338      	adds	r3, #56	@ 0x38
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	4413      	add	r3, r2
 8006444:	3304      	adds	r3, #4
 8006446:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2201      	movs	r2, #1
 800644c:	705a      	strb	r2, [r3, #1]
 800644e:	e00f      	b.n	8006470 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006450:	78fb      	ldrb	r3, [r7, #3]
 8006452:	f003 020f 	and.w	r2, r3, #15
 8006456:	4613      	mov	r3, r2
 8006458:	00db      	lsls	r3, r3, #3
 800645a:	4413      	add	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	4413      	add	r3, r2
 8006466:	3304      	adds	r3, #4
 8006468:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006470:	78fb      	ldrb	r3, [r7, #3]
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	b2da      	uxtb	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800647c:	883a      	ldrh	r2, [r7, #0]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	78ba      	ldrb	r2, [r7, #2]
 8006486:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	785b      	ldrb	r3, [r3, #1]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d004      	beq.n	800649a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800649a:	78bb      	ldrb	r3, [r7, #2]
 800649c:	2b02      	cmp	r3, #2
 800649e:	d102      	bne.n	80064a6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d101      	bne.n	80064b4 <HAL_PCD_EP_Open+0xaa>
 80064b0:	2302      	movs	r3, #2
 80064b2:	e00e      	b.n	80064d2 <HAL_PCD_EP_Open+0xc8>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68f9      	ldr	r1, [r7, #12]
 80064c2:	4618      	mov	r0, r3
 80064c4:	f003 ffca 	bl	800a45c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 80064d0:	7afb      	ldrb	r3, [r7, #11]
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3710      	adds	r7, #16
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}

080064da <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b084      	sub	sp, #16
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	460b      	mov	r3, r1
 80064e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80064e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	da0f      	bge.n	800650e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064ee:	78fb      	ldrb	r3, [r7, #3]
 80064f0:	f003 020f 	and.w	r2, r3, #15
 80064f4:	4613      	mov	r3, r2
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	4413      	add	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	3338      	adds	r3, #56	@ 0x38
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	4413      	add	r3, r2
 8006502:	3304      	adds	r3, #4
 8006504:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2201      	movs	r2, #1
 800650a:	705a      	strb	r2, [r3, #1]
 800650c:	e00f      	b.n	800652e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800650e:	78fb      	ldrb	r3, [r7, #3]
 8006510:	f003 020f 	and.w	r2, r3, #15
 8006514:	4613      	mov	r3, r2
 8006516:	00db      	lsls	r3, r3, #3
 8006518:	4413      	add	r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	4413      	add	r3, r2
 8006524:	3304      	adds	r3, #4
 8006526:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800652e:	78fb      	ldrb	r3, [r7, #3]
 8006530:	f003 030f 	and.w	r3, r3, #15
 8006534:	b2da      	uxtb	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_PCD_EP_Close+0x6e>
 8006544:	2302      	movs	r3, #2
 8006546:	e00e      	b.n	8006566 <HAL_PCD_EP_Close+0x8c>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68f9      	ldr	r1, [r7, #12]
 8006556:	4618      	mov	r0, r3
 8006558:	f004 f808 	bl	800a56c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b086      	sub	sp, #24
 8006572:	af00      	add	r7, sp, #0
 8006574:	60f8      	str	r0, [r7, #12]
 8006576:	607a      	str	r2, [r7, #4]
 8006578:	603b      	str	r3, [r7, #0]
 800657a:	460b      	mov	r3, r1
 800657c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800657e:	7afb      	ldrb	r3, [r7, #11]
 8006580:	f003 020f 	and.w	r2, r3, #15
 8006584:	4613      	mov	r3, r2
 8006586:	00db      	lsls	r3, r3, #3
 8006588:	4413      	add	r3, r2
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	4413      	add	r3, r2
 8006594:	3304      	adds	r3, #4
 8006596:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	683a      	ldr	r2, [r7, #0]
 80065a2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	2200      	movs	r2, #0
 80065a8:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	2200      	movs	r2, #0
 80065ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065b0:	7afb      	ldrb	r3, [r7, #11]
 80065b2:	f003 030f 	and.w	r3, r3, #15
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	691b      	ldr	r3, [r3, #16]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d102      	bne.n	80065ca <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80065ca:	7afb      	ldrb	r3, [r7, #11]
 80065cc:	f003 030f 	and.w	r3, r3, #15
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d109      	bne.n	80065e8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6818      	ldr	r0, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	461a      	mov	r2, r3
 80065e0:	6979      	ldr	r1, [r7, #20]
 80065e2:	f004 fae7 	bl	800abb4 <USB_EP0StartXfer>
 80065e6:	e008      	b.n	80065fa <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6818      	ldr	r0, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	461a      	mov	r2, r3
 80065f4:	6979      	ldr	r1, [r7, #20]
 80065f6:	f004 f895 	bl	800a724 <USB_EPStartXfer>
  }

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	460b      	mov	r3, r1
 800660e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006610:	78fb      	ldrb	r3, [r7, #3]
 8006612:	f003 020f 	and.w	r2, r3, #15
 8006616:	6879      	ldr	r1, [r7, #4]
 8006618:	4613      	mov	r3, r2
 800661a:	00db      	lsls	r3, r3, #3
 800661c:	4413      	add	r3, r2
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	440b      	add	r3, r1
 8006622:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8006626:	681b      	ldr	r3, [r3, #0]
}
 8006628:	4618      	mov	r0, r3
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b086      	sub	sp, #24
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	607a      	str	r2, [r7, #4]
 800663e:	603b      	str	r3, [r7, #0]
 8006640:	460b      	mov	r3, r1
 8006642:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006644:	7afb      	ldrb	r3, [r7, #11]
 8006646:	f003 020f 	and.w	r2, r3, #15
 800664a:	4613      	mov	r3, r2
 800664c:	00db      	lsls	r3, r3, #3
 800664e:	4413      	add	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	3338      	adds	r3, #56	@ 0x38
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	4413      	add	r3, r2
 8006658:	3304      	adds	r3, #4
 800665a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	2200      	movs	r2, #0
 800666c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	2201      	movs	r2, #1
 8006672:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006674:	7afb      	ldrb	r3, [r7, #11]
 8006676:	f003 030f 	and.w	r3, r3, #15
 800667a:	b2da      	uxtb	r2, r3
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d102      	bne.n	800668e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800668e:	7afb      	ldrb	r3, [r7, #11]
 8006690:	f003 030f 	and.w	r3, r3, #15
 8006694:	2b00      	cmp	r3, #0
 8006696:	d109      	bne.n	80066ac <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6818      	ldr	r0, [r3, #0]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	461a      	mov	r2, r3
 80066a4:	6979      	ldr	r1, [r7, #20]
 80066a6:	f004 fa85 	bl	800abb4 <USB_EP0StartXfer>
 80066aa:	e008      	b.n	80066be <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6818      	ldr	r0, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	461a      	mov	r2, r3
 80066b8:	6979      	ldr	r1, [r7, #20]
 80066ba:	f004 f833 	bl	800a724 <USB_EPStartXfer>
  }

  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3718      	adds	r7, #24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80066d4:	78fb      	ldrb	r3, [r7, #3]
 80066d6:	f003 020f 	and.w	r2, r3, #15
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d901      	bls.n	80066e6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e050      	b.n	8006788 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80066e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	da0f      	bge.n	800670e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066ee:	78fb      	ldrb	r3, [r7, #3]
 80066f0:	f003 020f 	and.w	r2, r3, #15
 80066f4:	4613      	mov	r3, r2
 80066f6:	00db      	lsls	r3, r3, #3
 80066f8:	4413      	add	r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	3338      	adds	r3, #56	@ 0x38
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	4413      	add	r3, r2
 8006702:	3304      	adds	r3, #4
 8006704:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2201      	movs	r2, #1
 800670a:	705a      	strb	r2, [r3, #1]
 800670c:	e00d      	b.n	800672a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800670e:	78fa      	ldrb	r2, [r7, #3]
 8006710:	4613      	mov	r3, r2
 8006712:	00db      	lsls	r3, r3, #3
 8006714:	4413      	add	r3, r2
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	4413      	add	r3, r2
 8006720:	3304      	adds	r3, #4
 8006722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006730:	78fb      	ldrb	r3, [r7, #3]
 8006732:	f003 030f 	and.w	r3, r3, #15
 8006736:	b2da      	uxtb	r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006742:	2b01      	cmp	r3, #1
 8006744:	d101      	bne.n	800674a <HAL_PCD_EP_SetStall+0x82>
 8006746:	2302      	movs	r3, #2
 8006748:	e01e      	b.n	8006788 <HAL_PCD_EP_SetStall+0xc0>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68f9      	ldr	r1, [r7, #12]
 8006758:	4618      	mov	r0, r3
 800675a:	f004 fcc3 	bl	800b0e4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800675e:	78fb      	ldrb	r3, [r7, #3]
 8006760:	f003 030f 	and.w	r3, r3, #15
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10a      	bne.n	800677e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6818      	ldr	r0, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	b2d9      	uxtb	r1, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006778:	461a      	mov	r2, r3
 800677a:	f004 feb3 	bl	800b4e4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3710      	adds	r7, #16
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	460b      	mov	r3, r1
 800679a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800679c:	78fb      	ldrb	r3, [r7, #3]
 800679e:	f003 020f 	and.w	r2, r3, #15
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d901      	bls.n	80067ae <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e042      	b.n	8006834 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80067ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	da0f      	bge.n	80067d6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067b6:	78fb      	ldrb	r3, [r7, #3]
 80067b8:	f003 020f 	and.w	r2, r3, #15
 80067bc:	4613      	mov	r3, r2
 80067be:	00db      	lsls	r3, r3, #3
 80067c0:	4413      	add	r3, r2
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	3338      	adds	r3, #56	@ 0x38
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	4413      	add	r3, r2
 80067ca:	3304      	adds	r3, #4
 80067cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2201      	movs	r2, #1
 80067d2:	705a      	strb	r2, [r3, #1]
 80067d4:	e00f      	b.n	80067f6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067d6:	78fb      	ldrb	r3, [r7, #3]
 80067d8:	f003 020f 	and.w	r2, r3, #15
 80067dc:	4613      	mov	r3, r2
 80067de:	00db      	lsls	r3, r3, #3
 80067e0:	4413      	add	r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	4413      	add	r3, r2
 80067ec:	3304      	adds	r3, #4
 80067ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067fc:	78fb      	ldrb	r3, [r7, #3]
 80067fe:	f003 030f 	and.w	r3, r3, #15
 8006802:	b2da      	uxtb	r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800680e:	2b01      	cmp	r3, #1
 8006810:	d101      	bne.n	8006816 <HAL_PCD_EP_ClrStall+0x86>
 8006812:	2302      	movs	r3, #2
 8006814:	e00e      	b.n	8006834 <HAL_PCD_EP_ClrStall+0xa4>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	68f9      	ldr	r1, [r7, #12]
 8006824:	4618      	mov	r0, r3
 8006826:	f004 fccb 	bl	800b1c0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}

0800683c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	460b      	mov	r3, r1
 8006846:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006848:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800684c:	2b00      	cmp	r3, #0
 800684e:	da0c      	bge.n	800686a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006850:	78fb      	ldrb	r3, [r7, #3]
 8006852:	f003 020f 	and.w	r2, r3, #15
 8006856:	4613      	mov	r3, r2
 8006858:	00db      	lsls	r3, r3, #3
 800685a:	4413      	add	r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	3338      	adds	r3, #56	@ 0x38
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	4413      	add	r3, r2
 8006864:	3304      	adds	r3, #4
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	e00c      	b.n	8006884 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800686a:	78fb      	ldrb	r3, [r7, #3]
 800686c:	f003 020f 	and.w	r2, r3, #15
 8006870:	4613      	mov	r3, r2
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	4413      	add	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	4413      	add	r3, r2
 8006880:	3304      	adds	r3, #4
 8006882:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68f9      	ldr	r1, [r7, #12]
 800688a:	4618      	mov	r0, r3
 800688c:	f004 faea 	bl	800ae64 <USB_EPStopXfer>
 8006890:	4603      	mov	r3, r0
 8006892:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006894:	7afb      	ldrb	r3, [r7, #11]
}
 8006896:	4618      	mov	r0, r3
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}

0800689e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800689e:	b580      	push	{r7, lr}
 80068a0:	b08a      	sub	sp, #40	@ 0x28
 80068a2:	af02      	add	r7, sp, #8
 80068a4:	6078      	str	r0, [r7, #4]
 80068a6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	4613      	mov	r3, r2
 80068b6:	00db      	lsls	r3, r3, #3
 80068b8:	4413      	add	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	3338      	adds	r3, #56	@ 0x38
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	4413      	add	r3, r2
 80068c2:	3304      	adds	r3, #4
 80068c4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6a1a      	ldr	r2, [r3, #32]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d901      	bls.n	80068d6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e06c      	b.n	80069b0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	699a      	ldr	r2, [r3, #24]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	69fa      	ldr	r2, [r7, #28]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d902      	bls.n	80068f2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80068f2:	69fb      	ldr	r3, [r7, #28]
 80068f4:	3303      	adds	r3, #3
 80068f6:	089b      	lsrs	r3, r3, #2
 80068f8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068fa:	e02b      	b.n	8006954 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	699a      	ldr	r2, [r3, #24]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6a1b      	ldr	r3, [r3, #32]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	69fa      	ldr	r2, [r7, #28]
 800690e:	429a      	cmp	r2, r3
 8006910:	d902      	bls.n	8006918 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	3303      	adds	r3, #3
 800691c:	089b      	lsrs	r3, r3, #2
 800691e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6919      	ldr	r1, [r3, #16]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	b2da      	uxtb	r2, r3
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006930:	b2db      	uxtb	r3, r3
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	4603      	mov	r3, r0
 8006936:	6978      	ldr	r0, [r7, #20]
 8006938:	f004 fb3e 	bl	800afb8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	691a      	ldr	r2, [r3, #16]
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	441a      	add	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6a1a      	ldr	r2, [r3, #32]
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	441a      	add	r2, r3
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	015a      	lsls	r2, r3, #5
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	4413      	add	r3, r2
 800695c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006964:	69ba      	ldr	r2, [r7, #24]
 8006966:	429a      	cmp	r2, r3
 8006968:	d809      	bhi.n	800697e <PCD_WriteEmptyTxFifo+0xe0>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a1a      	ldr	r2, [r3, #32]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006972:	429a      	cmp	r2, r3
 8006974:	d203      	bcs.n	800697e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d1be      	bne.n	80068fc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	699a      	ldr	r2, [r3, #24]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	429a      	cmp	r2, r3
 8006988:	d811      	bhi.n	80069ae <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	f003 030f 	and.w	r3, r3, #15
 8006990:	2201      	movs	r2, #1
 8006992:	fa02 f303 	lsl.w	r3, r2, r3
 8006996:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800699e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	43db      	mvns	r3, r3
 80069a4:	6939      	ldr	r1, [r7, #16]
 80069a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069aa:	4013      	ands	r3, r2
 80069ac:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3720      	adds	r7, #32
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b088      	sub	sp, #32
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	333c      	adds	r3, #60	@ 0x3c
 80069d0:	3304      	adds	r3, #4
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	015a      	lsls	r2, r3, #5
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	4413      	add	r3, r2
 80069de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d17b      	bne.n	8006ae6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f003 0308 	and.w	r3, r3, #8
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d015      	beq.n	8006a24 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	4a61      	ldr	r2, [pc, #388]	@ (8006b80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	f240 80b9 	bls.w	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f000 80b3 	beq.w	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	015a      	lsls	r2, r3, #5
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	4413      	add	r3, r2
 8006a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a20:	6093      	str	r3, [r2, #8]
 8006a22:	e0a7      	b.n	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	f003 0320 	and.w	r3, r3, #32
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d009      	beq.n	8006a42 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	015a      	lsls	r2, r3, #5
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	4413      	add	r3, r2
 8006a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	2320      	movs	r3, #32
 8006a3e:	6093      	str	r3, [r2, #8]
 8006a40:	e098      	b.n	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f040 8093 	bne.w	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	4a4b      	ldr	r2, [pc, #300]	@ (8006b80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d90f      	bls.n	8006a76 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00a      	beq.n	8006a76 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a72:	6093      	str	r3, [r2, #8]
 8006a74:	e07e      	b.n	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006a76:	683a      	ldr	r2, [r7, #0]
 8006a78:	4613      	mov	r3, r2
 8006a7a:	00db      	lsls	r3, r3, #3
 8006a7c:	4413      	add	r3, r2
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	4413      	add	r3, r2
 8006a88:	3304      	adds	r3, #4
 8006a8a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	69da      	ldr	r2, [r3, #28]
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	0159      	lsls	r1, r3, #5
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	440b      	add	r3, r1
 8006a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006aa2:	1ad2      	subs	r2, r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d114      	bne.n	8006ad8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d109      	bne.n	8006aca <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6818      	ldr	r0, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	2101      	movs	r1, #1
 8006ac4:	f004 fd0e 	bl	800b4e4 <USB_EP0_OutStart>
 8006ac8:	e006      	b.n	8006ad8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	691a      	ldr	r2, [r3, #16]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	441a      	add	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	4619      	mov	r1, r3
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f007 f811 	bl	800db06 <HAL_PCD_DataOutStageCallback>
 8006ae4:	e046      	b.n	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	4a26      	ldr	r2, [pc, #152]	@ (8006b84 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d124      	bne.n	8006b38 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00a      	beq.n	8006b0e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b04:	461a      	mov	r2, r3
 8006b06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b0a:	6093      	str	r3, [r2, #8]
 8006b0c:	e032      	b.n	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f003 0320 	and.w	r3, r3, #32
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d008      	beq.n	8006b2a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	015a      	lsls	r2, r3, #5
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	4413      	add	r3, r2
 8006b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b24:	461a      	mov	r2, r3
 8006b26:	2320      	movs	r3, #32
 8006b28:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	4619      	mov	r1, r3
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f006 ffe8 	bl	800db06 <HAL_PCD_DataOutStageCallback>
 8006b36:	e01d      	b.n	8006b74 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d114      	bne.n	8006b68 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006b3e:	6879      	ldr	r1, [r7, #4]
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	4613      	mov	r3, r2
 8006b44:	00db      	lsls	r3, r3, #3
 8006b46:	4413      	add	r3, r2
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	440b      	add	r3, r1
 8006b4c:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d108      	bne.n	8006b68 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6818      	ldr	r0, [r3, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006b60:	461a      	mov	r2, r3
 8006b62:	2100      	movs	r1, #0
 8006b64:	f004 fcbe 	bl	800b4e4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f006 ffc9 	bl	800db06 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3720      	adds	r7, #32
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	4f54300a 	.word	0x4f54300a
 8006b84:	4f54310a 	.word	0x4f54310a

08006b88 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b086      	sub	sp, #24
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	333c      	adds	r3, #60	@ 0x3c
 8006ba0:	3304      	adds	r3, #4
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	4a15      	ldr	r2, [pc, #84]	@ (8006c10 <PCD_EP_OutSetupPacket_int+0x88>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d90e      	bls.n	8006bdc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d009      	beq.n	8006bdc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	015a      	lsls	r2, r3, #5
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	4413      	add	r3, r2
 8006bd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bda:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f006 ff80 	bl	800dae2 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	4a0a      	ldr	r2, [pc, #40]	@ (8006c10 <PCD_EP_OutSetupPacket_int+0x88>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d90c      	bls.n	8006c04 <PCD_EP_OutSetupPacket_int+0x7c>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d108      	bne.n	8006c04 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6818      	ldr	r0, [r3, #0]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	2101      	movs	r1, #1
 8006c00:	f004 fc70 	bl	800b4e4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006c04:	2300      	movs	r3, #0
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3718      	adds	r7, #24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	4f54300a 	.word	0x4f54300a

08006c14 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	70fb      	strb	r3, [r7, #3]
 8006c20:	4613      	mov	r3, r2
 8006c22:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006c2c:	78fb      	ldrb	r3, [r7, #3]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d107      	bne.n	8006c42 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006c32:	883b      	ldrh	r3, [r7, #0]
 8006c34:	0419      	lsls	r1, r3, #16
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c40:	e028      	b.n	8006c94 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c48:	0c1b      	lsrs	r3, r3, #16
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006c50:	2300      	movs	r3, #0
 8006c52:	73fb      	strb	r3, [r7, #15]
 8006c54:	e00d      	b.n	8006c72 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	7bfb      	ldrb	r3, [r7, #15]
 8006c5c:	3340      	adds	r3, #64	@ 0x40
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	4413      	add	r3, r2
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	0c1b      	lsrs	r3, r3, #16
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	4413      	add	r3, r2
 8006c6a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006c6c:	7bfb      	ldrb	r3, [r7, #15]
 8006c6e:	3301      	adds	r3, #1
 8006c70:	73fb      	strb	r3, [r7, #15]
 8006c72:	7bfa      	ldrb	r2, [r7, #15]
 8006c74:	78fb      	ldrb	r3, [r7, #3]
 8006c76:	3b01      	subs	r3, #1
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d3ec      	bcc.n	8006c56 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006c7c:	883b      	ldrh	r3, [r7, #0]
 8006c7e:	0418      	lsls	r0, r3, #16
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6819      	ldr	r1, [r3, #0]
 8006c84:	78fb      	ldrb	r3, [r7, #3]
 8006c86:	3b01      	subs	r3, #1
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	4302      	orrs	r2, r0
 8006c8c:	3340      	adds	r3, #64	@ 0x40
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	440b      	add	r3, r1
 8006c92:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3714      	adds	r7, #20
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
 8006caa:	460b      	mov	r3, r1
 8006cac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	887a      	ldrh	r2, [r7, #2]
 8006cb4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	460b      	mov	r3, r1
 8006cce:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b086      	sub	sp, #24
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d101      	bne.n	8006cee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e314      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2b0f      	cmp	r3, #15
 8006cf4:	d903      	bls.n	8006cfe <HAL_RCC_OscConfig+0x22>
 8006cf6:	21e6      	movs	r1, #230	@ 0xe6
 8006cf8:	4897      	ldr	r0, [pc, #604]	@ (8006f58 <HAL_RCC_OscConfig+0x27c>)
 8006cfa:	f7fa fb4d 	bl	8001398 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f000 8088 	beq.w	8006e1c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00d      	beq.n	8006d30 <HAL_RCC_OscConfig+0x54>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d1c:	d008      	beq.n	8006d30 <HAL_RCC_OscConfig+0x54>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d26:	d003      	beq.n	8006d30 <HAL_RCC_OscConfig+0x54>
 8006d28:	21eb      	movs	r1, #235	@ 0xeb
 8006d2a:	488b      	ldr	r0, [pc, #556]	@ (8006f58 <HAL_RCC_OscConfig+0x27c>)
 8006d2c:	f7fa fb34 	bl	8001398 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d30:	4b8a      	ldr	r3, [pc, #552]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f003 030c 	and.w	r3, r3, #12
 8006d38:	2b04      	cmp	r3, #4
 8006d3a:	d00c      	beq.n	8006d56 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d3c:	4b87      	ldr	r3, [pc, #540]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d44:	2b08      	cmp	r3, #8
 8006d46:	d112      	bne.n	8006d6e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d48:	4b84      	ldr	r3, [pc, #528]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d54:	d10b      	bne.n	8006d6e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d56:	4b81      	ldr	r3, [pc, #516]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d05b      	beq.n	8006e1a <HAL_RCC_OscConfig+0x13e>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d157      	bne.n	8006e1a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e2d4      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d76:	d106      	bne.n	8006d86 <HAL_RCC_OscConfig+0xaa>
 8006d78:	4b78      	ldr	r3, [pc, #480]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a77      	ldr	r2, [pc, #476]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d82:	6013      	str	r3, [r2, #0]
 8006d84:	e01d      	b.n	8006dc2 <HAL_RCC_OscConfig+0xe6>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d8e:	d10c      	bne.n	8006daa <HAL_RCC_OscConfig+0xce>
 8006d90:	4b72      	ldr	r3, [pc, #456]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a71      	ldr	r2, [pc, #452]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d9a:	6013      	str	r3, [r2, #0]
 8006d9c:	4b6f      	ldr	r3, [pc, #444]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a6e      	ldr	r2, [pc, #440]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006da2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006da6:	6013      	str	r3, [r2, #0]
 8006da8:	e00b      	b.n	8006dc2 <HAL_RCC_OscConfig+0xe6>
 8006daa:	4b6c      	ldr	r3, [pc, #432]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a6b      	ldr	r2, [pc, #428]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006db0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006db4:	6013      	str	r3, [r2, #0]
 8006db6:	4b69      	ldr	r3, [pc, #420]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a68      	ldr	r2, [pc, #416]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006dbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006dc0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d013      	beq.n	8006df2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dca:	f7fa ffa1 	bl	8001d10 <HAL_GetTick>
 8006dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dd0:	e008      	b.n	8006de4 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006dd2:	f7fa ff9d 	bl	8001d10 <HAL_GetTick>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	2b64      	cmp	r3, #100	@ 0x64
 8006dde:	d901      	bls.n	8006de4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006de0:	2303      	movs	r3, #3
 8006de2:	e299      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006de4:	4b5d      	ldr	r3, [pc, #372]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0f0      	beq.n	8006dd2 <HAL_RCC_OscConfig+0xf6>
 8006df0:	e014      	b.n	8006e1c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006df2:	f7fa ff8d 	bl	8001d10 <HAL_GetTick>
 8006df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006df8:	e008      	b.n	8006e0c <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006dfa:	f7fa ff89 	bl	8001d10 <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	2b64      	cmp	r3, #100	@ 0x64
 8006e06:	d901      	bls.n	8006e0c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e285      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e0c:	4b53      	ldr	r3, [pc, #332]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1f0      	bne.n	8006dfa <HAL_RCC_OscConfig+0x11e>
 8006e18:	e000      	b.n	8006e1c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e1a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d079      	beq.n	8006f1c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d008      	beq.n	8006e42 <HAL_RCC_OscConfig+0x166>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d004      	beq.n	8006e42 <HAL_RCC_OscConfig+0x166>
 8006e38:	f240 111d 	movw	r1, #285	@ 0x11d
 8006e3c:	4846      	ldr	r0, [pc, #280]	@ (8006f58 <HAL_RCC_OscConfig+0x27c>)
 8006e3e:	f7fa faab 	bl	8001398 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	2b1f      	cmp	r3, #31
 8006e48:	d904      	bls.n	8006e54 <HAL_RCC_OscConfig+0x178>
 8006e4a:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8006e4e:	4842      	ldr	r0, [pc, #264]	@ (8006f58 <HAL_RCC_OscConfig+0x27c>)
 8006e50:	f7fa faa2 	bl	8001398 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e54:	4b41      	ldr	r3, [pc, #260]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f003 030c 	and.w	r3, r3, #12
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00b      	beq.n	8006e78 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e60:	4b3e      	ldr	r3, [pc, #248]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e68:	2b08      	cmp	r3, #8
 8006e6a:	d11c      	bne.n	8006ea6 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e6c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d116      	bne.n	8006ea6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e78:	4b38      	ldr	r3, [pc, #224]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0302 	and.w	r3, r3, #2
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d005      	beq.n	8006e90 <HAL_RCC_OscConfig+0x1b4>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d001      	beq.n	8006e90 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e243      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e90:	4b32      	ldr	r3, [pc, #200]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	00db      	lsls	r3, r3, #3
 8006e9e:	492f      	ldr	r1, [pc, #188]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ea4:	e03a      	b.n	8006f1c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d020      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006eae:	4b2c      	ldr	r3, [pc, #176]	@ (8006f60 <HAL_RCC_OscConfig+0x284>)
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb4:	f7fa ff2c 	bl	8001d10 <HAL_GetTick>
 8006eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eba:	e008      	b.n	8006ece <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ebc:	f7fa ff28 	bl	8001d10 <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d901      	bls.n	8006ece <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e224      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ece:	4b23      	ldr	r3, [pc, #140]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0302 	and.w	r3, r3, #2
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d0f0      	beq.n	8006ebc <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eda:	4b20      	ldr	r3, [pc, #128]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	00db      	lsls	r3, r3, #3
 8006ee8:	491c      	ldr	r1, [pc, #112]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006eea:	4313      	orrs	r3, r2
 8006eec:	600b      	str	r3, [r1, #0]
 8006eee:	e015      	b.n	8006f1c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8006f60 <HAL_RCC_OscConfig+0x284>)
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef6:	f7fa ff0b 	bl	8001d10 <HAL_GetTick>
 8006efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006efc:	e008      	b.n	8006f10 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006efe:	f7fa ff07 	bl	8001d10 <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d901      	bls.n	8006f10 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e203      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f10:	4b12      	ldr	r3, [pc, #72]	@ (8006f5c <HAL_RCC_OscConfig+0x280>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0302 	and.w	r3, r3, #2
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1f0      	bne.n	8006efe <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 0308 	and.w	r3, r3, #8
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d045      	beq.n	8006fb4 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	695b      	ldr	r3, [r3, #20]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d008      	beq.n	8006f42 <HAL_RCC_OscConfig+0x266>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d004      	beq.n	8006f42 <HAL_RCC_OscConfig+0x266>
 8006f38:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8006f3c:	4806      	ldr	r0, [pc, #24]	@ (8006f58 <HAL_RCC_OscConfig+0x27c>)
 8006f3e:	f7fa fa2b 	bl	8001398 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d01e      	beq.n	8006f88 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f4a:	4b06      	ldr	r3, [pc, #24]	@ (8006f64 <HAL_RCC_OscConfig+0x288>)
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f50:	f7fa fede 	bl	8001d10 <HAL_GetTick>
 8006f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f56:	e010      	b.n	8006f7a <HAL_RCC_OscConfig+0x29e>
 8006f58:	0801364c 	.word	0x0801364c
 8006f5c:	40023800 	.word	0x40023800
 8006f60:	42470000 	.word	0x42470000
 8006f64:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f68:	f7fa fed2 	bl	8001d10 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e1ce      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f7a:	4b5e      	ldr	r3, [pc, #376]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8006f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0f0      	beq.n	8006f68 <HAL_RCC_OscConfig+0x28c>
 8006f86:	e015      	b.n	8006fb4 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f88:	4b5b      	ldr	r3, [pc, #364]	@ (80070f8 <HAL_RCC_OscConfig+0x41c>)
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f8e:	f7fa febf 	bl	8001d10 <HAL_GetTick>
 8006f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f94:	e008      	b.n	8006fa8 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f96:	f7fa febb 	bl	8001d10 <HAL_GetTick>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	d901      	bls.n	8006fa8 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	e1b7      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fa8:	4b52      	ldr	r3, [pc, #328]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8006faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fac:	f003 0302 	and.w	r3, r3, #2
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d1f0      	bne.n	8006f96 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0304 	and.w	r3, r3, #4
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f000 80b0 	beq.w	8007122 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00c      	beq.n	8006fe8 <HAL_RCC_OscConfig+0x30c>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d008      	beq.n	8006fe8 <HAL_RCC_OscConfig+0x30c>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	2b05      	cmp	r3, #5
 8006fdc:	d004      	beq.n	8006fe8 <HAL_RCC_OscConfig+0x30c>
 8006fde:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8006fe2:	4846      	ldr	r0, [pc, #280]	@ (80070fc <HAL_RCC_OscConfig+0x420>)
 8006fe4:	f7fa f9d8 	bl	8001398 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fe8:	4b42      	ldr	r3, [pc, #264]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8006fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10f      	bne.n	8007014 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	60bb      	str	r3, [r7, #8]
 8006ff8:	4b3e      	ldr	r3, [pc, #248]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8006ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffc:	4a3d      	ldr	r2, [pc, #244]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8006ffe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007002:	6413      	str	r3, [r2, #64]	@ 0x40
 8007004:	4b3b      	ldr	r3, [pc, #236]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8007006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800700c:	60bb      	str	r3, [r7, #8]
 800700e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007010:	2301      	movs	r3, #1
 8007012:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007014:	4b3a      	ldr	r3, [pc, #232]	@ (8007100 <HAL_RCC_OscConfig+0x424>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800701c:	2b00      	cmp	r3, #0
 800701e:	d118      	bne.n	8007052 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007020:	4b37      	ldr	r3, [pc, #220]	@ (8007100 <HAL_RCC_OscConfig+0x424>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a36      	ldr	r2, [pc, #216]	@ (8007100 <HAL_RCC_OscConfig+0x424>)
 8007026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800702a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800702c:	f7fa fe70 	bl	8001d10 <HAL_GetTick>
 8007030:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007032:	e008      	b.n	8007046 <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007034:	f7fa fe6c 	bl	8001d10 <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	2b02      	cmp	r3, #2
 8007040:	d901      	bls.n	8007046 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e168      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007046:	4b2e      	ldr	r3, [pc, #184]	@ (8007100 <HAL_RCC_OscConfig+0x424>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800704e:	2b00      	cmp	r3, #0
 8007050:	d0f0      	beq.n	8007034 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d106      	bne.n	8007068 <HAL_RCC_OscConfig+0x38c>
 800705a:	4b26      	ldr	r3, [pc, #152]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 800705c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800705e:	4a25      	ldr	r2, [pc, #148]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8007060:	f043 0301 	orr.w	r3, r3, #1
 8007064:	6713      	str	r3, [r2, #112]	@ 0x70
 8007066:	e01c      	b.n	80070a2 <HAL_RCC_OscConfig+0x3c6>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	2b05      	cmp	r3, #5
 800706e:	d10c      	bne.n	800708a <HAL_RCC_OscConfig+0x3ae>
 8007070:	4b20      	ldr	r3, [pc, #128]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8007072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007074:	4a1f      	ldr	r2, [pc, #124]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8007076:	f043 0304 	orr.w	r3, r3, #4
 800707a:	6713      	str	r3, [r2, #112]	@ 0x70
 800707c:	4b1d      	ldr	r3, [pc, #116]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 800707e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007080:	4a1c      	ldr	r2, [pc, #112]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8007082:	f043 0301 	orr.w	r3, r3, #1
 8007086:	6713      	str	r3, [r2, #112]	@ 0x70
 8007088:	e00b      	b.n	80070a2 <HAL_RCC_OscConfig+0x3c6>
 800708a:	4b1a      	ldr	r3, [pc, #104]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 800708c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800708e:	4a19      	ldr	r2, [pc, #100]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8007090:	f023 0301 	bic.w	r3, r3, #1
 8007094:	6713      	str	r3, [r2, #112]	@ 0x70
 8007096:	4b17      	ldr	r3, [pc, #92]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 8007098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800709a:	4a16      	ldr	r2, [pc, #88]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 800709c:	f023 0304 	bic.w	r3, r3, #4
 80070a0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d015      	beq.n	80070d6 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070aa:	f7fa fe31 	bl	8001d10 <HAL_GetTick>
 80070ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070b0:	e00a      	b.n	80070c8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070b2:	f7fa fe2d 	bl	8001d10 <HAL_GetTick>
 80070b6:	4602      	mov	r2, r0
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d901      	bls.n	80070c8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e127      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070c8:	4b0a      	ldr	r3, [pc, #40]	@ (80070f4 <HAL_RCC_OscConfig+0x418>)
 80070ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070cc:	f003 0302 	and.w	r3, r3, #2
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d0ee      	beq.n	80070b2 <HAL_RCC_OscConfig+0x3d6>
 80070d4:	e01c      	b.n	8007110 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070d6:	f7fa fe1b 	bl	8001d10 <HAL_GetTick>
 80070da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070dc:	e012      	b.n	8007104 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070de:	f7fa fe17 	bl	8001d10 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d909      	bls.n	8007104 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e111      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
 80070f4:	40023800 	.word	0x40023800
 80070f8:	42470e80 	.word	0x42470e80
 80070fc:	0801364c 	.word	0x0801364c
 8007100:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007104:	4b86      	ldr	r3, [pc, #536]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 8007106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007108:	f003 0302 	and.w	r3, r3, #2
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1e6      	bne.n	80070de <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007110:	7dfb      	ldrb	r3, [r7, #23]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d105      	bne.n	8007122 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007116:	4b82      	ldr	r3, [pc, #520]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 8007118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711a:	4a81      	ldr	r2, [pc, #516]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 800711c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007120:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00c      	beq.n	8007144 <HAL_RCC_OscConfig+0x468>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	2b01      	cmp	r3, #1
 8007130:	d008      	beq.n	8007144 <HAL_RCC_OscConfig+0x468>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	2b02      	cmp	r3, #2
 8007138:	d004      	beq.n	8007144 <HAL_RCC_OscConfig+0x468>
 800713a:	f240 11cd 	movw	r1, #461	@ 0x1cd
 800713e:	4879      	ldr	r0, [pc, #484]	@ (8007324 <HAL_RCC_OscConfig+0x648>)
 8007140:	f7fa f92a 	bl	8001398 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	699b      	ldr	r3, [r3, #24]
 8007148:	2b00      	cmp	r3, #0
 800714a:	f000 80e4 	beq.w	8007316 <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800714e:	4b74      	ldr	r3, [pc, #464]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	f003 030c 	and.w	r3, r3, #12
 8007156:	2b08      	cmp	r3, #8
 8007158:	f000 80a5 	beq.w	80072a6 <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	699b      	ldr	r3, [r3, #24]
 8007160:	2b02      	cmp	r3, #2
 8007162:	f040 8089 	bne.w	8007278 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d009      	beq.n	8007182 <HAL_RCC_OscConfig+0x4a6>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	69db      	ldr	r3, [r3, #28]
 8007172:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007176:	d004      	beq.n	8007182 <HAL_RCC_OscConfig+0x4a6>
 8007178:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 800717c:	4869      	ldr	r0, [pc, #420]	@ (8007324 <HAL_RCC_OscConfig+0x648>)
 800717e:	f7fa f90b 	bl	8001398 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	2b3f      	cmp	r3, #63	@ 0x3f
 8007188:	d904      	bls.n	8007194 <HAL_RCC_OscConfig+0x4b8>
 800718a:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800718e:	4865      	ldr	r0, [pc, #404]	@ (8007324 <HAL_RCC_OscConfig+0x648>)
 8007190:	f7fa f902 	bl	8001398 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007198:	2b31      	cmp	r3, #49	@ 0x31
 800719a:	d904      	bls.n	80071a6 <HAL_RCC_OscConfig+0x4ca>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a0:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 80071a4:	d904      	bls.n	80071b0 <HAL_RCC_OscConfig+0x4d4>
 80071a6:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 80071aa:	485e      	ldr	r0, [pc, #376]	@ (8007324 <HAL_RCC_OscConfig+0x648>)
 80071ac:	f7fa f8f4 	bl	8001398 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d010      	beq.n	80071da <HAL_RCC_OscConfig+0x4fe>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071bc:	2b04      	cmp	r3, #4
 80071be:	d00c      	beq.n	80071da <HAL_RCC_OscConfig+0x4fe>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c4:	2b06      	cmp	r3, #6
 80071c6:	d008      	beq.n	80071da <HAL_RCC_OscConfig+0x4fe>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071cc:	2b08      	cmp	r3, #8
 80071ce:	d004      	beq.n	80071da <HAL_RCC_OscConfig+0x4fe>
 80071d0:	f240 11d9 	movw	r1, #473	@ 0x1d9
 80071d4:	4853      	ldr	r0, [pc, #332]	@ (8007324 <HAL_RCC_OscConfig+0x648>)
 80071d6:	f7fa f8df 	bl	8001398 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d903      	bls.n	80071ea <HAL_RCC_OscConfig+0x50e>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e6:	2b0f      	cmp	r3, #15
 80071e8:	d904      	bls.n	80071f4 <HAL_RCC_OscConfig+0x518>
 80071ea:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 80071ee:	484d      	ldr	r0, [pc, #308]	@ (8007324 <HAL_RCC_OscConfig+0x648>)
 80071f0:	f7fa f8d2 	bl	8001398 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071f4:	4b4c      	ldr	r3, [pc, #304]	@ (8007328 <HAL_RCC_OscConfig+0x64c>)
 80071f6:	2200      	movs	r2, #0
 80071f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071fa:	f7fa fd89 	bl	8001d10 <HAL_GetTick>
 80071fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007200:	e008      	b.n	8007214 <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007202:	f7fa fd85 	bl	8001d10 <HAL_GetTick>
 8007206:	4602      	mov	r2, r0
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	1ad3      	subs	r3, r2, r3
 800720c:	2b02      	cmp	r3, #2
 800720e:	d901      	bls.n	8007214 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8007210:	2303      	movs	r3, #3
 8007212:	e081      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007214:	4b42      	ldr	r3, [pc, #264]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1f0      	bne.n	8007202 <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	69da      	ldr	r2, [r3, #28]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a1b      	ldr	r3, [r3, #32]
 8007228:	431a      	orrs	r2, r3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800722e:	019b      	lsls	r3, r3, #6
 8007230:	431a      	orrs	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007236:	085b      	lsrs	r3, r3, #1
 8007238:	3b01      	subs	r3, #1
 800723a:	041b      	lsls	r3, r3, #16
 800723c:	431a      	orrs	r2, r3
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007242:	061b      	lsls	r3, r3, #24
 8007244:	4936      	ldr	r1, [pc, #216]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 8007246:	4313      	orrs	r3, r2
 8007248:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800724a:	4b37      	ldr	r3, [pc, #220]	@ (8007328 <HAL_RCC_OscConfig+0x64c>)
 800724c:	2201      	movs	r2, #1
 800724e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007250:	f7fa fd5e 	bl	8001d10 <HAL_GetTick>
 8007254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007256:	e008      	b.n	800726a <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007258:	f7fa fd5a 	bl	8001d10 <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	2b02      	cmp	r3, #2
 8007264:	d901      	bls.n	800726a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8007266:	2303      	movs	r3, #3
 8007268:	e056      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800726a:	4b2d      	ldr	r3, [pc, #180]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007272:	2b00      	cmp	r3, #0
 8007274:	d0f0      	beq.n	8007258 <HAL_RCC_OscConfig+0x57c>
 8007276:	e04e      	b.n	8007316 <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007278:	4b2b      	ldr	r3, [pc, #172]	@ (8007328 <HAL_RCC_OscConfig+0x64c>)
 800727a:	2200      	movs	r2, #0
 800727c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800727e:	f7fa fd47 	bl	8001d10 <HAL_GetTick>
 8007282:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007284:	e008      	b.n	8007298 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007286:	f7fa fd43 	bl	8001d10 <HAL_GetTick>
 800728a:	4602      	mov	r2, r0
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	2b02      	cmp	r3, #2
 8007292:	d901      	bls.n	8007298 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8007294:	2303      	movs	r3, #3
 8007296:	e03f      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007298:	4b21      	ldr	r3, [pc, #132]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1f0      	bne.n	8007286 <HAL_RCC_OscConfig+0x5aa>
 80072a4:	e037      	b.n	8007316 <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d101      	bne.n	80072b2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e032      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80072b2:	4b1b      	ldr	r3, [pc, #108]	@ (8007320 <HAL_RCC_OscConfig+0x644>)
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d028      	beq.n	8007312 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d121      	bne.n	8007312 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072d8:	429a      	cmp	r2, r3
 80072da:	d11a      	bne.n	8007312 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80072e2:	4013      	ands	r3, r2
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80072e8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d111      	bne.n	8007312 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f8:	085b      	lsrs	r3, r3, #1
 80072fa:	3b01      	subs	r3, #1
 80072fc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80072fe:	429a      	cmp	r2, r3
 8007300:	d107      	bne.n	8007312 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800730e:	429a      	cmp	r2, r3
 8007310:	d001      	beq.n	8007316 <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e000      	b.n	8007318 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3718      	adds	r7, #24
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}
 8007320:	40023800 	.word	0x40023800
 8007324:	0801364c 	.word	0x0801364c
 8007328:	42470060 	.word	0x42470060

0800732c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b084      	sub	sp, #16
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d101      	bne.n	8007340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e174      	b.n	800762a <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d003      	beq.n	8007350 <HAL_RCC_ClockConfig+0x24>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2b0f      	cmp	r3, #15
 800734e:	d904      	bls.n	800735a <HAL_RCC_ClockConfig+0x2e>
 8007350:	f240 215a 	movw	r1, #602	@ 0x25a
 8007354:	487b      	ldr	r0, [pc, #492]	@ (8007544 <HAL_RCC_ClockConfig+0x218>)
 8007356:	f7fa f81f 	bl	8001398 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d019      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	2b01      	cmp	r3, #1
 8007364:	d016      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	2b02      	cmp	r3, #2
 800736a:	d013      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2b03      	cmp	r3, #3
 8007370:	d010      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b04      	cmp	r3, #4
 8007376:	d00d      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	2b05      	cmp	r3, #5
 800737c:	d00a      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	2b06      	cmp	r3, #6
 8007382:	d007      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	2b07      	cmp	r3, #7
 8007388:	d004      	beq.n	8007394 <HAL_RCC_ClockConfig+0x68>
 800738a:	f240 215b 	movw	r1, #603	@ 0x25b
 800738e:	486d      	ldr	r0, [pc, #436]	@ (8007544 <HAL_RCC_ClockConfig+0x218>)
 8007390:	f7fa f802 	bl	8001398 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007394:	4b6c      	ldr	r3, [pc, #432]	@ (8007548 <HAL_RCC_ClockConfig+0x21c>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f003 0307 	and.w	r3, r3, #7
 800739c:	683a      	ldr	r2, [r7, #0]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d90c      	bls.n	80073bc <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073a2:	4b69      	ldr	r3, [pc, #420]	@ (8007548 <HAL_RCC_ClockConfig+0x21c>)
 80073a4:	683a      	ldr	r2, [r7, #0]
 80073a6:	b2d2      	uxtb	r2, r2
 80073a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073aa:	4b67      	ldr	r3, [pc, #412]	@ (8007548 <HAL_RCC_ClockConfig+0x21c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0307 	and.w	r3, r3, #7
 80073b2:	683a      	ldr	r2, [r7, #0]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d001      	beq.n	80073bc <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e136      	b.n	800762a <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 0302 	and.w	r3, r3, #2
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d049      	beq.n	800745c <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0304 	and.w	r3, r3, #4
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d005      	beq.n	80073e0 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073d4:	4b5d      	ldr	r3, [pc, #372]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	4a5c      	ldr	r2, [pc, #368]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80073da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80073de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d005      	beq.n	80073f8 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073ec:	4b57      	ldr	r3, [pc, #348]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	4a56      	ldr	r2, [pc, #344]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80073f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80073f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d024      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	2b80      	cmp	r3, #128	@ 0x80
 8007406:	d020      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	2b90      	cmp	r3, #144	@ 0x90
 800740e:	d01c      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	2ba0      	cmp	r3, #160	@ 0xa0
 8007416:	d018      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	2bb0      	cmp	r3, #176	@ 0xb0
 800741e:	d014      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	2bc0      	cmp	r3, #192	@ 0xc0
 8007426:	d010      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	2bd0      	cmp	r3, #208	@ 0xd0
 800742e:	d00c      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	2be0      	cmp	r3, #224	@ 0xe0
 8007436:	d008      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	2bf0      	cmp	r3, #240	@ 0xf0
 800743e:	d004      	beq.n	800744a <HAL_RCC_ClockConfig+0x11e>
 8007440:	f240 217e 	movw	r1, #638	@ 0x27e
 8007444:	483f      	ldr	r0, [pc, #252]	@ (8007544 <HAL_RCC_ClockConfig+0x218>)
 8007446:	f7f9 ffa7 	bl	8001398 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800744a:	4b40      	ldr	r3, [pc, #256]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	493d      	ldr	r1, [pc, #244]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 8007458:	4313      	orrs	r3, r2
 800745a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0301 	and.w	r3, r3, #1
 8007464:	2b00      	cmp	r3, #0
 8007466:	d059      	beq.n	800751c <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d010      	beq.n	8007492 <HAL_RCC_ClockConfig+0x166>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	2b01      	cmp	r3, #1
 8007476:	d00c      	beq.n	8007492 <HAL_RCC_ClockConfig+0x166>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	2b02      	cmp	r3, #2
 800747e:	d008      	beq.n	8007492 <HAL_RCC_ClockConfig+0x166>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	2b03      	cmp	r3, #3
 8007486:	d004      	beq.n	8007492 <HAL_RCC_ClockConfig+0x166>
 8007488:	f240 2185 	movw	r1, #645	@ 0x285
 800748c:	482d      	ldr	r0, [pc, #180]	@ (8007544 <HAL_RCC_ClockConfig+0x218>)
 800748e:	f7f9 ff83 	bl	8001398 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d107      	bne.n	80074aa <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800749a:	4b2c      	ldr	r3, [pc, #176]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d119      	bne.n	80074da <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e0bf      	b.n	800762a <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d003      	beq.n	80074ba <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074b6:	2b03      	cmp	r3, #3
 80074b8:	d107      	bne.n	80074ca <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074ba:	4b24      	ldr	r3, [pc, #144]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d109      	bne.n	80074da <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e0af      	b.n	800762a <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074ca:	4b20      	ldr	r3, [pc, #128]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 0302 	and.w	r3, r3, #2
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d101      	bne.n	80074da <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e0a7      	b.n	800762a <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80074da:	4b1c      	ldr	r3, [pc, #112]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f023 0203 	bic.w	r2, r3, #3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	4919      	ldr	r1, [pc, #100]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 80074e8:	4313      	orrs	r3, r2
 80074ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80074ec:	f7fa fc10 	bl	8001d10 <HAL_GetTick>
 80074f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074f2:	e00a      	b.n	800750a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074f4:	f7fa fc0c 	bl	8001d10 <HAL_GetTick>
 80074f8:	4602      	mov	r2, r0
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007502:	4293      	cmp	r3, r2
 8007504:	d901      	bls.n	800750a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e08f      	b.n	800762a <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800750a:	4b10      	ldr	r3, [pc, #64]	@ (800754c <HAL_RCC_ClockConfig+0x220>)
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f003 020c 	and.w	r2, r3, #12
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	429a      	cmp	r2, r3
 800751a:	d1eb      	bne.n	80074f4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800751c:	4b0a      	ldr	r3, [pc, #40]	@ (8007548 <HAL_RCC_ClockConfig+0x21c>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0307 	and.w	r3, r3, #7
 8007524:	683a      	ldr	r2, [r7, #0]
 8007526:	429a      	cmp	r2, r3
 8007528:	d212      	bcs.n	8007550 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800752a:	4b07      	ldr	r3, [pc, #28]	@ (8007548 <HAL_RCC_ClockConfig+0x21c>)
 800752c:	683a      	ldr	r2, [r7, #0]
 800752e:	b2d2      	uxtb	r2, r2
 8007530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007532:	4b05      	ldr	r3, [pc, #20]	@ (8007548 <HAL_RCC_ClockConfig+0x21c>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 0307 	and.w	r3, r3, #7
 800753a:	683a      	ldr	r2, [r7, #0]
 800753c:	429a      	cmp	r2, r3
 800753e:	d007      	beq.n	8007550 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e072      	b.n	800762a <HAL_RCC_ClockConfig+0x2fe>
 8007544:	0801364c 	.word	0x0801364c
 8007548:	40023c00 	.word	0x40023c00
 800754c:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 0304 	and.w	r3, r3, #4
 8007558:	2b00      	cmp	r3, #0
 800755a:	d025      	beq.n	80075a8 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d018      	beq.n	8007596 <HAL_RCC_ClockConfig+0x26a>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800756c:	d013      	beq.n	8007596 <HAL_RCC_ClockConfig+0x26a>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007576:	d00e      	beq.n	8007596 <HAL_RCC_ClockConfig+0x26a>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8007580:	d009      	beq.n	8007596 <HAL_RCC_ClockConfig+0x26a>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800758a:	d004      	beq.n	8007596 <HAL_RCC_ClockConfig+0x26a>
 800758c:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8007590:	4828      	ldr	r0, [pc, #160]	@ (8007634 <HAL_RCC_ClockConfig+0x308>)
 8007592:	f7f9 ff01 	bl	8001398 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007596:	4b28      	ldr	r3, [pc, #160]	@ (8007638 <HAL_RCC_ClockConfig+0x30c>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	4925      	ldr	r1, [pc, #148]	@ (8007638 <HAL_RCC_ClockConfig+0x30c>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0308 	and.w	r3, r3, #8
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d026      	beq.n	8007602 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d018      	beq.n	80075ee <HAL_RCC_ClockConfig+0x2c2>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075c4:	d013      	beq.n	80075ee <HAL_RCC_ClockConfig+0x2c2>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80075ce:	d00e      	beq.n	80075ee <HAL_RCC_ClockConfig+0x2c2>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	691b      	ldr	r3, [r3, #16]
 80075d4:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80075d8:	d009      	beq.n	80075ee <HAL_RCC_ClockConfig+0x2c2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80075e2:	d004      	beq.n	80075ee <HAL_RCC_ClockConfig+0x2c2>
 80075e4:	f240 21ca 	movw	r1, #714	@ 0x2ca
 80075e8:	4812      	ldr	r0, [pc, #72]	@ (8007634 <HAL_RCC_ClockConfig+0x308>)
 80075ea:	f7f9 fed5 	bl	8001398 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075ee:	4b12      	ldr	r3, [pc, #72]	@ (8007638 <HAL_RCC_ClockConfig+0x30c>)
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	00db      	lsls	r3, r3, #3
 80075fc:	490e      	ldr	r1, [pc, #56]	@ (8007638 <HAL_RCC_ClockConfig+0x30c>)
 80075fe:	4313      	orrs	r3, r2
 8007600:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007602:	f000 f821 	bl	8007648 <HAL_RCC_GetSysClockFreq>
 8007606:	4602      	mov	r2, r0
 8007608:	4b0b      	ldr	r3, [pc, #44]	@ (8007638 <HAL_RCC_ClockConfig+0x30c>)
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	091b      	lsrs	r3, r3, #4
 800760e:	f003 030f 	and.w	r3, r3, #15
 8007612:	490a      	ldr	r1, [pc, #40]	@ (800763c <HAL_RCC_ClockConfig+0x310>)
 8007614:	5ccb      	ldrb	r3, [r1, r3]
 8007616:	fa22 f303 	lsr.w	r3, r2, r3
 800761a:	4a09      	ldr	r2, [pc, #36]	@ (8007640 <HAL_RCC_ClockConfig+0x314>)
 800761c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800761e:	4b09      	ldr	r3, [pc, #36]	@ (8007644 <HAL_RCC_ClockConfig+0x318>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4618      	mov	r0, r3
 8007624:	f7f9 ffa0 	bl	8001568 <HAL_InitTick>

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	0801364c 	.word	0x0801364c
 8007638:	40023800 	.word	0x40023800
 800763c:	0801e394 	.word	0x0801e394
 8007640:	20000004 	.word	0x20000004
 8007644:	20000008 	.word	0x20000008

08007648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800764c:	b090      	sub	sp, #64	@ 0x40
 800764e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007650:	2300      	movs	r3, #0
 8007652:	637b      	str	r3, [r7, #52]	@ 0x34
 8007654:	2300      	movs	r3, #0
 8007656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007658:	2300      	movs	r3, #0
 800765a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800765c:	2300      	movs	r3, #0
 800765e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007660:	4b59      	ldr	r3, [pc, #356]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f003 030c 	and.w	r3, r3, #12
 8007668:	2b08      	cmp	r3, #8
 800766a:	d00d      	beq.n	8007688 <HAL_RCC_GetSysClockFreq+0x40>
 800766c:	2b08      	cmp	r3, #8
 800766e:	f200 80a1 	bhi.w	80077b4 <HAL_RCC_GetSysClockFreq+0x16c>
 8007672:	2b00      	cmp	r3, #0
 8007674:	d002      	beq.n	800767c <HAL_RCC_GetSysClockFreq+0x34>
 8007676:	2b04      	cmp	r3, #4
 8007678:	d003      	beq.n	8007682 <HAL_RCC_GetSysClockFreq+0x3a>
 800767a:	e09b      	b.n	80077b4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800767c:	4b53      	ldr	r3, [pc, #332]	@ (80077cc <HAL_RCC_GetSysClockFreq+0x184>)
 800767e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8007680:	e09b      	b.n	80077ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007682:	4b53      	ldr	r3, [pc, #332]	@ (80077d0 <HAL_RCC_GetSysClockFreq+0x188>)
 8007684:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007686:	e098      	b.n	80077ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007688:	4b4f      	ldr	r3, [pc, #316]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007690:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007692:	4b4d      	ldr	r3, [pc, #308]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d028      	beq.n	80076f0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800769e:	4b4a      	ldr	r3, [pc, #296]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	099b      	lsrs	r3, r3, #6
 80076a4:	2200      	movs	r2, #0
 80076a6:	623b      	str	r3, [r7, #32]
 80076a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80076aa:	6a3b      	ldr	r3, [r7, #32]
 80076ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80076b0:	2100      	movs	r1, #0
 80076b2:	4b47      	ldr	r3, [pc, #284]	@ (80077d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80076b4:	fb03 f201 	mul.w	r2, r3, r1
 80076b8:	2300      	movs	r3, #0
 80076ba:	fb00 f303 	mul.w	r3, r0, r3
 80076be:	4413      	add	r3, r2
 80076c0:	4a43      	ldr	r2, [pc, #268]	@ (80077d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80076c2:	fba0 1202 	umull	r1, r2, r0, r2
 80076c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076c8:	460a      	mov	r2, r1
 80076ca:	62ba      	str	r2, [r7, #40]	@ 0x28
 80076cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076ce:	4413      	add	r3, r2
 80076d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d4:	2200      	movs	r2, #0
 80076d6:	61bb      	str	r3, [r7, #24]
 80076d8:	61fa      	str	r2, [r7, #28]
 80076da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80076e2:	f7f8 fdd5 	bl	8000290 <__aeabi_uldivmod>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	4613      	mov	r3, r2
 80076ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076ee:	e053      	b.n	8007798 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076f0:	4b35      	ldr	r3, [pc, #212]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	099b      	lsrs	r3, r3, #6
 80076f6:	2200      	movs	r2, #0
 80076f8:	613b      	str	r3, [r7, #16]
 80076fa:	617a      	str	r2, [r7, #20]
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007702:	f04f 0b00 	mov.w	fp, #0
 8007706:	4652      	mov	r2, sl
 8007708:	465b      	mov	r3, fp
 800770a:	f04f 0000 	mov.w	r0, #0
 800770e:	f04f 0100 	mov.w	r1, #0
 8007712:	0159      	lsls	r1, r3, #5
 8007714:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007718:	0150      	lsls	r0, r2, #5
 800771a:	4602      	mov	r2, r0
 800771c:	460b      	mov	r3, r1
 800771e:	ebb2 080a 	subs.w	r8, r2, sl
 8007722:	eb63 090b 	sbc.w	r9, r3, fp
 8007726:	f04f 0200 	mov.w	r2, #0
 800772a:	f04f 0300 	mov.w	r3, #0
 800772e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007732:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007736:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800773a:	ebb2 0408 	subs.w	r4, r2, r8
 800773e:	eb63 0509 	sbc.w	r5, r3, r9
 8007742:	f04f 0200 	mov.w	r2, #0
 8007746:	f04f 0300 	mov.w	r3, #0
 800774a:	00eb      	lsls	r3, r5, #3
 800774c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007750:	00e2      	lsls	r2, r4, #3
 8007752:	4614      	mov	r4, r2
 8007754:	461d      	mov	r5, r3
 8007756:	eb14 030a 	adds.w	r3, r4, sl
 800775a:	603b      	str	r3, [r7, #0]
 800775c:	eb45 030b 	adc.w	r3, r5, fp
 8007760:	607b      	str	r3, [r7, #4]
 8007762:	f04f 0200 	mov.w	r2, #0
 8007766:	f04f 0300 	mov.w	r3, #0
 800776a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800776e:	4629      	mov	r1, r5
 8007770:	028b      	lsls	r3, r1, #10
 8007772:	4621      	mov	r1, r4
 8007774:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007778:	4621      	mov	r1, r4
 800777a:	028a      	lsls	r2, r1, #10
 800777c:	4610      	mov	r0, r2
 800777e:	4619      	mov	r1, r3
 8007780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007782:	2200      	movs	r2, #0
 8007784:	60bb      	str	r3, [r7, #8]
 8007786:	60fa      	str	r2, [r7, #12]
 8007788:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800778c:	f7f8 fd80 	bl	8000290 <__aeabi_uldivmod>
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	4613      	mov	r3, r2
 8007796:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007798:	4b0b      	ldr	r3, [pc, #44]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	0c1b      	lsrs	r3, r3, #16
 800779e:	f003 0303 	and.w	r3, r3, #3
 80077a2:	3301      	adds	r3, #1
 80077a4:	005b      	lsls	r3, r3, #1
 80077a6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80077a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80077b2:	e002      	b.n	80077ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80077b4:	4b05      	ldr	r3, [pc, #20]	@ (80077cc <HAL_RCC_GetSysClockFreq+0x184>)
 80077b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80077b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80077ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3740      	adds	r7, #64	@ 0x40
 80077c0:	46bd      	mov	sp, r7
 80077c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077c6:	bf00      	nop
 80077c8:	40023800 	.word	0x40023800
 80077cc:	00f42400 	.word	0x00f42400
 80077d0:	017d7840 	.word	0x017d7840

080077d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077d4:	b480      	push	{r7}
 80077d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077d8:	4b03      	ldr	r3, [pc, #12]	@ (80077e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80077da:	681b      	ldr	r3, [r3, #0]
}
 80077dc:	4618      	mov	r0, r3
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr
 80077e6:	bf00      	nop
 80077e8:	20000004 	.word	0x20000004

080077ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80077f0:	f7ff fff0 	bl	80077d4 <HAL_RCC_GetHCLKFreq>
 80077f4:	4602      	mov	r2, r0
 80077f6:	4b05      	ldr	r3, [pc, #20]	@ (800780c <HAL_RCC_GetPCLK1Freq+0x20>)
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	0a9b      	lsrs	r3, r3, #10
 80077fc:	f003 0307 	and.w	r3, r3, #7
 8007800:	4903      	ldr	r1, [pc, #12]	@ (8007810 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007802:	5ccb      	ldrb	r3, [r1, r3]
 8007804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007808:	4618      	mov	r0, r3
 800780a:	bd80      	pop	{r7, pc}
 800780c:	40023800 	.word	0x40023800
 8007810:	0801e3a4 	.word	0x0801e3a4

08007814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007818:	f7ff ffdc 	bl	80077d4 <HAL_RCC_GetHCLKFreq>
 800781c:	4602      	mov	r2, r0
 800781e:	4b05      	ldr	r3, [pc, #20]	@ (8007834 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	0b5b      	lsrs	r3, r3, #13
 8007824:	f003 0307 	and.w	r3, r3, #7
 8007828:	4903      	ldr	r1, [pc, #12]	@ (8007838 <HAL_RCC_GetPCLK2Freq+0x24>)
 800782a:	5ccb      	ldrb	r3, [r1, r3]
 800782c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007830:	4618      	mov	r0, r3
 8007832:	bd80      	pop	{r7, pc}
 8007834:	40023800 	.word	0x40023800
 8007838:	0801e3a4 	.word	0x0801e3a4

0800783c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	220f      	movs	r2, #15
 800784a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800784c:	4b12      	ldr	r3, [pc, #72]	@ (8007898 <HAL_RCC_GetClockConfig+0x5c>)
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	f003 0203 	and.w	r2, r3, #3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007858:	4b0f      	ldr	r3, [pc, #60]	@ (8007898 <HAL_RCC_GetClockConfig+0x5c>)
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007864:	4b0c      	ldr	r3, [pc, #48]	@ (8007898 <HAL_RCC_GetClockConfig+0x5c>)
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007870:	4b09      	ldr	r3, [pc, #36]	@ (8007898 <HAL_RCC_GetClockConfig+0x5c>)
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	08db      	lsrs	r3, r3, #3
 8007876:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800787e:	4b07      	ldr	r3, [pc, #28]	@ (800789c <HAL_RCC_GetClockConfig+0x60>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 0207 	and.w	r2, r3, #7
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	601a      	str	r2, [r3, #0]
}
 800788a:	bf00      	nop
 800788c:	370c      	adds	r7, #12
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	40023800 	.word	0x40023800
 800789c:	40023c00 	.word	0x40023c00

080078a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e184      	b.n	8007bbc <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a72      	ldr	r2, [pc, #456]	@ (8007a80 <HAL_SPI_Init+0x1e0>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d013      	beq.n	80078e4 <HAL_SPI_Init+0x44>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a70      	ldr	r2, [pc, #448]	@ (8007a84 <HAL_SPI_Init+0x1e4>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d00e      	beq.n	80078e4 <HAL_SPI_Init+0x44>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a6f      	ldr	r2, [pc, #444]	@ (8007a88 <HAL_SPI_Init+0x1e8>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d009      	beq.n	80078e4 <HAL_SPI_Init+0x44>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a6d      	ldr	r2, [pc, #436]	@ (8007a8c <HAL_SPI_Init+0x1ec>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d004      	beq.n	80078e4 <HAL_SPI_Init+0x44>
 80078da:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80078de:	486c      	ldr	r0, [pc, #432]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 80078e0:	f7f9 fd5a 	bl	8001398 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d009      	beq.n	8007900 <HAL_SPI_Init+0x60>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078f4:	d004      	beq.n	8007900 <HAL_SPI_Init+0x60>
 80078f6:	f240 1141 	movw	r1, #321	@ 0x141
 80078fa:	4865      	ldr	r0, [pc, #404]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 80078fc:	f7f9 fd4c 	bl	8001398 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00e      	beq.n	8007926 <HAL_SPI_Init+0x86>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007910:	d009      	beq.n	8007926 <HAL_SPI_Init+0x86>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800791a:	d004      	beq.n	8007926 <HAL_SPI_Init+0x86>
 800791c:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8007920:	485b      	ldr	r0, [pc, #364]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 8007922:	f7f9 fd39 	bl	8001398 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800792e:	d008      	beq.n	8007942 <HAL_SPI_Init+0xa2>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d004      	beq.n	8007942 <HAL_SPI_Init+0xa2>
 8007938:	f240 1143 	movw	r1, #323	@ 0x143
 800793c:	4854      	ldr	r0, [pc, #336]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 800793e:	f7f9 fd2b 	bl	8001398 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	699b      	ldr	r3, [r3, #24]
 8007946:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800794a:	d00d      	beq.n	8007968 <HAL_SPI_Init+0xc8>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d009      	beq.n	8007968 <HAL_SPI_Init+0xc8>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800795c:	d004      	beq.n	8007968 <HAL_SPI_Init+0xc8>
 800795e:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8007962:	484b      	ldr	r0, [pc, #300]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 8007964:	f7f9 fd18 	bl	8001398 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	69db      	ldr	r3, [r3, #28]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d020      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	69db      	ldr	r3, [r3, #28]
 8007974:	2b08      	cmp	r3, #8
 8007976:	d01c      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	69db      	ldr	r3, [r3, #28]
 800797c:	2b10      	cmp	r3, #16
 800797e:	d018      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	69db      	ldr	r3, [r3, #28]
 8007984:	2b18      	cmp	r3, #24
 8007986:	d014      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	69db      	ldr	r3, [r3, #28]
 800798c:	2b20      	cmp	r3, #32
 800798e:	d010      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	69db      	ldr	r3, [r3, #28]
 8007994:	2b28      	cmp	r3, #40	@ 0x28
 8007996:	d00c      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	69db      	ldr	r3, [r3, #28]
 800799c:	2b30      	cmp	r3, #48	@ 0x30
 800799e:	d008      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	69db      	ldr	r3, [r3, #28]
 80079a4:	2b38      	cmp	r3, #56	@ 0x38
 80079a6:	d004      	beq.n	80079b2 <HAL_SPI_Init+0x112>
 80079a8:	f240 1145 	movw	r1, #325	@ 0x145
 80079ac:	4838      	ldr	r0, [pc, #224]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 80079ae:	f7f9 fcf3 	bl	8001398 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d008      	beq.n	80079cc <HAL_SPI_Init+0x12c>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	2b80      	cmp	r3, #128	@ 0x80
 80079c0:	d004      	beq.n	80079cc <HAL_SPI_Init+0x12c>
 80079c2:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 80079c6:	4832      	ldr	r0, [pc, #200]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 80079c8:	f7f9 fce6 	bl	8001398 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d008      	beq.n	80079e6 <HAL_SPI_Init+0x146>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d8:	2b10      	cmp	r3, #16
 80079da:	d004      	beq.n	80079e6 <HAL_SPI_Init+0x146>
 80079dc:	f240 1147 	movw	r1, #327	@ 0x147
 80079e0:	482b      	ldr	r0, [pc, #172]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 80079e2:	f7f9 fcd9 	bl	8001398 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d152      	bne.n	8007a94 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d008      	beq.n	8007a08 <HAL_SPI_Init+0x168>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	2b02      	cmp	r3, #2
 80079fc:	d004      	beq.n	8007a08 <HAL_SPI_Init+0x168>
 80079fe:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8007a02:	4823      	ldr	r0, [pc, #140]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 8007a04:	f7f9 fcc8 	bl	8001398 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	695b      	ldr	r3, [r3, #20]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d008      	beq.n	8007a22 <HAL_SPI_Init+0x182>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d004      	beq.n	8007a22 <HAL_SPI_Init+0x182>
 8007a18:	f240 114b 	movw	r1, #331	@ 0x14b
 8007a1c:	481c      	ldr	r0, [pc, #112]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 8007a1e:	f7f9 fcbb 	bl	8001398 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a2a:	d125      	bne.n	8007a78 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	69db      	ldr	r3, [r3, #28]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d05a      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	69db      	ldr	r3, [r3, #28]
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d056      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	69db      	ldr	r3, [r3, #28]
 8007a40:	2b10      	cmp	r3, #16
 8007a42:	d052      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	69db      	ldr	r3, [r3, #28]
 8007a48:	2b18      	cmp	r3, #24
 8007a4a:	d04e      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	69db      	ldr	r3, [r3, #28]
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	d04a      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	69db      	ldr	r3, [r3, #28]
 8007a58:	2b28      	cmp	r3, #40	@ 0x28
 8007a5a:	d046      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	69db      	ldr	r3, [r3, #28]
 8007a60:	2b30      	cmp	r3, #48	@ 0x30
 8007a62:	d042      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	69db      	ldr	r3, [r3, #28]
 8007a68:	2b38      	cmp	r3, #56	@ 0x38
 8007a6a:	d03e      	beq.n	8007aea <HAL_SPI_Init+0x24a>
 8007a6c:	f240 114f 	movw	r1, #335	@ 0x14f
 8007a70:	4807      	ldr	r0, [pc, #28]	@ (8007a90 <HAL_SPI_Init+0x1f0>)
 8007a72:	f7f9 fc91 	bl	8001398 <assert_failed>
 8007a76:	e038      	b.n	8007aea <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	61da      	str	r2, [r3, #28]
 8007a7e:	e034      	b.n	8007aea <HAL_SPI_Init+0x24a>
 8007a80:	40013000 	.word	0x40013000
 8007a84:	40003800 	.word	0x40003800
 8007a88:	40003c00 	.word	0x40003c00
 8007a8c:	40013400 	.word	0x40013400
 8007a90:	080136b8 	.word	0x080136b8
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d020      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	69db      	ldr	r3, [r3, #28]
 8007aa0:	2b08      	cmp	r3, #8
 8007aa2:	d01c      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	69db      	ldr	r3, [r3, #28]
 8007aa8:	2b10      	cmp	r3, #16
 8007aaa:	d018      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	69db      	ldr	r3, [r3, #28]
 8007ab0:	2b18      	cmp	r3, #24
 8007ab2:	d014      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	69db      	ldr	r3, [r3, #28]
 8007ab8:	2b20      	cmp	r3, #32
 8007aba:	d010      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	69db      	ldr	r3, [r3, #28]
 8007ac0:	2b28      	cmp	r3, #40	@ 0x28
 8007ac2:	d00c      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	69db      	ldr	r3, [r3, #28]
 8007ac8:	2b30      	cmp	r3, #48	@ 0x30
 8007aca:	d008      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	69db      	ldr	r3, [r3, #28]
 8007ad0:	2b38      	cmp	r3, #56	@ 0x38
 8007ad2:	d004      	beq.n	8007ade <HAL_SPI_Init+0x23e>
 8007ad4:	f240 1159 	movw	r1, #345	@ 0x159
 8007ad8:	483a      	ldr	r0, [pc, #232]	@ (8007bc4 <HAL_SPI_Init+0x324>)
 8007ada:	f7f9 fc5d 	bl	8001398 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d106      	bne.n	8007b0a <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f7f9 fc89 	bl	800141c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2202      	movs	r2, #2
 8007b0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b20:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007b32:	431a      	orrs	r2, r3
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b3c:	431a      	orrs	r2, r3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	f003 0302 	and.w	r3, r3, #2
 8007b46:	431a      	orrs	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	695b      	ldr	r3, [r3, #20]
 8007b4c:	f003 0301 	and.w	r3, r3, #1
 8007b50:	431a      	orrs	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	699b      	ldr	r3, [r3, #24]
 8007b56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b5a:	431a      	orrs	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b64:	431a      	orrs	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b6e:	ea42 0103 	orr.w	r1, r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b76:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	699b      	ldr	r3, [r3, #24]
 8007b86:	0c1b      	lsrs	r3, r3, #16
 8007b88:	f003 0104 	and.w	r1, r3, #4
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b90:	f003 0210 	and.w	r2, r3, #16
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69da      	ldr	r2, [r3, #28]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007baa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3708      	adds	r7, #8
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	080136b8 	.word	0x080136b8

08007bc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b088      	sub	sp, #32
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	603b      	str	r3, [r7, #0]
 8007bd4:	4613      	mov	r3, r2
 8007bd6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d009      	beq.n	8007bf8 <HAL_SPI_Transmit+0x30>
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bec:	d004      	beq.n	8007bf8 <HAL_SPI_Transmit+0x30>
 8007bee:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8007bf2:	4880      	ldr	r0, [pc, #512]	@ (8007df4 <HAL_SPI_Transmit+0x22c>)
 8007bf4:	f7f9 fbd0 	bl	8001398 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d101      	bne.n	8007c06 <HAL_SPI_Transmit+0x3e>
 8007c02:	2302      	movs	r3, #2
 8007c04:	e128      	b.n	8007e58 <HAL_SPI_Transmit+0x290>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c0e:	f7fa f87f 	bl	8001d10 <HAL_GetTick>
 8007c12:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007c14:	88fb      	ldrh	r3, [r7, #6]
 8007c16:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d002      	beq.n	8007c2a <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8007c24:	2302      	movs	r3, #2
 8007c26:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c28:	e10d      	b.n	8007e46 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d002      	beq.n	8007c36 <HAL_SPI_Transmit+0x6e>
 8007c30:	88fb      	ldrh	r3, [r7, #6]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d102      	bne.n	8007c3c <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c3a:	e104      	b.n	8007e46 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2203      	movs	r2, #3
 8007c40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	88fa      	ldrh	r2, [r7, #6]
 8007c54:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	88fa      	ldrh	r2, [r7, #6]
 8007c5a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c82:	d10f      	bne.n	8007ca4 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c92:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ca2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cae:	2b40      	cmp	r3, #64	@ 0x40
 8007cb0:	d007      	beq.n	8007cc2 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cca:	d14b      	bne.n	8007d64 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d002      	beq.n	8007cda <HAL_SPI_Transmit+0x112>
 8007cd4:	8afb      	ldrh	r3, [r7, #22]
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d13e      	bne.n	8007d58 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cde:	881a      	ldrh	r2, [r3, #0]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cea:	1c9a      	adds	r2, r3, #2
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	b29a      	uxth	r2, r3
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007cfe:	e02b      	b.n	8007d58 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d112      	bne.n	8007d34 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d12:	881a      	ldrh	r2, [r3, #0]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d1e:	1c9a      	adds	r2, r3, #2
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	b29a      	uxth	r2, r3
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007d32:	e011      	b.n	8007d58 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d34:	f7f9 ffec 	bl	8001d10 <HAL_GetTick>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d803      	bhi.n	8007d4c <HAL_SPI_Transmit+0x184>
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4a:	d102      	bne.n	8007d52 <HAL_SPI_Transmit+0x18a>
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d102      	bne.n	8007d58 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007d56:	e076      	b.n	8007e46 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1ce      	bne.n	8007d00 <HAL_SPI_Transmit+0x138>
 8007d62:	e04e      	b.n	8007e02 <HAL_SPI_Transmit+0x23a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d002      	beq.n	8007d72 <HAL_SPI_Transmit+0x1aa>
 8007d6c:	8afb      	ldrh	r3, [r7, #22]
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d142      	bne.n	8007df8 <HAL_SPI_Transmit+0x230>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	330c      	adds	r3, #12
 8007d7c:	7812      	ldrb	r2, [r2, #0]
 8007d7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d84:	1c5a      	adds	r2, r3, #1
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007d98:	e02e      	b.n	8007df8 <HAL_SPI_Transmit+0x230>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	f003 0302 	and.w	r3, r3, #2
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d113      	bne.n	8007dd0 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	330c      	adds	r3, #12
 8007db2:	7812      	ldrb	r2, [r2, #0]
 8007db4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dba:	1c5a      	adds	r2, r3, #1
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007dce:	e013      	b.n	8007df8 <HAL_SPI_Transmit+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007dd0:	f7f9 ff9e 	bl	8001d10 <HAL_GetTick>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	1ad3      	subs	r3, r2, r3
 8007dda:	683a      	ldr	r2, [r7, #0]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d803      	bhi.n	8007de8 <HAL_SPI_Transmit+0x220>
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de6:	d102      	bne.n	8007dee <HAL_SPI_Transmit+0x226>
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d104      	bne.n	8007df8 <HAL_SPI_Transmit+0x230>
        {
          errorcode = HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007df2:	e028      	b.n	8007e46 <HAL_SPI_Transmit+0x27e>
 8007df4:	080136b8 	.word	0x080136b8
    while (hspi->TxXferCount > 0U)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1cb      	bne.n	8007d9a <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e02:	69ba      	ldr	r2, [r7, #24]
 8007e04:	6839      	ldr	r1, [r7, #0]
 8007e06:	68f8      	ldr	r0, [r7, #12]
 8007e08:	f000 f8c0 	bl	8007f8c <SPI_EndRxTxTransaction>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d002      	beq.n	8007e18 <HAL_SPI_Transmit+0x250>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2220      	movs	r2, #32
 8007e16:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d10a      	bne.n	8007e36 <HAL_SPI_Transmit+0x26e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e20:	2300      	movs	r3, #0
 8007e22:	613b      	str	r3, [r7, #16]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	613b      	str	r3, [r7, #16]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	613b      	str	r3, [r7, #16]
 8007e34:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d002      	beq.n	8007e44 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	77fb      	strb	r3, [r7, #31]
 8007e42:	e000      	b.n	8007e46 <HAL_SPI_Transmit+0x27e>
  }

error:
 8007e44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007e56:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3720      	adds	r7, #32
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e6e:	b2db      	uxtb	r3, r3
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	370c      	adds	r7, #12
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b088      	sub	sp, #32
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	603b      	str	r3, [r7, #0]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e8c:	f7f9 ff40 	bl	8001d10 <HAL_GetTick>
 8007e90:	4602      	mov	r2, r0
 8007e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e94:	1a9b      	subs	r3, r3, r2
 8007e96:	683a      	ldr	r2, [r7, #0]
 8007e98:	4413      	add	r3, r2
 8007e9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e9c:	f7f9 ff38 	bl	8001d10 <HAL_GetTick>
 8007ea0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ea2:	4b39      	ldr	r3, [pc, #228]	@ (8007f88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	015b      	lsls	r3, r3, #5
 8007ea8:	0d1b      	lsrs	r3, r3, #20
 8007eaa:	69fa      	ldr	r2, [r7, #28]
 8007eac:	fb02 f303 	mul.w	r3, r2, r3
 8007eb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007eb2:	e054      	b.n	8007f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eba:	d050      	beq.n	8007f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ebc:	f7f9 ff28 	bl	8001d10 <HAL_GetTick>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	69fa      	ldr	r2, [r7, #28]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d902      	bls.n	8007ed2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d13d      	bne.n	8007f4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	685a      	ldr	r2, [r3, #4]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ee0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eea:	d111      	bne.n	8007f10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ef4:	d004      	beq.n	8007f00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007efe:	d107      	bne.n	8007f10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f18:	d10f      	bne.n	8007f3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007f28:	601a      	str	r2, [r3, #0]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	e017      	b.n	8007f7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d101      	bne.n	8007f58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f54:	2300      	movs	r3, #0
 8007f56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	3b01      	subs	r3, #1
 8007f5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	689a      	ldr	r2, [r3, #8]
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	4013      	ands	r3, r2
 8007f68:	68ba      	ldr	r2, [r7, #8]
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	bf0c      	ite	eq
 8007f6e:	2301      	moveq	r3, #1
 8007f70:	2300      	movne	r3, #0
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	461a      	mov	r2, r3
 8007f76:	79fb      	ldrb	r3, [r7, #7]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d19b      	bne.n	8007eb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3720      	adds	r7, #32
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	20000004 	.word	0x20000004

08007f8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b088      	sub	sp, #32
 8007f90:	af02      	add	r7, sp, #8
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f98:	4b1b      	ldr	r3, [pc, #108]	@ (8008008 <SPI_EndRxTxTransaction+0x7c>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800800c <SPI_EndRxTxTransaction+0x80>)
 8007f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa2:	0d5b      	lsrs	r3, r3, #21
 8007fa4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007fa8:	fb02 f303 	mul.w	r3, r2, r3
 8007fac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fb6:	d112      	bne.n	8007fde <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	2180      	movs	r1, #128	@ 0x80
 8007fc2:	68f8      	ldr	r0, [r7, #12]
 8007fc4:	f7ff ff5a 	bl	8007e7c <SPI_WaitFlagStateUntilTimeout>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d016      	beq.n	8007ffc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fd2:	f043 0220 	orr.w	r2, r3, #32
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	e00f      	b.n	8007ffe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d00a      	beq.n	8007ffa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff4:	2b80      	cmp	r3, #128	@ 0x80
 8007ff6:	d0f2      	beq.n	8007fde <SPI_EndRxTxTransaction+0x52>
 8007ff8:	e000      	b.n	8007ffc <SPI_EndRxTxTransaction+0x70>
        break;
 8007ffa:	bf00      	nop
  }

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3718      	adds	r7, #24
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	20000004 	.word	0x20000004
 800800c:	165e9f81 	.word	0x165e9f81

08008010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d101      	bne.n	8008022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	e0a7      	b.n	8008172 <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a55      	ldr	r2, [pc, #340]	@ (800817c <HAL_TIM_Base_Init+0x16c>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d027      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008034:	d022      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a51      	ldr	r2, [pc, #324]	@ (8008180 <HAL_TIM_Base_Init+0x170>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d01d      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a4f      	ldr	r2, [pc, #316]	@ (8008184 <HAL_TIM_Base_Init+0x174>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d018      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a4e      	ldr	r2, [pc, #312]	@ (8008188 <HAL_TIM_Base_Init+0x178>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d013      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a4c      	ldr	r2, [pc, #304]	@ (800818c <HAL_TIM_Base_Init+0x17c>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d00e      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a4b      	ldr	r2, [pc, #300]	@ (8008190 <HAL_TIM_Base_Init+0x180>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d009      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a49      	ldr	r2, [pc, #292]	@ (8008194 <HAL_TIM_Base_Init+0x184>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d004      	beq.n	800807c <HAL_TIM_Base_Init+0x6c>
 8008072:	f240 1113 	movw	r1, #275	@ 0x113
 8008076:	4848      	ldr	r0, [pc, #288]	@ (8008198 <HAL_TIM_Base_Init+0x188>)
 8008078:	f7f9 f98e 	bl	8001398 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d014      	beq.n	80080ae <HAL_TIM_Base_Init+0x9e>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	2b10      	cmp	r3, #16
 800808a:	d010      	beq.n	80080ae <HAL_TIM_Base_Init+0x9e>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	2b20      	cmp	r3, #32
 8008092:	d00c      	beq.n	80080ae <HAL_TIM_Base_Init+0x9e>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	2b40      	cmp	r3, #64	@ 0x40
 800809a:	d008      	beq.n	80080ae <HAL_TIM_Base_Init+0x9e>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	2b60      	cmp	r3, #96	@ 0x60
 80080a2:	d004      	beq.n	80080ae <HAL_TIM_Base_Init+0x9e>
 80080a4:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80080a8:	483b      	ldr	r0, [pc, #236]	@ (8008198 <HAL_TIM_Base_Init+0x188>)
 80080aa:	f7f9 f975 	bl	8001398 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00e      	beq.n	80080d4 <HAL_TIM_Base_Init+0xc4>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080be:	d009      	beq.n	80080d4 <HAL_TIM_Base_Init+0xc4>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080c8:	d004      	beq.n	80080d4 <HAL_TIM_Base_Init+0xc4>
 80080ca:	f240 1115 	movw	r1, #277	@ 0x115
 80080ce:	4832      	ldr	r0, [pc, #200]	@ (8008198 <HAL_TIM_Base_Init+0x188>)
 80080d0:	f7f9 f962 	bl	8001398 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d008      	beq.n	80080ee <HAL_TIM_Base_Init+0xde>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	699b      	ldr	r3, [r3, #24]
 80080e0:	2b80      	cmp	r3, #128	@ 0x80
 80080e2:	d004      	beq.n	80080ee <HAL_TIM_Base_Init+0xde>
 80080e4:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80080e8:	482b      	ldr	r0, [pc, #172]	@ (8008198 <HAL_TIM_Base_Init+0x188>)
 80080ea:	f7f9 f955 	bl	8001398 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d106      	bne.n	8008108 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f84a 	bl	800819c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2202      	movs	r2, #2
 800810c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	3304      	adds	r3, #4
 8008118:	4619      	mov	r1, r3
 800811a:	4610      	mov	r0, r2
 800811c:	f000 fa0a 	bl	8008534 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2201      	movs	r2, #1
 8008124:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2201      	movs	r2, #1
 800813c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2201      	movs	r2, #1
 8008144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	40010000 	.word	0x40010000
 8008180:	40000400 	.word	0x40000400
 8008184:	40000800 	.word	0x40000800
 8008188:	40000c00 	.word	0x40000c00
 800818c:	40014000 	.word	0x40014000
 8008190:	40014400 	.word	0x40014400
 8008194:	40014800 	.word	0x40014800
 8008198:	08013724 	.word	0x08013724

0800819c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b084      	sub	sp, #16
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a3d      	ldr	r2, [pc, #244]	@ (80082b4 <HAL_TIM_Base_Start_IT+0x104>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d027      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ca:	d022      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a39      	ldr	r2, [pc, #228]	@ (80082b8 <HAL_TIM_Base_Start_IT+0x108>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d01d      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a38      	ldr	r2, [pc, #224]	@ (80082bc <HAL_TIM_Base_Start_IT+0x10c>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d018      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a36      	ldr	r2, [pc, #216]	@ (80082c0 <HAL_TIM_Base_Start_IT+0x110>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d013      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a35      	ldr	r2, [pc, #212]	@ (80082c4 <HAL_TIM_Base_Start_IT+0x114>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d00e      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a33      	ldr	r2, [pc, #204]	@ (80082c8 <HAL_TIM_Base_Start_IT+0x118>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d009      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a32      	ldr	r2, [pc, #200]	@ (80082cc <HAL_TIM_Base_Start_IT+0x11c>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d004      	beq.n	8008212 <HAL_TIM_Base_Start_IT+0x62>
 8008208:	f240 11cf 	movw	r1, #463	@ 0x1cf
 800820c:	4830      	ldr	r0, [pc, #192]	@ (80082d0 <HAL_TIM_Base_Start_IT+0x120>)
 800820e:	f7f9 f8c3 	bl	8001398 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008218:	b2db      	uxtb	r3, r3
 800821a:	2b01      	cmp	r3, #1
 800821c:	d001      	beq.n	8008222 <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e044      	b.n	80082ac <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2202      	movs	r2, #2
 8008226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68da      	ldr	r2, [r3, #12]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f042 0201 	orr.w	r2, r2, #1
 8008238:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a1d      	ldr	r2, [pc, #116]	@ (80082b4 <HAL_TIM_Base_Start_IT+0x104>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d018      	beq.n	8008276 <HAL_TIM_Base_Start_IT+0xc6>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800824c:	d013      	beq.n	8008276 <HAL_TIM_Base_Start_IT+0xc6>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a19      	ldr	r2, [pc, #100]	@ (80082b8 <HAL_TIM_Base_Start_IT+0x108>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d00e      	beq.n	8008276 <HAL_TIM_Base_Start_IT+0xc6>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a17      	ldr	r2, [pc, #92]	@ (80082bc <HAL_TIM_Base_Start_IT+0x10c>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d009      	beq.n	8008276 <HAL_TIM_Base_Start_IT+0xc6>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a16      	ldr	r2, [pc, #88]	@ (80082c0 <HAL_TIM_Base_Start_IT+0x110>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d004      	beq.n	8008276 <HAL_TIM_Base_Start_IT+0xc6>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a14      	ldr	r2, [pc, #80]	@ (80082c4 <HAL_TIM_Base_Start_IT+0x114>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d111      	bne.n	800829a <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	f003 0307 	and.w	r3, r3, #7
 8008280:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2b06      	cmp	r3, #6
 8008286:	d010      	beq.n	80082aa <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f042 0201 	orr.w	r2, r2, #1
 8008296:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008298:	e007      	b.n	80082aa <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681a      	ldr	r2, [r3, #0]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f042 0201 	orr.w	r2, r2, #1
 80082a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	40010000 	.word	0x40010000
 80082b8:	40000400 	.word	0x40000400
 80082bc:	40000800 	.word	0x40000800
 80082c0:	40000c00 	.word	0x40000c00
 80082c4:	40014000 	.word	0x40014000
 80082c8:	40014400 	.word	0x40014400
 80082cc:	40014800 	.word	0x40014800
 80082d0:	08013724 	.word	0x08013724

080082d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	691b      	ldr	r3, [r3, #16]
 80082e2:	f003 0302 	and.w	r3, r3, #2
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d122      	bne.n	8008330 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	f003 0302 	and.w	r3, r3, #2
 80082f4:	2b02      	cmp	r3, #2
 80082f6:	d11b      	bne.n	8008330 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f06f 0202 	mvn.w	r2, #2
 8008300:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2201      	movs	r2, #1
 8008306:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	699b      	ldr	r3, [r3, #24]
 800830e:	f003 0303 	and.w	r3, r3, #3
 8008312:	2b00      	cmp	r3, #0
 8008314:	d003      	beq.n	800831e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 f8ee 	bl	80084f8 <HAL_TIM_IC_CaptureCallback>
 800831c:	e005      	b.n	800832a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f8e0 	bl	80084e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 f8f1 	bl	800850c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	691b      	ldr	r3, [r3, #16]
 8008336:	f003 0304 	and.w	r3, r3, #4
 800833a:	2b04      	cmp	r3, #4
 800833c:	d122      	bne.n	8008384 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	f003 0304 	and.w	r3, r3, #4
 8008348:	2b04      	cmp	r3, #4
 800834a:	d11b      	bne.n	8008384 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f06f 0204 	mvn.w	r2, #4
 8008354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2202      	movs	r2, #2
 800835a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	699b      	ldr	r3, [r3, #24]
 8008362:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008366:	2b00      	cmp	r3, #0
 8008368:	d003      	beq.n	8008372 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f8c4 	bl	80084f8 <HAL_TIM_IC_CaptureCallback>
 8008370:	e005      	b.n	800837e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 f8b6 	bl	80084e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f000 f8c7 	bl	800850c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2200      	movs	r2, #0
 8008382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	f003 0308 	and.w	r3, r3, #8
 800838e:	2b08      	cmp	r3, #8
 8008390:	d122      	bne.n	80083d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	f003 0308 	and.w	r3, r3, #8
 800839c:	2b08      	cmp	r3, #8
 800839e:	d11b      	bne.n	80083d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f06f 0208 	mvn.w	r2, #8
 80083a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2204      	movs	r2, #4
 80083ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	69db      	ldr	r3, [r3, #28]
 80083b6:	f003 0303 	and.w	r3, r3, #3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d003      	beq.n	80083c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f89a 	bl	80084f8 <HAL_TIM_IC_CaptureCallback>
 80083c4:	e005      	b.n	80083d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f88c 	bl	80084e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 f89d 	bl	800850c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	691b      	ldr	r3, [r3, #16]
 80083de:	f003 0310 	and.w	r3, r3, #16
 80083e2:	2b10      	cmp	r3, #16
 80083e4:	d122      	bne.n	800842c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	f003 0310 	and.w	r3, r3, #16
 80083f0:	2b10      	cmp	r3, #16
 80083f2:	d11b      	bne.n	800842c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f06f 0210 	mvn.w	r2, #16
 80083fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2208      	movs	r2, #8
 8008402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800840e:	2b00      	cmp	r3, #0
 8008410:	d003      	beq.n	800841a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 f870 	bl	80084f8 <HAL_TIM_IC_CaptureCallback>
 8008418:	e005      	b.n	8008426 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 f862 	bl	80084e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f000 f873 	bl	800850c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	691b      	ldr	r3, [r3, #16]
 8008432:	f003 0301 	and.w	r3, r3, #1
 8008436:	2b01      	cmp	r3, #1
 8008438:	d10e      	bne.n	8008458 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	f003 0301 	and.w	r3, r3, #1
 8008444:	2b01      	cmp	r3, #1
 8008446:	d107      	bne.n	8008458 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f06f 0201 	mvn.w	r2, #1
 8008450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7f8 ff88 	bl	8001368 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	691b      	ldr	r3, [r3, #16]
 800845e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008462:	2b80      	cmp	r3, #128	@ 0x80
 8008464:	d10e      	bne.n	8008484 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008470:	2b80      	cmp	r3, #128	@ 0x80
 8008472:	d107      	bne.n	8008484 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800847c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f8e2 	bl	8008648 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800848e:	2b40      	cmp	r3, #64	@ 0x40
 8008490:	d10e      	bne.n	80084b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800849c:	2b40      	cmp	r3, #64	@ 0x40
 800849e:	d107      	bne.n	80084b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80084a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f838 	bl	8008520 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	f003 0320 	and.w	r3, r3, #32
 80084ba:	2b20      	cmp	r3, #32
 80084bc:	d10e      	bne.n	80084dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f003 0320 	and.w	r3, r3, #32
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	d107      	bne.n	80084dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f06f 0220 	mvn.w	r2, #32
 80084d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f8ac 	bl	8008634 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80084dc:	bf00      	nop
 80084de:	3708      	adds	r7, #8
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008514:	bf00      	nop
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr

08008520 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008534:	b480      	push	{r7}
 8008536:	b085      	sub	sp, #20
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	4a34      	ldr	r2, [pc, #208]	@ (8008618 <TIM_Base_SetConfig+0xe4>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d00f      	beq.n	800856c <TIM_Base_SetConfig+0x38>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008552:	d00b      	beq.n	800856c <TIM_Base_SetConfig+0x38>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	4a31      	ldr	r2, [pc, #196]	@ (800861c <TIM_Base_SetConfig+0xe8>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d007      	beq.n	800856c <TIM_Base_SetConfig+0x38>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a30      	ldr	r2, [pc, #192]	@ (8008620 <TIM_Base_SetConfig+0xec>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d003      	beq.n	800856c <TIM_Base_SetConfig+0x38>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a2f      	ldr	r2, [pc, #188]	@ (8008624 <TIM_Base_SetConfig+0xf0>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d108      	bne.n	800857e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008572:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	4313      	orrs	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a25      	ldr	r2, [pc, #148]	@ (8008618 <TIM_Base_SetConfig+0xe4>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d01b      	beq.n	80085be <TIM_Base_SetConfig+0x8a>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800858c:	d017      	beq.n	80085be <TIM_Base_SetConfig+0x8a>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a22      	ldr	r2, [pc, #136]	@ (800861c <TIM_Base_SetConfig+0xe8>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d013      	beq.n	80085be <TIM_Base_SetConfig+0x8a>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a21      	ldr	r2, [pc, #132]	@ (8008620 <TIM_Base_SetConfig+0xec>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d00f      	beq.n	80085be <TIM_Base_SetConfig+0x8a>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a20      	ldr	r2, [pc, #128]	@ (8008624 <TIM_Base_SetConfig+0xf0>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d00b      	beq.n	80085be <TIM_Base_SetConfig+0x8a>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a1f      	ldr	r2, [pc, #124]	@ (8008628 <TIM_Base_SetConfig+0xf4>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d007      	beq.n	80085be <TIM_Base_SetConfig+0x8a>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a1e      	ldr	r2, [pc, #120]	@ (800862c <TIM_Base_SetConfig+0xf8>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d003      	beq.n	80085be <TIM_Base_SetConfig+0x8a>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008630 <TIM_Base_SetConfig+0xfc>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d108      	bne.n	80085d0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	695b      	ldr	r3, [r3, #20]
 80085da:	4313      	orrs	r3, r2
 80085dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	689a      	ldr	r2, [r3, #8]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a08      	ldr	r2, [pc, #32]	@ (8008618 <TIM_Base_SetConfig+0xe4>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d103      	bne.n	8008604 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	691a      	ldr	r2, [r3, #16]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	615a      	str	r2, [r3, #20]
}
 800860a:	bf00      	nop
 800860c:	3714      	adds	r7, #20
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop
 8008618:	40010000 	.word	0x40010000
 800861c:	40000400 	.word	0x40000400
 8008620:	40000800 	.word	0x40000800
 8008624:	40000c00 	.word	0x40000c00
 8008628:	40014000 	.word	0x40014000
 800862c:	40014400 	.word	0x40014400
 8008630:	40014800 	.word	0x40014800

08008634 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800863c:	bf00      	nop
 800863e:	370c      	adds	r7, #12
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008650:	bf00      	nop
 8008652:	370c      	adds	r7, #12
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b082      	sub	sp, #8
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d101      	bne.n	800866e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e0a0      	b.n	80087b0 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d02c      	beq.n	80086d0 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a4f      	ldr	r2, [pc, #316]	@ (80087b8 <HAL_UART_Init+0x15c>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d00e      	beq.n	800869e <HAL_UART_Init+0x42>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a4d      	ldr	r2, [pc, #308]	@ (80087bc <HAL_UART_Init+0x160>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d009      	beq.n	800869e <HAL_UART_Init+0x42>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a4c      	ldr	r2, [pc, #304]	@ (80087c0 <HAL_UART_Init+0x164>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d004      	beq.n	800869e <HAL_UART_Init+0x42>
 8008694:	f240 1173 	movw	r1, #371	@ 0x173
 8008698:	484a      	ldr	r0, [pc, #296]	@ (80087c4 <HAL_UART_Init+0x168>)
 800869a:	f7f8 fe7d 	bl	8001398 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d028      	beq.n	80086f8 <HAL_UART_Init+0x9c>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	699b      	ldr	r3, [r3, #24]
 80086aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086ae:	d023      	beq.n	80086f8 <HAL_UART_Init+0x9c>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	699b      	ldr	r3, [r3, #24]
 80086b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086b8:	d01e      	beq.n	80086f8 <HAL_UART_Init+0x9c>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	699b      	ldr	r3, [r3, #24]
 80086be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086c2:	d019      	beq.n	80086f8 <HAL_UART_Init+0x9c>
 80086c4:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 80086c8:	483e      	ldr	r0, [pc, #248]	@ (80087c4 <HAL_UART_Init+0x168>)
 80086ca:	f7f8 fe65 	bl	8001398 <assert_failed>
 80086ce:	e013      	b.n	80086f8 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a38      	ldr	r2, [pc, #224]	@ (80087b8 <HAL_UART_Init+0x15c>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d00e      	beq.n	80086f8 <HAL_UART_Init+0x9c>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a37      	ldr	r2, [pc, #220]	@ (80087bc <HAL_UART_Init+0x160>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d009      	beq.n	80086f8 <HAL_UART_Init+0x9c>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a35      	ldr	r2, [pc, #212]	@ (80087c0 <HAL_UART_Init+0x164>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d004      	beq.n	80086f8 <HAL_UART_Init+0x9c>
 80086ee:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 80086f2:	4834      	ldr	r0, [pc, #208]	@ (80087c4 <HAL_UART_Init+0x168>)
 80086f4:	f7f8 fe50 	bl	8001398 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	689b      	ldr	r3, [r3, #8]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d009      	beq.n	8008714 <HAL_UART_Init+0xb8>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008708:	d004      	beq.n	8008714 <HAL_UART_Init+0xb8>
 800870a:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 800870e:	482d      	ldr	r0, [pc, #180]	@ (80087c4 <HAL_UART_Init+0x168>)
 8008710:	f7f8 fe42 	bl	8001398 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	69db      	ldr	r3, [r3, #28]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d009      	beq.n	8008730 <HAL_UART_Init+0xd4>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	69db      	ldr	r3, [r3, #28]
 8008720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008724:	d004      	beq.n	8008730 <HAL_UART_Init+0xd4>
 8008726:	f240 117b 	movw	r1, #379	@ 0x17b
 800872a:	4826      	ldr	r0, [pc, #152]	@ (80087c4 <HAL_UART_Init+0x168>)
 800872c:	f7f8 fe34 	bl	8001398 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008736:	b2db      	uxtb	r3, r3
 8008738:	2b00      	cmp	r3, #0
 800873a:	d106      	bne.n	800874a <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f7f9 f857 	bl	80017f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2224      	movs	r2, #36	@ 0x24
 800874e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68da      	ldr	r2, [r3, #12]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008760:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f001 f848 	bl	80097f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	691a      	ldr	r2, [r3, #16]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008776:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	695a      	ldr	r2, [r3, #20]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008786:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68da      	ldr	r2, [r3, #12]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008796:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2220      	movs	r2, #32
 80087a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2220      	movs	r2, #32
 80087aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	40011000 	.word	0x40011000
 80087bc:	40004400 	.word	0x40004400
 80087c0:	40011400 	.word	0x40011400
 80087c4:	08013790 	.word	0x08013790

080087c8 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b082      	sub	sp, #8
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d101      	bne.n	80087da <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80087d6:	2301      	movs	r3, #1
 80087d8:	e035      	b.n	8008846 <HAL_UART_DeInit+0x7e>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a1c      	ldr	r2, [pc, #112]	@ (8008850 <HAL_UART_DeInit+0x88>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d00e      	beq.n	8008802 <HAL_UART_DeInit+0x3a>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a1a      	ldr	r2, [pc, #104]	@ (8008854 <HAL_UART_DeInit+0x8c>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d009      	beq.n	8008802 <HAL_UART_DeInit+0x3a>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a19      	ldr	r2, [pc, #100]	@ (8008858 <HAL_UART_DeInit+0x90>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d004      	beq.n	8008802 <HAL_UART_DeInit+0x3a>
 80087f8:	f240 21a2 	movw	r1, #674	@ 0x2a2
 80087fc:	4817      	ldr	r0, [pc, #92]	@ (800885c <HAL_UART_DeInit+0x94>)
 80087fe:	f7f8 fdcb 	bl	8001398 <assert_failed>

  huart->gState = HAL_UART_STATE_BUSY;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2224      	movs	r2, #36	@ 0x24
 8008806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	68da      	ldr	r2, [r3, #12]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008818:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7f9 f8a2 	bl	8001964 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3708      	adds	r7, #8
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	40011000 	.word	0x40011000
 8008854:	40004400 	.word	0x40004400
 8008858:	40011400 	.word	0x40011400
 800885c:	08013790 	.word	0x08013790

08008860 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b08c      	sub	sp, #48	@ 0x30
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	4613      	mov	r3, r2
 800886c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008874:	b2db      	uxtb	r3, r3
 8008876:	2b20      	cmp	r3, #32
 8008878:	d165      	bne.n	8008946 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d002      	beq.n	8008886 <HAL_UART_Transmit_DMA+0x26>
 8008880:	88fb      	ldrh	r3, [r7, #6]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d101      	bne.n	800888a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008886:	2301      	movs	r3, #1
 8008888:	e05e      	b.n	8008948 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008890:	2b01      	cmp	r3, #1
 8008892:	d101      	bne.n	8008898 <HAL_UART_Transmit_DMA+0x38>
 8008894:	2302      	movs	r3, #2
 8008896:	e057      	b.n	8008948 <HAL_UART_Transmit_DMA+0xe8>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2201      	movs	r2, #1
 800889c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 80088a0:	68ba      	ldr	r2, [r7, #8]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	88fa      	ldrh	r2, [r7, #6]
 80088aa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	88fa      	ldrh	r2, [r7, #6]
 80088b0:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2200      	movs	r2, #0
 80088b6:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2221      	movs	r2, #33	@ 0x21
 80088bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088c4:	4a22      	ldr	r2, [pc, #136]	@ (8008950 <HAL_UART_Transmit_DMA+0xf0>)
 80088c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088cc:	4a21      	ldr	r2, [pc, #132]	@ (8008954 <HAL_UART_Transmit_DMA+0xf4>)
 80088ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088d4:	4a20      	ldr	r2, [pc, #128]	@ (8008958 <HAL_UART_Transmit_DMA+0xf8>)
 80088d6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088dc:	2200      	movs	r2, #0
 80088de:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80088e0:	f107 0308 	add.w	r3, r7, #8
 80088e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80088ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ec:	6819      	ldr	r1, [r3, #0]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	3304      	adds	r3, #4
 80088f4:	461a      	mov	r2, r3
 80088f6:	88fb      	ldrh	r3, [r7, #6]
 80088f8:	f7fa fa68 	bl	8002dcc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008904:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	3314      	adds	r3, #20
 8008914:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	e853 3f00 	ldrex	r3, [r3]
 800891c:	617b      	str	r3, [r7, #20]
   return(result);
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	3314      	adds	r3, #20
 800892c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800892e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008930:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008932:	6a39      	ldr	r1, [r7, #32]
 8008934:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008936:	e841 2300 	strex	r3, r2, [r1]
 800893a:	61fb      	str	r3, [r7, #28]
   return(result);
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d1e5      	bne.n	800890e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008942:	2300      	movs	r3, #0
 8008944:	e000      	b.n	8008948 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008946:	2302      	movs	r3, #2
  }
}
 8008948:	4618      	mov	r0, r3
 800894a:	3730      	adds	r7, #48	@ 0x30
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}
 8008950:	08009091 	.word	0x08009091
 8008954:	0800912b 	.word	0x0800912b
 8008958:	080092a3 	.word	0x080092a3

0800895c <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b090      	sub	sp, #64	@ 0x40
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008964:	2300      	movs	r3, #0
 8008966:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	695b      	ldr	r3, [r3, #20]
 800896e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008972:	2b80      	cmp	r3, #128	@ 0x80
 8008974:	bf0c      	ite	eq
 8008976:	2301      	moveq	r3, #1
 8008978:	2300      	movne	r3, #0
 800897a:	b2db      	uxtb	r3, r3
 800897c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008984:	b2db      	uxtb	r3, r3
 8008986:	2b21      	cmp	r3, #33	@ 0x21
 8008988:	d128      	bne.n	80089dc <HAL_UART_DMAStop+0x80>
 800898a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800898c:	2b00      	cmp	r3, #0
 800898e:	d025      	beq.n	80089dc <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	3314      	adds	r3, #20
 8008996:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800899a:	e853 3f00 	ldrex	r3, [r3]
 800899e:	623b      	str	r3, [r7, #32]
   return(result);
 80089a0:	6a3b      	ldr	r3, [r7, #32]
 80089a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	3314      	adds	r3, #20
 80089ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089b0:	633a      	str	r2, [r7, #48]	@ 0x30
 80089b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089b8:	e841 2300 	strex	r3, r2, [r1]
 80089bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d1e5      	bne.n	8008990 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d004      	beq.n	80089d6 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fa fa61 	bl	8002e98 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fd4c 	bl	8009474 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089e6:	2b40      	cmp	r3, #64	@ 0x40
 80089e8:	bf0c      	ite	eq
 80089ea:	2301      	moveq	r3, #1
 80089ec:	2300      	movne	r3, #0
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	2b22      	cmp	r3, #34	@ 0x22
 80089fc:	d128      	bne.n	8008a50 <HAL_UART_DMAStop+0xf4>
 80089fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d025      	beq.n	8008a50 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	3314      	adds	r3, #20
 8008a0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	e853 3f00 	ldrex	r3, [r3]
 8008a12:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	3314      	adds	r3, #20
 8008a22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a24:	61fa      	str	r2, [r7, #28]
 8008a26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a28:	69b9      	ldr	r1, [r7, #24]
 8008a2a:	69fa      	ldr	r2, [r7, #28]
 8008a2c:	e841 2300 	strex	r3, r2, [r1]
 8008a30:	617b      	str	r3, [r7, #20]
   return(result);
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1e5      	bne.n	8008a04 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d004      	beq.n	8008a4a <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a44:	4618      	mov	r0, r3
 8008a46:	f7fa fa27 	bl	8002e98 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fd3a 	bl	80094c4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3740      	adds	r7, #64	@ 0x40
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}

08008a5a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b08c      	sub	sp, #48	@ 0x30
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	60f8      	str	r0, [r7, #12]
 8008a62:	60b9      	str	r1, [r7, #8]
 8008a64:	4613      	mov	r3, r2
 8008a66:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b20      	cmp	r3, #32
 8008a72:	d152      	bne.n	8008b1a <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d002      	beq.n	8008a80 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008a7a:	88fb      	ldrh	r3, [r7, #6]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d101      	bne.n	8008a84 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	e04b      	b.n	8008b1c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d101      	bne.n	8008a92 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008a8e:	2302      	movs	r3, #2
 8008a90:	e044      	b.n	8008b1c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	631a      	str	r2, [r3, #48]	@ 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008aa0:	88fb      	ldrh	r3, [r7, #6]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	68b9      	ldr	r1, [r7, #8]
 8008aa6:	68f8      	ldr	r0, [r7, #12]
 8008aa8:	f000 fc46 	bl	8009338 <UART_Start_Receive_DMA>
 8008aac:	4603      	mov	r3, r0
 8008aae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008ab2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d12c      	bne.n	8008b14 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d125      	bne.n	8008b0e <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	613b      	str	r3, [r7, #16]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	613b      	str	r3, [r7, #16]
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	613b      	str	r3, [r7, #16]
 8008ad6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	330c      	adds	r3, #12
 8008ade:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae0:	69bb      	ldr	r3, [r7, #24]
 8008ae2:	e853 3f00 	ldrex	r3, [r3]
 8008ae6:	617b      	str	r3, [r7, #20]
   return(result);
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	f043 0310 	orr.w	r3, r3, #16
 8008aee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	330c      	adds	r3, #12
 8008af6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008af8:	627a      	str	r2, [r7, #36]	@ 0x24
 8008afa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afc:	6a39      	ldr	r1, [r7, #32]
 8008afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b00:	e841 2300 	strex	r3, r2, [r1]
 8008b04:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1e5      	bne.n	8008ad8 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008b0c:	e002      	b.n	8008b14 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008b14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b18:	e000      	b.n	8008b1c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008b1a:	2302      	movs	r3, #2
  }
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3730      	adds	r7, #48	@ 0x30
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b0ba      	sub	sp, #232	@ 0xe8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	695b      	ldr	r3, [r3, #20]
 8008b46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008b50:	2300      	movs	r3, #0
 8008b52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b5a:	f003 030f 	and.w	r3, r3, #15
 8008b5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008b62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10f      	bne.n	8008b8a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b6e:	f003 0320 	and.w	r3, r3, #32
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d009      	beq.n	8008b8a <HAL_UART_IRQHandler+0x66>
 8008b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b7a:	f003 0320 	and.w	r3, r3, #32
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d003      	beq.n	8008b8a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 fd7d 	bl	8009682 <UART_Receive_IT>
      return;
 8008b88:	e256      	b.n	8009038 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008b8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	f000 80de 	beq.w	8008d50 <HAL_UART_IRQHandler+0x22c>
 8008b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b98:	f003 0301 	and.w	r3, r3, #1
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d106      	bne.n	8008bae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ba4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f000 80d1 	beq.w	8008d50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bb2:	f003 0301 	and.w	r3, r3, #1
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00b      	beq.n	8008bd2 <HAL_UART_IRQHandler+0xae>
 8008bba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d005      	beq.n	8008bd2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bca:	f043 0201 	orr.w	r2, r3, #1
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd6:	f003 0304 	and.w	r3, r3, #4
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d00b      	beq.n	8008bf6 <HAL_UART_IRQHandler+0xd2>
 8008bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008be2:	f003 0301 	and.w	r3, r3, #1
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d005      	beq.n	8008bf6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bee:	f043 0202 	orr.w	r2, r3, #2
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bfa:	f003 0302 	and.w	r3, r3, #2
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00b      	beq.n	8008c1a <HAL_UART_IRQHandler+0xf6>
 8008c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c06:	f003 0301 	and.w	r3, r3, #1
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d005      	beq.n	8008c1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c12:	f043 0204 	orr.w	r2, r3, #4
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c1e:	f003 0308 	and.w	r3, r3, #8
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d011      	beq.n	8008c4a <HAL_UART_IRQHandler+0x126>
 8008c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c2a:	f003 0320 	and.w	r3, r3, #32
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d105      	bne.n	8008c3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c36:	f003 0301 	and.w	r3, r3, #1
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d005      	beq.n	8008c4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c42:	f043 0208 	orr.w	r2, r3, #8
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f000 81ed 	beq.w	800902e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c58:	f003 0320 	and.w	r3, r3, #32
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d008      	beq.n	8008c72 <HAL_UART_IRQHandler+0x14e>
 8008c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c64:	f003 0320 	and.w	r3, r3, #32
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d002      	beq.n	8008c72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f000 fd08 	bl	8009682 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	695b      	ldr	r3, [r3, #20]
 8008c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c7c:	2b40      	cmp	r3, #64	@ 0x40
 8008c7e:	bf0c      	ite	eq
 8008c80:	2301      	moveq	r3, #1
 8008c82:	2300      	movne	r3, #0
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8e:	f003 0308 	and.w	r3, r3, #8
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d103      	bne.n	8008c9e <HAL_UART_IRQHandler+0x17a>
 8008c96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d04f      	beq.n	8008d3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 fc10 	bl	80094c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	695b      	ldr	r3, [r3, #20]
 8008caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cae:	2b40      	cmp	r3, #64	@ 0x40
 8008cb0:	d141      	bne.n	8008d36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	3314      	adds	r3, #20
 8008cb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008cc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ccc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	3314      	adds	r3, #20
 8008cda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008cde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008cea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008cee:	e841 2300 	strex	r3, r2, [r1]
 8008cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008cf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d1d9      	bne.n	8008cb2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d013      	beq.n	8008d2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d0a:	4a7d      	ldr	r2, [pc, #500]	@ (8008f00 <HAL_UART_IRQHandler+0x3dc>)
 8008d0c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7fa f930 	bl	8002f78 <HAL_DMA_Abort_IT>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d016      	beq.n	8008d4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008d28:	4610      	mov	r0, r2
 8008d2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d2c:	e00e      	b.n	8008d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f9a4 	bl	800907c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d34:	e00a      	b.n	8008d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 f9a0 	bl	800907c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d3c:	e006      	b.n	8008d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 f99c 	bl	800907c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8008d4a:	e170      	b.n	800902e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d4c:	bf00      	nop
    return;
 8008d4e:	e16e      	b.n	800902e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	f040 814a 	bne.w	8008fee <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d5e:	f003 0310 	and.w	r3, r3, #16
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f000 8143 	beq.w	8008fee <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d6c:	f003 0310 	and.w	r3, r3, #16
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	f000 813c 	beq.w	8008fee <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d76:	2300      	movs	r3, #0
 8008d78:	60bb      	str	r3, [r7, #8]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	60bb      	str	r3, [r7, #8]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	60bb      	str	r3, [r7, #8]
 8008d8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	695b      	ldr	r3, [r3, #20]
 8008d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d96:	2b40      	cmp	r3, #64	@ 0x40
 8008d98:	f040 80b4 	bne.w	8008f04 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008da8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f000 8140 	beq.w	8009032 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008db6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	f080 8139 	bcs.w	8009032 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008dc6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dcc:	69db      	ldr	r3, [r3, #28]
 8008dce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dd2:	f000 8088 	beq.w	8008ee6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	330c      	adds	r3, #12
 8008ddc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008de4:	e853 3f00 	ldrex	r3, [r3]
 8008de8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008dec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008df4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	330c      	adds	r3, #12
 8008dfe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008e02:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008e06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008e0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008e12:	e841 2300 	strex	r3, r2, [r1]
 8008e16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008e1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1d9      	bne.n	8008dd6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	3314      	adds	r3, #20
 8008e28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e2c:	e853 3f00 	ldrex	r3, [r3]
 8008e30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008e32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e34:	f023 0301 	bic.w	r3, r3, #1
 8008e38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	3314      	adds	r3, #20
 8008e42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008e46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008e4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008e4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008e52:	e841 2300 	strex	r3, r2, [r1]
 8008e56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008e58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1e1      	bne.n	8008e22 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	3314      	adds	r3, #20
 8008e64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e68:	e853 3f00 	ldrex	r3, [r3]
 8008e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008e6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	3314      	adds	r3, #20
 8008e7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008e82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008e84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008e88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e8a:	e841 2300 	strex	r3, r2, [r1]
 8008e8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d1e3      	bne.n	8008e5e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2220      	movs	r2, #32
 8008e9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	330c      	adds	r3, #12
 8008eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008eae:	e853 3f00 	ldrex	r3, [r3]
 8008eb2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008eb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008eb6:	f023 0310 	bic.w	r3, r3, #16
 8008eba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	330c      	adds	r3, #12
 8008ec4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008ec8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008eca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ecc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ece:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008ed0:	e841 2300 	strex	r3, r2, [r1]
 8008ed4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ed6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d1e3      	bne.n	8008ea4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f7f9 ffd9 	bl	8002e98 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	1ad3      	subs	r3, r2, r3
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f7f8 fd88 	bl	8001a0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008efc:	e099      	b.n	8009032 <HAL_UART_IRQHandler+0x50e>
 8008efe:	bf00      	nop
 8008f00:	0800958b 	.word	0x0800958b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	1ad3      	subs	r3, r2, r3
 8008f10:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f000 808b 	beq.w	8009036 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008f20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	f000 8086 	beq.w	8009036 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	330c      	adds	r3, #12
 8008f30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f34:	e853 3f00 	ldrex	r3, [r3]
 8008f38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	330c      	adds	r3, #12
 8008f4a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008f4e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f50:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f56:	e841 2300 	strex	r3, r2, [r1]
 8008f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d1e3      	bne.n	8008f2a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	3314      	adds	r3, #20
 8008f68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6c:	e853 3f00 	ldrex	r3, [r3]
 8008f70:	623b      	str	r3, [r7, #32]
   return(result);
 8008f72:	6a3b      	ldr	r3, [r7, #32]
 8008f74:	f023 0301 	bic.w	r3, r3, #1
 8008f78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	3314      	adds	r3, #20
 8008f82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f86:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e3      	bne.n	8008f62 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2220      	movs	r2, #32
 8008f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	330c      	adds	r3, #12
 8008fae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	e853 3f00 	ldrex	r3, [r3]
 8008fb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f023 0310 	bic.w	r3, r3, #16
 8008fbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	330c      	adds	r3, #12
 8008fc8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008fcc:	61fa      	str	r2, [r7, #28]
 8008fce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd0:	69b9      	ldr	r1, [r7, #24]
 8008fd2:	69fa      	ldr	r2, [r7, #28]
 8008fd4:	e841 2300 	strex	r3, r2, [r1]
 8008fd8:	617b      	str	r3, [r7, #20]
   return(result);
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1e3      	bne.n	8008fa8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fe0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f7f8 fd10 	bl	8001a0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fec:	e023      	b.n	8009036 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d009      	beq.n	800900e <HAL_UART_IRQHandler+0x4ea>
 8008ffa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009002:	2b00      	cmp	r3, #0
 8009004:	d003      	beq.n	800900e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fad3 	bl	80095b2 <UART_Transmit_IT>
    return;
 800900c:	e014      	b.n	8009038 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800900e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00e      	beq.n	8009038 <HAL_UART_IRQHandler+0x514>
 800901a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800901e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009022:	2b00      	cmp	r3, #0
 8009024:	d008      	beq.n	8009038 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 fb13 	bl	8009652 <UART_EndTransmit_IT>
    return;
 800902c:	e004      	b.n	8009038 <HAL_UART_IRQHandler+0x514>
    return;
 800902e:	bf00      	nop
 8009030:	e002      	b.n	8009038 <HAL_UART_IRQHandler+0x514>
      return;
 8009032:	bf00      	nop
 8009034:	e000      	b.n	8009038 <HAL_UART_IRQHandler+0x514>
      return;
 8009036:	bf00      	nop
  }
}
 8009038:	37e8      	adds	r7, #232	@ 0xe8
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}
 800903e:	bf00      	nop

08009040 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800905c:	bf00      	nop
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009070:	bf00      	nop
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009084:	bf00      	nop
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b090      	sub	sp, #64	@ 0x40
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800909c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d137      	bne.n	800911c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80090ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090ae:	2200      	movs	r2, #0
 80090b0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80090b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	3314      	adds	r3, #20
 80090b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090bc:	e853 3f00 	ldrex	r3, [r3]
 80090c0:	623b      	str	r3, [r7, #32]
   return(result);
 80090c2:	6a3b      	ldr	r3, [r7, #32]
 80090c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	3314      	adds	r3, #20
 80090d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80090d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80090d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090da:	e841 2300 	strex	r3, r2, [r1]
 80090de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d1e5      	bne.n	80090b2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80090e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	330c      	adds	r3, #12
 80090ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	e853 3f00 	ldrex	r3, [r3]
 80090f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80090fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	330c      	adds	r3, #12
 8009104:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009106:	61fa      	str	r2, [r7, #28]
 8009108:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800910a:	69b9      	ldr	r1, [r7, #24]
 800910c:	69fa      	ldr	r2, [r7, #28]
 800910e:	e841 2300 	strex	r3, r2, [r1]
 8009112:	617b      	str	r3, [r7, #20]
   return(result);
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d1e5      	bne.n	80090e6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800911a:	e002      	b.n	8009122 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800911c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800911e:	f7f8 fced 	bl	8001afc <HAL_UART_TxCpltCallback>
}
 8009122:	bf00      	nop
 8009124:	3740      	adds	r7, #64	@ 0x40
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}

0800912a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800912a:	b580      	push	{r7, lr}
 800912c:	b084      	sub	sp, #16
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009136:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009138:	68f8      	ldr	r0, [r7, #12]
 800913a:	f7ff ff81 	bl	8009040 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800913e:	bf00      	nop
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	b09c      	sub	sp, #112	@ 0x70
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009152:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800915e:	2b00      	cmp	r3, #0
 8009160:	d172      	bne.n	8009248 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009162:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009164:	2200      	movs	r2, #0
 8009166:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009168:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	330c      	adds	r3, #12
 800916e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009170:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009172:	e853 3f00 	ldrex	r3, [r3]
 8009176:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009178:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800917a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800917e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009180:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	330c      	adds	r3, #12
 8009186:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009188:	65ba      	str	r2, [r7, #88]	@ 0x58
 800918a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800918e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009190:	e841 2300 	strex	r3, r2, [r1]
 8009194:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009198:	2b00      	cmp	r3, #0
 800919a:	d1e5      	bne.n	8009168 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800919c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	3314      	adds	r3, #20
 80091a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a6:	e853 3f00 	ldrex	r3, [r3]
 80091aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ae:	f023 0301 	bic.w	r3, r3, #1
 80091b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80091b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	3314      	adds	r3, #20
 80091ba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80091bc:	647a      	str	r2, [r7, #68]	@ 0x44
 80091be:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091c4:	e841 2300 	strex	r3, r2, [r1]
 80091c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1e5      	bne.n	800919c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	3314      	adds	r3, #20
 80091d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091da:	e853 3f00 	ldrex	r3, [r3]
 80091de:	623b      	str	r3, [r7, #32]
   return(result);
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80091e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	3314      	adds	r3, #20
 80091ee:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80091f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80091f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091f8:	e841 2300 	strex	r3, r2, [r1]
 80091fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009200:	2b00      	cmp	r3, #0
 8009202:	d1e5      	bne.n	80091d0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009204:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009206:	2220      	movs	r2, #32
 8009208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800920c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800920e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009210:	2b01      	cmp	r3, #1
 8009212:	d119      	bne.n	8009248 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009214:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	330c      	adds	r3, #12
 800921a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	e853 3f00 	ldrex	r3, [r3]
 8009222:	60fb      	str	r3, [r7, #12]
   return(result);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f023 0310 	bic.w	r3, r3, #16
 800922a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800922c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	330c      	adds	r3, #12
 8009232:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009234:	61fa      	str	r2, [r7, #28]
 8009236:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009238:	69b9      	ldr	r1, [r7, #24]
 800923a:	69fa      	ldr	r2, [r7, #28]
 800923c:	e841 2300 	strex	r3, r2, [r1]
 8009240:	617b      	str	r3, [r7, #20]
   return(result);
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d1e5      	bne.n	8009214 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009248:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800924a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924c:	2b01      	cmp	r3, #1
 800924e:	d106      	bne.n	800925e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009250:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009252:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009254:	4619      	mov	r1, r3
 8009256:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009258:	f7f8 fbd8 	bl	8001a0c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800925c:	e002      	b.n	8009264 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800925e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009260:	f7ff fef8 	bl	8009054 <HAL_UART_RxCpltCallback>
}
 8009264:	bf00      	nop
 8009266:	3770      	adds	r7, #112	@ 0x70
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009278:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800927e:	2b01      	cmp	r3, #1
 8009280:	d108      	bne.n	8009294 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009286:	085b      	lsrs	r3, r3, #1
 8009288:	b29b      	uxth	r3, r3
 800928a:	4619      	mov	r1, r3
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f7f8 fbbd 	bl	8001a0c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009292:	e002      	b.n	800929a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f7ff fee7 	bl	8009068 <HAL_UART_RxHalfCpltCallback>
}
 800929a:	bf00      	nop
 800929c:	3710      	adds	r7, #16
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b084      	sub	sp, #16
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80092aa:	2300      	movs	r3, #0
 80092ac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	695b      	ldr	r3, [r3, #20]
 80092ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092be:	2b80      	cmp	r3, #128	@ 0x80
 80092c0:	bf0c      	ite	eq
 80092c2:	2301      	moveq	r3, #1
 80092c4:	2300      	movne	r3, #0
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	2b21      	cmp	r3, #33	@ 0x21
 80092d4:	d108      	bne.n	80092e8 <UART_DMAError+0x46>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d005      	beq.n	80092e8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	2200      	movs	r2, #0
 80092e0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80092e2:	68b8      	ldr	r0, [r7, #8]
 80092e4:	f000 f8c6 	bl	8009474 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	695b      	ldr	r3, [r3, #20]
 80092ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092f2:	2b40      	cmp	r3, #64	@ 0x40
 80092f4:	bf0c      	ite	eq
 80092f6:	2301      	moveq	r3, #1
 80092f8:	2300      	movne	r3, #0
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b22      	cmp	r3, #34	@ 0x22
 8009308:	d108      	bne.n	800931c <UART_DMAError+0x7a>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d005      	beq.n	800931c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	2200      	movs	r2, #0
 8009314:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009316:	68b8      	ldr	r0, [r7, #8]
 8009318:	f000 f8d4 	bl	80094c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009320:	f043 0210 	orr.w	r2, r3, #16
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009328:	68b8      	ldr	r0, [r7, #8]
 800932a:	f7ff fea7 	bl	800907c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800932e:	bf00      	nop
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
	...

08009338 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b098      	sub	sp, #96	@ 0x60
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	4613      	mov	r3, r2
 8009344:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009346:	68ba      	ldr	r2, [r7, #8]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	88fa      	ldrh	r2, [r7, #6]
 8009350:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2222      	movs	r2, #34	@ 0x22
 800935c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009364:	4a40      	ldr	r2, [pc, #256]	@ (8009468 <UART_Start_Receive_DMA+0x130>)
 8009366:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936c:	4a3f      	ldr	r2, [pc, #252]	@ (800946c <UART_Start_Receive_DMA+0x134>)
 800936e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009374:	4a3e      	ldr	r2, [pc, #248]	@ (8009470 <UART_Start_Receive_DMA+0x138>)
 8009376:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800937c:	2200      	movs	r2, #0
 800937e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009380:	f107 0308 	add.w	r3, r7, #8
 8009384:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	3304      	adds	r3, #4
 8009390:	4619      	mov	r1, r3
 8009392:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	88fb      	ldrh	r3, [r7, #6]
 8009398:	f7f9 fd18 	bl	8002dcc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800939c:	2300      	movs	r3, #0
 800939e:	613b      	str	r3, [r7, #16]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	613b      	str	r3, [r7, #16]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	613b      	str	r3, [r7, #16]
 80093b0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2200      	movs	r2, #0
 80093b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d019      	beq.n	80093f6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	330c      	adds	r3, #12
 80093c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093cc:	e853 3f00 	ldrex	r3, [r3]
 80093d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80093d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	330c      	adds	r3, #12
 80093e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093e2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80093e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80093e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80093ea:	e841 2300 	strex	r3, r2, [r1]
 80093ee:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80093f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d1e5      	bne.n	80093c2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	3314      	adds	r3, #20
 80093fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009400:	e853 3f00 	ldrex	r3, [r3]
 8009404:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009408:	f043 0301 	orr.w	r3, r3, #1
 800940c:	657b      	str	r3, [r7, #84]	@ 0x54
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	3314      	adds	r3, #20
 8009414:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009416:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009418:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800941c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800941e:	e841 2300 	strex	r3, r2, [r1]
 8009422:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1e5      	bne.n	80093f6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	3314      	adds	r3, #20
 8009430:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009432:	69bb      	ldr	r3, [r7, #24]
 8009434:	e853 3f00 	ldrex	r3, [r3]
 8009438:	617b      	str	r3, [r7, #20]
   return(result);
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009440:	653b      	str	r3, [r7, #80]	@ 0x50
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3314      	adds	r3, #20
 8009448:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800944a:	627a      	str	r2, [r7, #36]	@ 0x24
 800944c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944e:	6a39      	ldr	r1, [r7, #32]
 8009450:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009452:	e841 2300 	strex	r3, r2, [r1]
 8009456:	61fb      	str	r3, [r7, #28]
   return(result);
 8009458:	69fb      	ldr	r3, [r7, #28]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d1e5      	bne.n	800942a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800945e:	2300      	movs	r3, #0
}
 8009460:	4618      	mov	r0, r3
 8009462:	3760      	adds	r7, #96	@ 0x60
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}
 8009468:	08009147 	.word	0x08009147
 800946c:	0800926d 	.word	0x0800926d
 8009470:	080092a3 	.word	0x080092a3

08009474 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009474:	b480      	push	{r7}
 8009476:	b089      	sub	sp, #36	@ 0x24
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	330c      	adds	r3, #12
 8009482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	e853 3f00 	ldrex	r3, [r3]
 800948a:	60bb      	str	r3, [r7, #8]
   return(result);
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009492:	61fb      	str	r3, [r7, #28]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	330c      	adds	r3, #12
 800949a:	69fa      	ldr	r2, [r7, #28]
 800949c:	61ba      	str	r2, [r7, #24]
 800949e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a0:	6979      	ldr	r1, [r7, #20]
 80094a2:	69ba      	ldr	r2, [r7, #24]
 80094a4:	e841 2300 	strex	r3, r2, [r1]
 80094a8:	613b      	str	r3, [r7, #16]
   return(result);
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d1e5      	bne.n	800947c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2220      	movs	r2, #32
 80094b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80094b8:	bf00      	nop
 80094ba:	3724      	adds	r7, #36	@ 0x24
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b095      	sub	sp, #84	@ 0x54
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	330c      	adds	r3, #12
 80094d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80094dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	330c      	adds	r3, #12
 80094ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80094ec:	643a      	str	r2, [r7, #64]	@ 0x40
 80094ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80094f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80094f4:	e841 2300 	strex	r3, r2, [r1]
 80094f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d1e5      	bne.n	80094cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	3314      	adds	r3, #20
 8009506:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009508:	6a3b      	ldr	r3, [r7, #32]
 800950a:	e853 3f00 	ldrex	r3, [r3]
 800950e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009510:	69fb      	ldr	r3, [r7, #28]
 8009512:	f023 0301 	bic.w	r3, r3, #1
 8009516:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	3314      	adds	r3, #20
 800951e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009520:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009522:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009524:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009526:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009528:	e841 2300 	strex	r3, r2, [r1]
 800952c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800952e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1e5      	bne.n	8009500 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009538:	2b01      	cmp	r3, #1
 800953a:	d119      	bne.n	8009570 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	330c      	adds	r3, #12
 8009542:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	e853 3f00 	ldrex	r3, [r3]
 800954a:	60bb      	str	r3, [r7, #8]
   return(result);
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	f023 0310 	bic.w	r3, r3, #16
 8009552:	647b      	str	r3, [r7, #68]	@ 0x44
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	330c      	adds	r3, #12
 800955a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800955c:	61ba      	str	r2, [r7, #24]
 800955e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009560:	6979      	ldr	r1, [r7, #20]
 8009562:	69ba      	ldr	r2, [r7, #24]
 8009564:	e841 2300 	strex	r3, r2, [r1]
 8009568:	613b      	str	r3, [r7, #16]
   return(result);
 800956a:	693b      	ldr	r3, [r7, #16]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1e5      	bne.n	800953c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2220      	movs	r2, #32
 8009574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2200      	movs	r2, #0
 800957c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800957e:	bf00      	nop
 8009580:	3754      	adds	r7, #84	@ 0x54
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr

0800958a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800958a:	b580      	push	{r7, lr}
 800958c:	b084      	sub	sp, #16
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009596:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2200      	movs	r2, #0
 800959c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	2200      	movs	r2, #0
 80095a2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f7ff fd69 	bl	800907c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095aa:	bf00      	nop
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80095b2:	b480      	push	{r7}
 80095b4:	b085      	sub	sp, #20
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b21      	cmp	r3, #33	@ 0x21
 80095c4:	d13e      	bne.n	8009644 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095ce:	d114      	bne.n	80095fa <UART_Transmit_IT+0x48>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	691b      	ldr	r3, [r3, #16]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d110      	bne.n	80095fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a1b      	ldr	r3, [r3, #32]
 80095dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	881b      	ldrh	r3, [r3, #0]
 80095e2:	461a      	mov	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a1b      	ldr	r3, [r3, #32]
 80095f2:	1c9a      	adds	r2, r3, #2
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	621a      	str	r2, [r3, #32]
 80095f8:	e008      	b.n	800960c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6a1b      	ldr	r3, [r3, #32]
 80095fe:	1c59      	adds	r1, r3, #1
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	6211      	str	r1, [r2, #32]
 8009604:	781a      	ldrb	r2, [r3, #0]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009610:	b29b      	uxth	r3, r3
 8009612:	3b01      	subs	r3, #1
 8009614:	b29b      	uxth	r3, r3
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	4619      	mov	r1, r3
 800961a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800961c:	2b00      	cmp	r3, #0
 800961e:	d10f      	bne.n	8009640 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68da      	ldr	r2, [r3, #12]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800962e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	68da      	ldr	r2, [r3, #12]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800963e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009640:	2300      	movs	r3, #0
 8009642:	e000      	b.n	8009646 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009644:	2302      	movs	r3, #2
  }
}
 8009646:	4618      	mov	r0, r3
 8009648:	3714      	adds	r7, #20
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr

08009652 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009652:	b580      	push	{r7, lr}
 8009654:	b082      	sub	sp, #8
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68da      	ldr	r2, [r3, #12]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009668:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2220      	movs	r2, #32
 800966e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f7f8 fa42 	bl	8001afc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009678:	2300      	movs	r3, #0
}
 800967a:	4618      	mov	r0, r3
 800967c:	3708      	adds	r7, #8
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}

08009682 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b08c      	sub	sp, #48	@ 0x30
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009690:	b2db      	uxtb	r3, r3
 8009692:	2b22      	cmp	r3, #34	@ 0x22
 8009694:	f040 80ab 	bne.w	80097ee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096a0:	d117      	bne.n	80096d2 <UART_Receive_IT+0x50>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d113      	bne.n	80096d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80096aa:	2300      	movs	r3, #0
 80096ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	b29b      	uxth	r3, r3
 80096bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ca:	1c9a      	adds	r2, r3, #2
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80096d0:	e026      	b.n	8009720 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80096d8:	2300      	movs	r3, #0
 80096da:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096e4:	d007      	beq.n	80096f6 <UART_Receive_IT+0x74>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d10a      	bne.n	8009704 <UART_Receive_IT+0x82>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	691b      	ldr	r3, [r3, #16]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d106      	bne.n	8009704 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	b2da      	uxtb	r2, r3
 80096fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009700:	701a      	strb	r2, [r3, #0]
 8009702:	e008      	b.n	8009716 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	b2db      	uxtb	r3, r3
 800970c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009710:	b2da      	uxtb	r2, r3
 8009712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009714:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800971a:	1c5a      	adds	r2, r3, #1
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009724:	b29b      	uxth	r3, r3
 8009726:	3b01      	subs	r3, #1
 8009728:	b29b      	uxth	r3, r3
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	4619      	mov	r1, r3
 800972e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009730:	2b00      	cmp	r3, #0
 8009732:	d15a      	bne.n	80097ea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68da      	ldr	r2, [r3, #12]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f022 0220 	bic.w	r2, r2, #32
 8009742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68da      	ldr	r2, [r3, #12]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009752:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	695a      	ldr	r2, [r3, #20]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f022 0201 	bic.w	r2, r2, #1
 8009762:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2220      	movs	r2, #32
 8009768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009770:	2b01      	cmp	r3, #1
 8009772:	d135      	bne.n	80097e0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	330c      	adds	r3, #12
 8009780:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	e853 3f00 	ldrex	r3, [r3]
 8009788:	613b      	str	r3, [r7, #16]
   return(result);
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	f023 0310 	bic.w	r3, r3, #16
 8009790:	627b      	str	r3, [r7, #36]	@ 0x24
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	330c      	adds	r3, #12
 8009798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800979a:	623a      	str	r2, [r7, #32]
 800979c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979e:	69f9      	ldr	r1, [r7, #28]
 80097a0:	6a3a      	ldr	r2, [r7, #32]
 80097a2:	e841 2300 	strex	r3, r2, [r1]
 80097a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80097a8:	69bb      	ldr	r3, [r7, #24]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d1e5      	bne.n	800977a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 0310 	and.w	r3, r3, #16
 80097b8:	2b10      	cmp	r3, #16
 80097ba:	d10a      	bne.n	80097d2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80097bc:	2300      	movs	r3, #0
 80097be:	60fb      	str	r3, [r7, #12]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	60fb      	str	r3, [r7, #12]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	60fb      	str	r3, [r7, #12]
 80097d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80097d6:	4619      	mov	r1, r3
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f7f8 f917 	bl	8001a0c <HAL_UARTEx_RxEventCallback>
 80097de:	e002      	b.n	80097e6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f7ff fc37 	bl	8009054 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	e002      	b.n	80097f0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80097ea:	2300      	movs	r3, #0
 80097ec:	e000      	b.n	80097f0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80097ee:	2302      	movs	r3, #2
  }
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3730      	adds	r7, #48	@ 0x30
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097fc:	b0c0      	sub	sp, #256	@ 0x100
 80097fe:	af00      	add	r7, sp, #0
 8009800:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8009804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009808:	685a      	ldr	r2, [r3, #4]
 800980a:	4bcf      	ldr	r3, [pc, #828]	@ (8009b48 <UART_SetConfig+0x350>)
 800980c:	429a      	cmp	r2, r3
 800980e:	d904      	bls.n	800981a <UART_SetConfig+0x22>
 8009810:	f640 6161 	movw	r1, #3681	@ 0xe61
 8009814:	48cd      	ldr	r0, [pc, #820]	@ (8009b4c <UART_SetConfig+0x354>)
 8009816:	f7f7 fdbf 	bl	8001398 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800981a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800981e:	68db      	ldr	r3, [r3, #12]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d00a      	beq.n	800983a <UART_SetConfig+0x42>
 8009824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800982e:	d004      	beq.n	800983a <UART_SetConfig+0x42>
 8009830:	f640 6162 	movw	r1, #3682	@ 0xe62
 8009834:	48c5      	ldr	r0, [pc, #788]	@ (8009b4c <UART_SetConfig+0x354>)
 8009836:	f7f7 fdaf 	bl	8001398 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800983a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800983e:	691b      	ldr	r3, [r3, #16]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d010      	beq.n	8009866 <UART_SetConfig+0x6e>
 8009844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009848:	691b      	ldr	r3, [r3, #16]
 800984a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800984e:	d00a      	beq.n	8009866 <UART_SetConfig+0x6e>
 8009850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009854:	691b      	ldr	r3, [r3, #16]
 8009856:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800985a:	d004      	beq.n	8009866 <UART_SetConfig+0x6e>
 800985c:	f640 6163 	movw	r1, #3683	@ 0xe63
 8009860:	48ba      	ldr	r0, [pc, #744]	@ (8009b4c <UART_SetConfig+0x354>)
 8009862:	f7f7 fd99 	bl	8001398 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8009866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800986a:	695a      	ldr	r2, [r3, #20]
 800986c:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8009870:	4013      	ands	r3, r2
 8009872:	2b00      	cmp	r3, #0
 8009874:	d104      	bne.n	8009880 <UART_SetConfig+0x88>
 8009876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d104      	bne.n	800988a <UART_SetConfig+0x92>
 8009880:	f640 6164 	movw	r1, #3684	@ 0xe64
 8009884:	48b1      	ldr	r0, [pc, #708]	@ (8009b4c <UART_SetConfig+0x354>)
 8009886:	f7f7 fd87 	bl	8001398 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800988a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800989a:	68d9      	ldr	r1, [r3, #12]
 800989c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098a0:	681a      	ldr	r2, [r3, #0]
 80098a2:	ea40 0301 	orr.w	r3, r0, r1
 80098a6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80098a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ac:	689a      	ldr	r2, [r3, #8]
 80098ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098b2:	691b      	ldr	r3, [r3, #16]
 80098b4:	431a      	orrs	r2, r3
 80098b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ba:	695b      	ldr	r3, [r3, #20]
 80098bc:	431a      	orrs	r2, r3
 80098be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098c2:	69db      	ldr	r3, [r3, #28]
 80098c4:	4313      	orrs	r3, r2
 80098c6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80098ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80098d6:	f021 010c 	bic.w	r1, r1, #12
 80098da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80098e4:	430b      	orrs	r3, r1
 80098e6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80098e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	695b      	ldr	r3, [r3, #20]
 80098f0:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80098f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098f8:	6999      	ldr	r1, [r3, #24]
 80098fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	ea40 0301 	orr.w	r3, r0, r1
 8009904:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	4b90      	ldr	r3, [pc, #576]	@ (8009b50 <UART_SetConfig+0x358>)
 800990e:	429a      	cmp	r2, r3
 8009910:	d005      	beq.n	800991e <UART_SetConfig+0x126>
 8009912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	4b8e      	ldr	r3, [pc, #568]	@ (8009b54 <UART_SetConfig+0x35c>)
 800991a:	429a      	cmp	r2, r3
 800991c:	d104      	bne.n	8009928 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800991e:	f7fd ff79 	bl	8007814 <HAL_RCC_GetPCLK2Freq>
 8009922:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009926:	e003      	b.n	8009930 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009928:	f7fd ff60 	bl	80077ec <HAL_RCC_GetPCLK1Freq>
 800992c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009934:	69db      	ldr	r3, [r3, #28]
 8009936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800993a:	f040 810f 	bne.w	8009b5c <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800993e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009942:	2200      	movs	r2, #0
 8009944:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009948:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800994c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009950:	4622      	mov	r2, r4
 8009952:	462b      	mov	r3, r5
 8009954:	1891      	adds	r1, r2, r2
 8009956:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009958:	415b      	adcs	r3, r3
 800995a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800995c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009960:	4621      	mov	r1, r4
 8009962:	eb12 0801 	adds.w	r8, r2, r1
 8009966:	4629      	mov	r1, r5
 8009968:	eb43 0901 	adc.w	r9, r3, r1
 800996c:	f04f 0200 	mov.w	r2, #0
 8009970:	f04f 0300 	mov.w	r3, #0
 8009974:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009978:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800997c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009980:	4690      	mov	r8, r2
 8009982:	4699      	mov	r9, r3
 8009984:	4623      	mov	r3, r4
 8009986:	eb18 0303 	adds.w	r3, r8, r3
 800998a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800998e:	462b      	mov	r3, r5
 8009990:	eb49 0303 	adc.w	r3, r9, r3
 8009994:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800999c:	685b      	ldr	r3, [r3, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80099a4:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80099a8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80099ac:	460b      	mov	r3, r1
 80099ae:	18db      	adds	r3, r3, r3
 80099b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80099b2:	4613      	mov	r3, r2
 80099b4:	eb42 0303 	adc.w	r3, r2, r3
 80099b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80099ba:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80099be:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80099c2:	f7f6 fc65 	bl	8000290 <__aeabi_uldivmod>
 80099c6:	4602      	mov	r2, r0
 80099c8:	460b      	mov	r3, r1
 80099ca:	4b63      	ldr	r3, [pc, #396]	@ (8009b58 <UART_SetConfig+0x360>)
 80099cc:	fba3 2302 	umull	r2, r3, r3, r2
 80099d0:	095b      	lsrs	r3, r3, #5
 80099d2:	011c      	lsls	r4, r3, #4
 80099d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099d8:	2200      	movs	r2, #0
 80099da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80099de:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80099e2:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80099e6:	4642      	mov	r2, r8
 80099e8:	464b      	mov	r3, r9
 80099ea:	1891      	adds	r1, r2, r2
 80099ec:	64b9      	str	r1, [r7, #72]	@ 0x48
 80099ee:	415b      	adcs	r3, r3
 80099f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099f2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80099f6:	4641      	mov	r1, r8
 80099f8:	eb12 0a01 	adds.w	sl, r2, r1
 80099fc:	4649      	mov	r1, r9
 80099fe:	eb43 0b01 	adc.w	fp, r3, r1
 8009a02:	f04f 0200 	mov.w	r2, #0
 8009a06:	f04f 0300 	mov.w	r3, #0
 8009a0a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009a0e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009a12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a16:	4692      	mov	sl, r2
 8009a18:	469b      	mov	fp, r3
 8009a1a:	4643      	mov	r3, r8
 8009a1c:	eb1a 0303 	adds.w	r3, sl, r3
 8009a20:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a24:	464b      	mov	r3, r9
 8009a26:	eb4b 0303 	adc.w	r3, fp, r3
 8009a2a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a3a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009a3e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009a42:	460b      	mov	r3, r1
 8009a44:	18db      	adds	r3, r3, r3
 8009a46:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a48:	4613      	mov	r3, r2
 8009a4a:	eb42 0303 	adc.w	r3, r2, r3
 8009a4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a50:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009a54:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009a58:	f7f6 fc1a 	bl	8000290 <__aeabi_uldivmod>
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	460b      	mov	r3, r1
 8009a60:	4611      	mov	r1, r2
 8009a62:	4b3d      	ldr	r3, [pc, #244]	@ (8009b58 <UART_SetConfig+0x360>)
 8009a64:	fba3 2301 	umull	r2, r3, r3, r1
 8009a68:	095b      	lsrs	r3, r3, #5
 8009a6a:	2264      	movs	r2, #100	@ 0x64
 8009a6c:	fb02 f303 	mul.w	r3, r2, r3
 8009a70:	1acb      	subs	r3, r1, r3
 8009a72:	00db      	lsls	r3, r3, #3
 8009a74:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009a78:	4b37      	ldr	r3, [pc, #220]	@ (8009b58 <UART_SetConfig+0x360>)
 8009a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8009a7e:	095b      	lsrs	r3, r3, #5
 8009a80:	005b      	lsls	r3, r3, #1
 8009a82:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009a86:	441c      	add	r4, r3
 8009a88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009a92:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009a96:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009a9a:	4642      	mov	r2, r8
 8009a9c:	464b      	mov	r3, r9
 8009a9e:	1891      	adds	r1, r2, r2
 8009aa0:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009aa2:	415b      	adcs	r3, r3
 8009aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009aa6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009aaa:	4641      	mov	r1, r8
 8009aac:	1851      	adds	r1, r2, r1
 8009aae:	6339      	str	r1, [r7, #48]	@ 0x30
 8009ab0:	4649      	mov	r1, r9
 8009ab2:	414b      	adcs	r3, r1
 8009ab4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ab6:	f04f 0200 	mov.w	r2, #0
 8009aba:	f04f 0300 	mov.w	r3, #0
 8009abe:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009ac2:	4659      	mov	r1, fp
 8009ac4:	00cb      	lsls	r3, r1, #3
 8009ac6:	4651      	mov	r1, sl
 8009ac8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009acc:	4651      	mov	r1, sl
 8009ace:	00ca      	lsls	r2, r1, #3
 8009ad0:	4610      	mov	r0, r2
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	4642      	mov	r2, r8
 8009ad8:	189b      	adds	r3, r3, r2
 8009ada:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009ade:	464b      	mov	r3, r9
 8009ae0:	460a      	mov	r2, r1
 8009ae2:	eb42 0303 	adc.w	r3, r2, r3
 8009ae6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009af6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009afa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009afe:	460b      	mov	r3, r1
 8009b00:	18db      	adds	r3, r3, r3
 8009b02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b04:	4613      	mov	r3, r2
 8009b06:	eb42 0303 	adc.w	r3, r2, r3
 8009b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009b10:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009b14:	f7f6 fbbc 	bl	8000290 <__aeabi_uldivmod>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8009b58 <UART_SetConfig+0x360>)
 8009b1e:	fba3 1302 	umull	r1, r3, r3, r2
 8009b22:	095b      	lsrs	r3, r3, #5
 8009b24:	2164      	movs	r1, #100	@ 0x64
 8009b26:	fb01 f303 	mul.w	r3, r1, r3
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	00db      	lsls	r3, r3, #3
 8009b2e:	3332      	adds	r3, #50	@ 0x32
 8009b30:	4a09      	ldr	r2, [pc, #36]	@ (8009b58 <UART_SetConfig+0x360>)
 8009b32:	fba2 2303 	umull	r2, r3, r2, r3
 8009b36:	095b      	lsrs	r3, r3, #5
 8009b38:	f003 0207 	and.w	r2, r3, #7
 8009b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4422      	add	r2, r4
 8009b44:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009b46:	e109      	b.n	8009d5c <UART_SetConfig+0x564>
 8009b48:	00a037a0 	.word	0x00a037a0
 8009b4c:	08013790 	.word	0x08013790
 8009b50:	40011000 	.word	0x40011000
 8009b54:	40011400 	.word	0x40011400
 8009b58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b60:	2200      	movs	r2, #0
 8009b62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009b6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009b6e:	4642      	mov	r2, r8
 8009b70:	464b      	mov	r3, r9
 8009b72:	1891      	adds	r1, r2, r2
 8009b74:	6239      	str	r1, [r7, #32]
 8009b76:	415b      	adcs	r3, r3
 8009b78:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009b7e:	4641      	mov	r1, r8
 8009b80:	1854      	adds	r4, r2, r1
 8009b82:	4649      	mov	r1, r9
 8009b84:	eb43 0501 	adc.w	r5, r3, r1
 8009b88:	f04f 0200 	mov.w	r2, #0
 8009b8c:	f04f 0300 	mov.w	r3, #0
 8009b90:	00eb      	lsls	r3, r5, #3
 8009b92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009b96:	00e2      	lsls	r2, r4, #3
 8009b98:	4614      	mov	r4, r2
 8009b9a:	461d      	mov	r5, r3
 8009b9c:	4643      	mov	r3, r8
 8009b9e:	18e3      	adds	r3, r4, r3
 8009ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ba4:	464b      	mov	r3, r9
 8009ba6:	eb45 0303 	adc.w	r3, r5, r3
 8009baa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009bba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009bbe:	f04f 0200 	mov.w	r2, #0
 8009bc2:	f04f 0300 	mov.w	r3, #0
 8009bc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009bca:	4629      	mov	r1, r5
 8009bcc:	008b      	lsls	r3, r1, #2
 8009bce:	4621      	mov	r1, r4
 8009bd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009bd4:	4621      	mov	r1, r4
 8009bd6:	008a      	lsls	r2, r1, #2
 8009bd8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009bdc:	f7f6 fb58 	bl	8000290 <__aeabi_uldivmod>
 8009be0:	4602      	mov	r2, r0
 8009be2:	460b      	mov	r3, r1
 8009be4:	4b60      	ldr	r3, [pc, #384]	@ (8009d68 <UART_SetConfig+0x570>)
 8009be6:	fba3 2302 	umull	r2, r3, r3, r2
 8009bea:	095b      	lsrs	r3, r3, #5
 8009bec:	011c      	lsls	r4, r3, #4
 8009bee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009bf8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009bfc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009c00:	4642      	mov	r2, r8
 8009c02:	464b      	mov	r3, r9
 8009c04:	1891      	adds	r1, r2, r2
 8009c06:	61b9      	str	r1, [r7, #24]
 8009c08:	415b      	adcs	r3, r3
 8009c0a:	61fb      	str	r3, [r7, #28]
 8009c0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009c10:	4641      	mov	r1, r8
 8009c12:	1851      	adds	r1, r2, r1
 8009c14:	6139      	str	r1, [r7, #16]
 8009c16:	4649      	mov	r1, r9
 8009c18:	414b      	adcs	r3, r1
 8009c1a:	617b      	str	r3, [r7, #20]
 8009c1c:	f04f 0200 	mov.w	r2, #0
 8009c20:	f04f 0300 	mov.w	r3, #0
 8009c24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009c28:	4659      	mov	r1, fp
 8009c2a:	00cb      	lsls	r3, r1, #3
 8009c2c:	4651      	mov	r1, sl
 8009c2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c32:	4651      	mov	r1, sl
 8009c34:	00ca      	lsls	r2, r1, #3
 8009c36:	4610      	mov	r0, r2
 8009c38:	4619      	mov	r1, r3
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	4642      	mov	r2, r8
 8009c3e:	189b      	adds	r3, r3, r2
 8009c40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c44:	464b      	mov	r3, r9
 8009c46:	460a      	mov	r2, r1
 8009c48:	eb42 0303 	adc.w	r3, r2, r3
 8009c4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009c5c:	f04f 0200 	mov.w	r2, #0
 8009c60:	f04f 0300 	mov.w	r3, #0
 8009c64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009c68:	4649      	mov	r1, r9
 8009c6a:	008b      	lsls	r3, r1, #2
 8009c6c:	4641      	mov	r1, r8
 8009c6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c72:	4641      	mov	r1, r8
 8009c74:	008a      	lsls	r2, r1, #2
 8009c76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009c7a:	f7f6 fb09 	bl	8000290 <__aeabi_uldivmod>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	460b      	mov	r3, r1
 8009c82:	4611      	mov	r1, r2
 8009c84:	4b38      	ldr	r3, [pc, #224]	@ (8009d68 <UART_SetConfig+0x570>)
 8009c86:	fba3 2301 	umull	r2, r3, r3, r1
 8009c8a:	095b      	lsrs	r3, r3, #5
 8009c8c:	2264      	movs	r2, #100	@ 0x64
 8009c8e:	fb02 f303 	mul.w	r3, r2, r3
 8009c92:	1acb      	subs	r3, r1, r3
 8009c94:	011b      	lsls	r3, r3, #4
 8009c96:	3332      	adds	r3, #50	@ 0x32
 8009c98:	4a33      	ldr	r2, [pc, #204]	@ (8009d68 <UART_SetConfig+0x570>)
 8009c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8009c9e:	095b      	lsrs	r3, r3, #5
 8009ca0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ca4:	441c      	add	r4, r3
 8009ca6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009caa:	2200      	movs	r2, #0
 8009cac:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cae:	677a      	str	r2, [r7, #116]	@ 0x74
 8009cb0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009cb4:	4642      	mov	r2, r8
 8009cb6:	464b      	mov	r3, r9
 8009cb8:	1891      	adds	r1, r2, r2
 8009cba:	60b9      	str	r1, [r7, #8]
 8009cbc:	415b      	adcs	r3, r3
 8009cbe:	60fb      	str	r3, [r7, #12]
 8009cc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009cc4:	4641      	mov	r1, r8
 8009cc6:	1851      	adds	r1, r2, r1
 8009cc8:	6039      	str	r1, [r7, #0]
 8009cca:	4649      	mov	r1, r9
 8009ccc:	414b      	adcs	r3, r1
 8009cce:	607b      	str	r3, [r7, #4]
 8009cd0:	f04f 0200 	mov.w	r2, #0
 8009cd4:	f04f 0300 	mov.w	r3, #0
 8009cd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009cdc:	4659      	mov	r1, fp
 8009cde:	00cb      	lsls	r3, r1, #3
 8009ce0:	4651      	mov	r1, sl
 8009ce2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ce6:	4651      	mov	r1, sl
 8009ce8:	00ca      	lsls	r2, r1, #3
 8009cea:	4610      	mov	r0, r2
 8009cec:	4619      	mov	r1, r3
 8009cee:	4603      	mov	r3, r0
 8009cf0:	4642      	mov	r2, r8
 8009cf2:	189b      	adds	r3, r3, r2
 8009cf4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009cf6:	464b      	mov	r3, r9
 8009cf8:	460a      	mov	r2, r1
 8009cfa:	eb42 0303 	adc.w	r3, r2, r3
 8009cfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	2200      	movs	r2, #0
 8009d08:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d0a:	667a      	str	r2, [r7, #100]	@ 0x64
 8009d0c:	f04f 0200 	mov.w	r2, #0
 8009d10:	f04f 0300 	mov.w	r3, #0
 8009d14:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009d18:	4649      	mov	r1, r9
 8009d1a:	008b      	lsls	r3, r1, #2
 8009d1c:	4641      	mov	r1, r8
 8009d1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d22:	4641      	mov	r1, r8
 8009d24:	008a      	lsls	r2, r1, #2
 8009d26:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009d2a:	f7f6 fab1 	bl	8000290 <__aeabi_uldivmod>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	460b      	mov	r3, r1
 8009d32:	4b0d      	ldr	r3, [pc, #52]	@ (8009d68 <UART_SetConfig+0x570>)
 8009d34:	fba3 1302 	umull	r1, r3, r3, r2
 8009d38:	095b      	lsrs	r3, r3, #5
 8009d3a:	2164      	movs	r1, #100	@ 0x64
 8009d3c:	fb01 f303 	mul.w	r3, r1, r3
 8009d40:	1ad3      	subs	r3, r2, r3
 8009d42:	011b      	lsls	r3, r3, #4
 8009d44:	3332      	adds	r3, #50	@ 0x32
 8009d46:	4a08      	ldr	r2, [pc, #32]	@ (8009d68 <UART_SetConfig+0x570>)
 8009d48:	fba2 2303 	umull	r2, r3, r2, r3
 8009d4c:	095b      	lsrs	r3, r3, #5
 8009d4e:	f003 020f 	and.w	r2, r3, #15
 8009d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4422      	add	r2, r4
 8009d5a:	609a      	str	r2, [r3, #8]
}
 8009d5c:	bf00      	nop
 8009d5e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009d62:	46bd      	mov	sp, r7
 8009d64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d68:	51eb851f 	.word	0x51eb851f

08009d6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d6c:	b084      	sub	sp, #16
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b084      	sub	sp, #16
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
 8009d76:	f107 001c 	add.w	r0, r7, #28
 8009d7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d122      	bne.n	8009dca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d88:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	68db      	ldr	r3, [r3, #12]
 8009d94:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009d98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	68db      	ldr	r3, [r3, #12]
 8009da4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009dac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d105      	bne.n	8009dbe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	68db      	ldr	r3, [r3, #12]
 8009db6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f001 fbee 	bl	800b5a0 <USB_CoreReset>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	73fb      	strb	r3, [r7, #15]
 8009dc8:	e01a      	b.n	8009e00 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	68db      	ldr	r3, [r3, #12]
 8009dce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f001 fbe2 	bl	800b5a0 <USB_CoreReset>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d106      	bne.n	8009df4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dea:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	639a      	str	r2, [r3, #56]	@ 0x38
 8009df2:	e005      	b.n	8009e00 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009df8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e02:	2b01      	cmp	r3, #1
 8009e04:	d10b      	bne.n	8009e1e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	f043 0206 	orr.w	r2, r3, #6
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	f043 0220 	orr.w	r2, r3, #32
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3710      	adds	r7, #16
 8009e24:	46bd      	mov	sp, r7
 8009e26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e2a:	b004      	add	sp, #16
 8009e2c:	4770      	bx	lr
	...

08009e30 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b087      	sub	sp, #28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	4613      	mov	r3, r2
 8009e3c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009e3e:	79fb      	ldrb	r3, [r7, #7]
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	d165      	bne.n	8009f10 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	4a41      	ldr	r2, [pc, #260]	@ (8009f4c <USB_SetTurnaroundTime+0x11c>)
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d906      	bls.n	8009e5a <USB_SetTurnaroundTime+0x2a>
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	4a40      	ldr	r2, [pc, #256]	@ (8009f50 <USB_SetTurnaroundTime+0x120>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d202      	bcs.n	8009e5a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009e54:	230f      	movs	r3, #15
 8009e56:	617b      	str	r3, [r7, #20]
 8009e58:	e062      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	4a3c      	ldr	r2, [pc, #240]	@ (8009f50 <USB_SetTurnaroundTime+0x120>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d306      	bcc.n	8009e70 <USB_SetTurnaroundTime+0x40>
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	4a3b      	ldr	r2, [pc, #236]	@ (8009f54 <USB_SetTurnaroundTime+0x124>)
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d202      	bcs.n	8009e70 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009e6a:	230e      	movs	r3, #14
 8009e6c:	617b      	str	r3, [r7, #20]
 8009e6e:	e057      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	4a38      	ldr	r2, [pc, #224]	@ (8009f54 <USB_SetTurnaroundTime+0x124>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d306      	bcc.n	8009e86 <USB_SetTurnaroundTime+0x56>
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	4a37      	ldr	r2, [pc, #220]	@ (8009f58 <USB_SetTurnaroundTime+0x128>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d202      	bcs.n	8009e86 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009e80:	230d      	movs	r3, #13
 8009e82:	617b      	str	r3, [r7, #20]
 8009e84:	e04c      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	4a33      	ldr	r2, [pc, #204]	@ (8009f58 <USB_SetTurnaroundTime+0x128>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d306      	bcc.n	8009e9c <USB_SetTurnaroundTime+0x6c>
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	4a32      	ldr	r2, [pc, #200]	@ (8009f5c <USB_SetTurnaroundTime+0x12c>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d802      	bhi.n	8009e9c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009e96:	230c      	movs	r3, #12
 8009e98:	617b      	str	r3, [r7, #20]
 8009e9a:	e041      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	4a2f      	ldr	r2, [pc, #188]	@ (8009f5c <USB_SetTurnaroundTime+0x12c>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d906      	bls.n	8009eb2 <USB_SetTurnaroundTime+0x82>
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	4a2e      	ldr	r2, [pc, #184]	@ (8009f60 <USB_SetTurnaroundTime+0x130>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d802      	bhi.n	8009eb2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009eac:	230b      	movs	r3, #11
 8009eae:	617b      	str	r3, [r7, #20]
 8009eb0:	e036      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	4a2a      	ldr	r2, [pc, #168]	@ (8009f60 <USB_SetTurnaroundTime+0x130>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d906      	bls.n	8009ec8 <USB_SetTurnaroundTime+0x98>
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	4a29      	ldr	r2, [pc, #164]	@ (8009f64 <USB_SetTurnaroundTime+0x134>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d802      	bhi.n	8009ec8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009ec2:	230a      	movs	r3, #10
 8009ec4:	617b      	str	r3, [r7, #20]
 8009ec6:	e02b      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009ec8:	68bb      	ldr	r3, [r7, #8]
 8009eca:	4a26      	ldr	r2, [pc, #152]	@ (8009f64 <USB_SetTurnaroundTime+0x134>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d906      	bls.n	8009ede <USB_SetTurnaroundTime+0xae>
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	4a25      	ldr	r2, [pc, #148]	@ (8009f68 <USB_SetTurnaroundTime+0x138>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d202      	bcs.n	8009ede <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009ed8:	2309      	movs	r3, #9
 8009eda:	617b      	str	r3, [r7, #20]
 8009edc:	e020      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	4a21      	ldr	r2, [pc, #132]	@ (8009f68 <USB_SetTurnaroundTime+0x138>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d306      	bcc.n	8009ef4 <USB_SetTurnaroundTime+0xc4>
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	4a20      	ldr	r2, [pc, #128]	@ (8009f6c <USB_SetTurnaroundTime+0x13c>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d802      	bhi.n	8009ef4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009eee:	2308      	movs	r3, #8
 8009ef0:	617b      	str	r3, [r7, #20]
 8009ef2:	e015      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8009f6c <USB_SetTurnaroundTime+0x13c>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d906      	bls.n	8009f0a <USB_SetTurnaroundTime+0xda>
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	4a1c      	ldr	r2, [pc, #112]	@ (8009f70 <USB_SetTurnaroundTime+0x140>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d202      	bcs.n	8009f0a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009f04:	2307      	movs	r3, #7
 8009f06:	617b      	str	r3, [r7, #20]
 8009f08:	e00a      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009f0a:	2306      	movs	r3, #6
 8009f0c:	617b      	str	r3, [r7, #20]
 8009f0e:	e007      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009f10:	79fb      	ldrb	r3, [r7, #7]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d102      	bne.n	8009f1c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009f16:	2309      	movs	r3, #9
 8009f18:	617b      	str	r3, [r7, #20]
 8009f1a:	e001      	b.n	8009f20 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009f1c:	2309      	movs	r3, #9
 8009f1e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	68da      	ldr	r2, [r3, #12]
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	029b      	lsls	r3, r3, #10
 8009f34:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009f38:	431a      	orrs	r2, r3
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	371c      	adds	r7, #28
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr
 8009f4c:	00d8acbf 	.word	0x00d8acbf
 8009f50:	00e4e1c0 	.word	0x00e4e1c0
 8009f54:	00f42400 	.word	0x00f42400
 8009f58:	01067380 	.word	0x01067380
 8009f5c:	011a499f 	.word	0x011a499f
 8009f60:	01312cff 	.word	0x01312cff
 8009f64:	014ca43f 	.word	0x014ca43f
 8009f68:	016e3600 	.word	0x016e3600
 8009f6c:	01a6ab1f 	.word	0x01a6ab1f
 8009f70:	01e84800 	.word	0x01e84800

08009f74 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b083      	sub	sp, #12
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	f043 0201 	orr.w	r2, r3, #1
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009f88:	2300      	movs	r3, #0
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	370c      	adds	r7, #12
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr

08009f96 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f96:	b480      	push	{r7}
 8009f98:	b083      	sub	sp, #12
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	f023 0201 	bic.w	r2, r3, #1
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	370c      	adds	r7, #12
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr

08009fb8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b084      	sub	sp, #16
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	68db      	ldr	r3, [r3, #12]
 8009fcc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009fd4:	78fb      	ldrb	r3, [r7, #3]
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d115      	bne.n	800a006 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	68db      	ldr	r3, [r3, #12]
 8009fde:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009fe6:	2001      	movs	r0, #1
 8009fe8:	f7f7 fe9e 	bl	8001d28 <HAL_Delay>
      ms++;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	3301      	adds	r3, #1
 8009ff0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f001 fa45 	bl	800b482 <USB_GetMode>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d01e      	beq.n	800a03c <USB_SetCurrentMode+0x84>
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	2b31      	cmp	r3, #49	@ 0x31
 800a002:	d9f0      	bls.n	8009fe6 <USB_SetCurrentMode+0x2e>
 800a004:	e01a      	b.n	800a03c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a006:	78fb      	ldrb	r3, [r7, #3]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d115      	bne.n	800a038 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a018:	2001      	movs	r0, #1
 800a01a:	f7f7 fe85 	bl	8001d28 <HAL_Delay>
      ms++;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	3301      	adds	r3, #1
 800a022:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f001 fa2c 	bl	800b482 <USB_GetMode>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d005      	beq.n	800a03c <USB_SetCurrentMode+0x84>
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2b31      	cmp	r3, #49	@ 0x31
 800a034:	d9f0      	bls.n	800a018 <USB_SetCurrentMode+0x60>
 800a036:	e001      	b.n	800a03c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	e005      	b.n	800a048 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2b32      	cmp	r3, #50	@ 0x32
 800a040:	d101      	bne.n	800a046 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a042:	2301      	movs	r3, #1
 800a044:	e000      	b.n	800a048 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3710      	adds	r7, #16
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a050:	b084      	sub	sp, #16
 800a052:	b580      	push	{r7, lr}
 800a054:	b086      	sub	sp, #24
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a05e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a06a:	2300      	movs	r3, #0
 800a06c:	613b      	str	r3, [r7, #16]
 800a06e:	e009      	b.n	800a084 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	3340      	adds	r3, #64	@ 0x40
 800a076:	009b      	lsls	r3, r3, #2
 800a078:	4413      	add	r3, r2
 800a07a:	2200      	movs	r2, #0
 800a07c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	3301      	adds	r3, #1
 800a082:	613b      	str	r3, [r7, #16]
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	2b0e      	cmp	r3, #14
 800a088:	d9f2      	bls.n	800a070 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a08a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d11c      	bne.n	800a0ca <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a09e:	f043 0302 	orr.w	r3, r3, #2
 800a0a2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0b4:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0c0:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	639a      	str	r2, [r3, #56]	@ 0x38
 800a0c8:	e00b      	b.n	800a0e2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0ce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0da:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a0e8:	461a      	mov	r2, r3
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	680b      	ldr	r3, [r1, #0]
 800a100:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a104:	2b01      	cmp	r3, #1
 800a106:	d10c      	bne.n	800a122 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d104      	bne.n	800a118 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a10e:	2100      	movs	r1, #0
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 f965 	bl	800a3e0 <USB_SetDevSpeed>
 800a116:	e008      	b.n	800a12a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a118:	2101      	movs	r1, #1
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 f960 	bl	800a3e0 <USB_SetDevSpeed>
 800a120:	e003      	b.n	800a12a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a122:	2103      	movs	r1, #3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 f95b 	bl	800a3e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a12a:	2110      	movs	r1, #16
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 f8f3 	bl	800a318 <USB_FlushTxFifo>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d001      	beq.n	800a13c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 f91f 	bl	800a380 <USB_FlushRxFifo>
 800a142:	4603      	mov	r3, r0
 800a144:	2b00      	cmp	r3, #0
 800a146:	d001      	beq.n	800a14c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a148:	2301      	movs	r3, #1
 800a14a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a152:	461a      	mov	r2, r3
 800a154:	2300      	movs	r3, #0
 800a156:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a15e:	461a      	mov	r2, r3
 800a160:	2300      	movs	r3, #0
 800a162:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a16a:	461a      	mov	r2, r3
 800a16c:	2300      	movs	r3, #0
 800a16e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a170:	2300      	movs	r3, #0
 800a172:	613b      	str	r3, [r7, #16]
 800a174:	e043      	b.n	800a1fe <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	015a      	lsls	r2, r3, #5
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	4413      	add	r3, r2
 800a17e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a188:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a18c:	d118      	bne.n	800a1c0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d10a      	bne.n	800a1aa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	015a      	lsls	r2, r3, #5
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	4413      	add	r3, r2
 800a19c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a1a6:	6013      	str	r3, [r2, #0]
 800a1a8:	e013      	b.n	800a1d2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	015a      	lsls	r2, r3, #5
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	4413      	add	r3, r2
 800a1b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a1bc:	6013      	str	r3, [r2, #0]
 800a1be:	e008      	b.n	800a1d2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	015a      	lsls	r2, r3, #5
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1cc:	461a      	mov	r2, r3
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	015a      	lsls	r2, r3, #5
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	4413      	add	r3, r2
 800a1da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1de:	461a      	mov	r2, r3
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	015a      	lsls	r2, r3, #5
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	4413      	add	r3, r2
 800a1ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a1f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	613b      	str	r3, [r7, #16]
 800a1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a200:	693a      	ldr	r2, [r7, #16]
 800a202:	429a      	cmp	r2, r3
 800a204:	d3b7      	bcc.n	800a176 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a206:	2300      	movs	r3, #0
 800a208:	613b      	str	r3, [r7, #16]
 800a20a:	e043      	b.n	800a294 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	015a      	lsls	r2, r3, #5
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	4413      	add	r3, r2
 800a214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a21e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a222:	d118      	bne.n	800a256 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d10a      	bne.n	800a240 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	015a      	lsls	r2, r3, #5
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	4413      	add	r3, r2
 800a232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a236:	461a      	mov	r2, r3
 800a238:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a23c:	6013      	str	r3, [r2, #0]
 800a23e:	e013      	b.n	800a268 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	015a      	lsls	r2, r3, #5
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	4413      	add	r3, r2
 800a248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a24c:	461a      	mov	r2, r3
 800a24e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a252:	6013      	str	r3, [r2, #0]
 800a254:	e008      	b.n	800a268 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	015a      	lsls	r2, r3, #5
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	4413      	add	r3, r2
 800a25e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a262:	461a      	mov	r2, r3
 800a264:	2300      	movs	r3, #0
 800a266:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	015a      	lsls	r2, r3, #5
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	4413      	add	r3, r2
 800a270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a274:	461a      	mov	r2, r3
 800a276:	2300      	movs	r3, #0
 800a278:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	015a      	lsls	r2, r3, #5
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	4413      	add	r3, r2
 800a282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a286:	461a      	mov	r2, r3
 800a288:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a28c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	3301      	adds	r3, #1
 800a292:	613b      	str	r3, [r7, #16]
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	693a      	ldr	r2, [r7, #16]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d3b7      	bcc.n	800a20c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2a2:	691b      	ldr	r3, [r3, #16]
 800a2a4:	68fa      	ldr	r2, [r7, #12]
 800a2a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a2aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2ae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a2bc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d105      	bne.n	800a2d0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	699b      	ldr	r3, [r3, #24]
 800a2c8:	f043 0210 	orr.w	r2, r3, #16
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	699a      	ldr	r2, [r3, #24]
 800a2d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a314 <USB_DevInit+0x2c4>)
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	687a      	ldr	r2, [r7, #4]
 800a2da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a2dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d005      	beq.n	800a2ee <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	699b      	ldr	r3, [r3, #24]
 800a2e6:	f043 0208 	orr.w	r2, r3, #8
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a2ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2f0:	2b01      	cmp	r3, #1
 800a2f2:	d107      	bne.n	800a304 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	699b      	ldr	r3, [r3, #24]
 800a2f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a2fc:	f043 0304 	orr.w	r3, r3, #4
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a304:	7dfb      	ldrb	r3, [r7, #23]
}
 800a306:	4618      	mov	r0, r3
 800a308:	3718      	adds	r7, #24
 800a30a:	46bd      	mov	sp, r7
 800a30c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a310:	b004      	add	sp, #16
 800a312:	4770      	bx	lr
 800a314:	803c3800 	.word	0x803c3800

0800a318 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a318:	b480      	push	{r7}
 800a31a:	b085      	sub	sp, #20
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a322:	2300      	movs	r3, #0
 800a324:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	3301      	adds	r3, #1
 800a32a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	4a13      	ldr	r2, [pc, #76]	@ (800a37c <USB_FlushTxFifo+0x64>)
 800a330:	4293      	cmp	r3, r2
 800a332:	d901      	bls.n	800a338 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a334:	2303      	movs	r3, #3
 800a336:	e01b      	b.n	800a370 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	691b      	ldr	r3, [r3, #16]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	daf2      	bge.n	800a326 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a340:	2300      	movs	r3, #0
 800a342:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	019b      	lsls	r3, r3, #6
 800a348:	f043 0220 	orr.w	r2, r3, #32
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	3301      	adds	r3, #1
 800a354:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	4a08      	ldr	r2, [pc, #32]	@ (800a37c <USB_FlushTxFifo+0x64>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d901      	bls.n	800a362 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a35e:	2303      	movs	r3, #3
 800a360:	e006      	b.n	800a370 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	691b      	ldr	r3, [r3, #16]
 800a366:	f003 0320 	and.w	r3, r3, #32
 800a36a:	2b20      	cmp	r3, #32
 800a36c:	d0f0      	beq.n	800a350 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3714      	adds	r7, #20
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr
 800a37c:	00030d40 	.word	0x00030d40

0800a380 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a380:	b480      	push	{r7}
 800a382:	b085      	sub	sp, #20
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a388:	2300      	movs	r3, #0
 800a38a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	3301      	adds	r3, #1
 800a390:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	4a11      	ldr	r2, [pc, #68]	@ (800a3dc <USB_FlushRxFifo+0x5c>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d901      	bls.n	800a39e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a39a:	2303      	movs	r3, #3
 800a39c:	e018      	b.n	800a3d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	691b      	ldr	r3, [r3, #16]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	daf2      	bge.n	800a38c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2210      	movs	r2, #16
 800a3ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	4a08      	ldr	r2, [pc, #32]	@ (800a3dc <USB_FlushRxFifo+0x5c>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d901      	bls.n	800a3c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a3be:	2303      	movs	r3, #3
 800a3c0:	e006      	b.n	800a3d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	691b      	ldr	r3, [r3, #16]
 800a3c6:	f003 0310 	and.w	r3, r3, #16
 800a3ca:	2b10      	cmp	r3, #16
 800a3cc:	d0f0      	beq.n	800a3b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a3ce:	2300      	movs	r3, #0
}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	3714      	adds	r7, #20
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3da:	4770      	bx	lr
 800a3dc:	00030d40 	.word	0x00030d40

0800a3e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	460b      	mov	r3, r1
 800a3ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	78fb      	ldrb	r3, [r7, #3]
 800a3fa:	68f9      	ldr	r1, [r7, #12]
 800a3fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a400:	4313      	orrs	r3, r2
 800a402:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3714      	adds	r7, #20
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a412:	b480      	push	{r7}
 800a414:	b087      	sub	sp, #28
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	f003 0306 	and.w	r3, r3, #6
 800a42a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d102      	bne.n	800a438 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a432:	2300      	movs	r3, #0
 800a434:	75fb      	strb	r3, [r7, #23]
 800a436:	e00a      	b.n	800a44e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2b02      	cmp	r3, #2
 800a43c:	d002      	beq.n	800a444 <USB_GetDevSpeed+0x32>
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2b06      	cmp	r3, #6
 800a442:	d102      	bne.n	800a44a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a444:	2302      	movs	r3, #2
 800a446:	75fb      	strb	r3, [r7, #23]
 800a448:	e001      	b.n	800a44e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a44a:	230f      	movs	r3, #15
 800a44c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a44e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a450:	4618      	mov	r0, r3
 800a452:	371c      	adds	r7, #28
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr

0800a45c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b085      	sub	sp, #20
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	785b      	ldrb	r3, [r3, #1]
 800a474:	2b01      	cmp	r3, #1
 800a476:	d13a      	bne.n	800a4ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a47e:	69da      	ldr	r2, [r3, #28]
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	f003 030f 	and.w	r3, r3, #15
 800a488:	2101      	movs	r1, #1
 800a48a:	fa01 f303 	lsl.w	r3, r1, r3
 800a48e:	b29b      	uxth	r3, r3
 800a490:	68f9      	ldr	r1, [r7, #12]
 800a492:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a496:	4313      	orrs	r3, r2
 800a498:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	015a      	lsls	r2, r3, #5
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	4413      	add	r3, r2
 800a4a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d155      	bne.n	800a55c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	015a      	lsls	r2, r3, #5
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	4413      	add	r3, r2
 800a4b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	791b      	ldrb	r3, [r3, #4]
 800a4ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a4cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	059b      	lsls	r3, r3, #22
 800a4d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	68ba      	ldr	r2, [r7, #8]
 800a4d8:	0151      	lsls	r1, r2, #5
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	440a      	add	r2, r1
 800a4de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a4e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4ea:	6013      	str	r3, [r2, #0]
 800a4ec:	e036      	b.n	800a55c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f4:	69da      	ldr	r2, [r3, #28]
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	781b      	ldrb	r3, [r3, #0]
 800a4fa:	f003 030f 	and.w	r3, r3, #15
 800a4fe:	2101      	movs	r1, #1
 800a500:	fa01 f303 	lsl.w	r3, r1, r3
 800a504:	041b      	lsls	r3, r3, #16
 800a506:	68f9      	ldr	r1, [r7, #12]
 800a508:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a50c:	4313      	orrs	r3, r2
 800a50e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a510:	68bb      	ldr	r3, [r7, #8]
 800a512:	015a      	lsls	r2, r3, #5
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	4413      	add	r3, r2
 800a518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a522:	2b00      	cmp	r3, #0
 800a524:	d11a      	bne.n	800a55c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	015a      	lsls	r2, r3, #5
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	4413      	add	r3, r2
 800a52e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a532:	681a      	ldr	r2, [r3, #0]
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	791b      	ldrb	r3, [r3, #4]
 800a540:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a542:	430b      	orrs	r3, r1
 800a544:	4313      	orrs	r3, r2
 800a546:	68ba      	ldr	r2, [r7, #8]
 800a548:	0151      	lsls	r1, r2, #5
 800a54a:	68fa      	ldr	r2, [r7, #12]
 800a54c:	440a      	add	r2, r1
 800a54e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a552:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a556:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a55a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a55c:	2300      	movs	r3, #0
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3714      	adds	r7, #20
 800a562:	46bd      	mov	sp, r7
 800a564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a568:	4770      	bx	lr
	...

0800a56c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b085      	sub	sp, #20
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	781b      	ldrb	r3, [r3, #0]
 800a57e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	785b      	ldrb	r3, [r3, #1]
 800a584:	2b01      	cmp	r3, #1
 800a586:	d161      	bne.n	800a64c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	015a      	lsls	r2, r3, #5
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4413      	add	r3, r2
 800a590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a59a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a59e:	d11f      	bne.n	800a5e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	015a      	lsls	r2, r3, #5
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	4413      	add	r3, r2
 800a5a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	68ba      	ldr	r2, [r7, #8]
 800a5b0:	0151      	lsls	r1, r2, #5
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	440a      	add	r2, r1
 800a5b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a5be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	015a      	lsls	r2, r3, #5
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	4413      	add	r3, r2
 800a5c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	68ba      	ldr	r2, [r7, #8]
 800a5d0:	0151      	lsls	r1, r2, #5
 800a5d2:	68fa      	ldr	r2, [r7, #12]
 800a5d4:	440a      	add	r2, r1
 800a5d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	781b      	ldrb	r3, [r3, #0]
 800a5ec:	f003 030f 	and.w	r3, r3, #15
 800a5f0:	2101      	movs	r1, #1
 800a5f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	43db      	mvns	r3, r3
 800a5fa:	68f9      	ldr	r1, [r7, #12]
 800a5fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a600:	4013      	ands	r3, r2
 800a602:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a60a:	69da      	ldr	r2, [r3, #28]
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	f003 030f 	and.w	r3, r3, #15
 800a614:	2101      	movs	r1, #1
 800a616:	fa01 f303 	lsl.w	r3, r1, r3
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	43db      	mvns	r3, r3
 800a61e:	68f9      	ldr	r1, [r7, #12]
 800a620:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a624:	4013      	ands	r3, r2
 800a626:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	015a      	lsls	r2, r3, #5
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	4413      	add	r3, r2
 800a630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a634:	681a      	ldr	r2, [r3, #0]
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	0159      	lsls	r1, r3, #5
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	440b      	add	r3, r1
 800a63e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a642:	4619      	mov	r1, r3
 800a644:	4b35      	ldr	r3, [pc, #212]	@ (800a71c <USB_DeactivateEndpoint+0x1b0>)
 800a646:	4013      	ands	r3, r2
 800a648:	600b      	str	r3, [r1, #0]
 800a64a:	e060      	b.n	800a70e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	015a      	lsls	r2, r3, #5
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	4413      	add	r3, r2
 800a654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a65e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a662:	d11f      	bne.n	800a6a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	015a      	lsls	r2, r3, #5
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	4413      	add	r3, r2
 800a66c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68ba      	ldr	r2, [r7, #8]
 800a674:	0151      	lsls	r1, r2, #5
 800a676:	68fa      	ldr	r2, [r7, #12]
 800a678:	440a      	add	r2, r1
 800a67a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a67e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a682:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	015a      	lsls	r2, r3, #5
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	4413      	add	r3, r2
 800a68c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	0151      	lsls	r1, r2, #5
 800a696:	68fa      	ldr	r2, [r7, #12]
 800a698:	440a      	add	r2, r1
 800a69a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a69e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a6a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	781b      	ldrb	r3, [r3, #0]
 800a6b0:	f003 030f 	and.w	r3, r3, #15
 800a6b4:	2101      	movs	r1, #1
 800a6b6:	fa01 f303 	lsl.w	r3, r1, r3
 800a6ba:	041b      	lsls	r3, r3, #16
 800a6bc:	43db      	mvns	r3, r3
 800a6be:	68f9      	ldr	r1, [r7, #12]
 800a6c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6ce:	69da      	ldr	r2, [r3, #28]
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	781b      	ldrb	r3, [r3, #0]
 800a6d4:	f003 030f 	and.w	r3, r3, #15
 800a6d8:	2101      	movs	r1, #1
 800a6da:	fa01 f303 	lsl.w	r3, r1, r3
 800a6de:	041b      	lsls	r3, r3, #16
 800a6e0:	43db      	mvns	r3, r3
 800a6e2:	68f9      	ldr	r1, [r7, #12]
 800a6e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6e8:	4013      	ands	r3, r2
 800a6ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	015a      	lsls	r2, r3, #5
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	0159      	lsls	r1, r3, #5
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	440b      	add	r3, r1
 800a702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a706:	4619      	mov	r1, r3
 800a708:	4b05      	ldr	r3, [pc, #20]	@ (800a720 <USB_DeactivateEndpoint+0x1b4>)
 800a70a:	4013      	ands	r3, r2
 800a70c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a70e:	2300      	movs	r3, #0
}
 800a710:	4618      	mov	r0, r3
 800a712:	3714      	adds	r7, #20
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr
 800a71c:	ec337800 	.word	0xec337800
 800a720:	eff37800 	.word	0xeff37800

0800a724 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b08a      	sub	sp, #40	@ 0x28
 800a728:	af02      	add	r7, sp, #8
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	60b9      	str	r1, [r7, #8]
 800a72e:	4613      	mov	r3, r2
 800a730:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	781b      	ldrb	r3, [r3, #0]
 800a73a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	785b      	ldrb	r3, [r3, #1]
 800a740:	2b01      	cmp	r3, #1
 800a742:	f040 815c 	bne.w	800a9fe <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	699b      	ldr	r3, [r3, #24]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d132      	bne.n	800a7b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a74e:	69bb      	ldr	r3, [r7, #24]
 800a750:	015a      	lsls	r2, r3, #5
 800a752:	69fb      	ldr	r3, [r7, #28]
 800a754:	4413      	add	r3, r2
 800a756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a75a:	691b      	ldr	r3, [r3, #16]
 800a75c:	69ba      	ldr	r2, [r7, #24]
 800a75e:	0151      	lsls	r1, r2, #5
 800a760:	69fa      	ldr	r2, [r7, #28]
 800a762:	440a      	add	r2, r1
 800a764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a768:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a76c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a770:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a772:	69bb      	ldr	r3, [r7, #24]
 800a774:	015a      	lsls	r2, r3, #5
 800a776:	69fb      	ldr	r3, [r7, #28]
 800a778:	4413      	add	r3, r2
 800a77a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a77e:	691b      	ldr	r3, [r3, #16]
 800a780:	69ba      	ldr	r2, [r7, #24]
 800a782:	0151      	lsls	r1, r2, #5
 800a784:	69fa      	ldr	r2, [r7, #28]
 800a786:	440a      	add	r2, r1
 800a788:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a78c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a790:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a792:	69bb      	ldr	r3, [r7, #24]
 800a794:	015a      	lsls	r2, r3, #5
 800a796:	69fb      	ldr	r3, [r7, #28]
 800a798:	4413      	add	r3, r2
 800a79a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a79e:	691b      	ldr	r3, [r3, #16]
 800a7a0:	69ba      	ldr	r2, [r7, #24]
 800a7a2:	0151      	lsls	r1, r2, #5
 800a7a4:	69fa      	ldr	r2, [r7, #28]
 800a7a6:	440a      	add	r2, r1
 800a7a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7ac:	0cdb      	lsrs	r3, r3, #19
 800a7ae:	04db      	lsls	r3, r3, #19
 800a7b0:	6113      	str	r3, [r2, #16]
 800a7b2:	e074      	b.n	800a89e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	015a      	lsls	r2, r3, #5
 800a7b8:	69fb      	ldr	r3, [r7, #28]
 800a7ba:	4413      	add	r3, r2
 800a7bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7c0:	691b      	ldr	r3, [r3, #16]
 800a7c2:	69ba      	ldr	r2, [r7, #24]
 800a7c4:	0151      	lsls	r1, r2, #5
 800a7c6:	69fa      	ldr	r2, [r7, #28]
 800a7c8:	440a      	add	r2, r1
 800a7ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7ce:	0cdb      	lsrs	r3, r3, #19
 800a7d0:	04db      	lsls	r3, r3, #19
 800a7d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a7d4:	69bb      	ldr	r3, [r7, #24]
 800a7d6:	015a      	lsls	r2, r3, #5
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	4413      	add	r3, r2
 800a7dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7e0:	691b      	ldr	r3, [r3, #16]
 800a7e2:	69ba      	ldr	r2, [r7, #24]
 800a7e4:	0151      	lsls	r1, r2, #5
 800a7e6:	69fa      	ldr	r2, [r7, #28]
 800a7e8:	440a      	add	r2, r1
 800a7ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7ee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a7f2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a7f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	015a      	lsls	r2, r3, #5
 800a7fc:	69fb      	ldr	r3, [r7, #28]
 800a7fe:	4413      	add	r3, r2
 800a800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a804:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	6999      	ldr	r1, [r3, #24]
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	440b      	add	r3, r1
 800a810:	1e59      	subs	r1, r3, #1
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	68db      	ldr	r3, [r3, #12]
 800a816:	fbb1 f3f3 	udiv	r3, r1, r3
 800a81a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a81c:	4b9d      	ldr	r3, [pc, #628]	@ (800aa94 <USB_EPStartXfer+0x370>)
 800a81e:	400b      	ands	r3, r1
 800a820:	69b9      	ldr	r1, [r7, #24]
 800a822:	0148      	lsls	r0, r1, #5
 800a824:	69f9      	ldr	r1, [r7, #28]
 800a826:	4401      	add	r1, r0
 800a828:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a82c:	4313      	orrs	r3, r2
 800a82e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a830:	69bb      	ldr	r3, [r7, #24]
 800a832:	015a      	lsls	r2, r3, #5
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	4413      	add	r3, r2
 800a838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a83c:	691a      	ldr	r2, [r3, #16]
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	699b      	ldr	r3, [r3, #24]
 800a842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a846:	69b9      	ldr	r1, [r7, #24]
 800a848:	0148      	lsls	r0, r1, #5
 800a84a:	69f9      	ldr	r1, [r7, #28]
 800a84c:	4401      	add	r1, r0
 800a84e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a852:	4313      	orrs	r3, r2
 800a854:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	791b      	ldrb	r3, [r3, #4]
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d11f      	bne.n	800a89e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	015a      	lsls	r2, r3, #5
 800a862:	69fb      	ldr	r3, [r7, #28]
 800a864:	4413      	add	r3, r2
 800a866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	69ba      	ldr	r2, [r7, #24]
 800a86e:	0151      	lsls	r1, r2, #5
 800a870:	69fa      	ldr	r2, [r7, #28]
 800a872:	440a      	add	r2, r1
 800a874:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a878:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a87c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	015a      	lsls	r2, r3, #5
 800a882:	69fb      	ldr	r3, [r7, #28]
 800a884:	4413      	add	r3, r2
 800a886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a88a:	691b      	ldr	r3, [r3, #16]
 800a88c:	69ba      	ldr	r2, [r7, #24]
 800a88e:	0151      	lsls	r1, r2, #5
 800a890:	69fa      	ldr	r2, [r7, #28]
 800a892:	440a      	add	r2, r1
 800a894:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a898:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a89c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a89e:	79fb      	ldrb	r3, [r7, #7]
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d14b      	bne.n	800a93c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	695b      	ldr	r3, [r3, #20]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d009      	beq.n	800a8c0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	015a      	lsls	r2, r3, #5
 800a8b0:	69fb      	ldr	r3, [r7, #28]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	695b      	ldr	r3, [r3, #20]
 800a8be:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	791b      	ldrb	r3, [r3, #4]
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d128      	bne.n	800a91a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d110      	bne.n	800a8fa <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a8d8:	69bb      	ldr	r3, [r7, #24]
 800a8da:	015a      	lsls	r2, r3, #5
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	4413      	add	r3, r2
 800a8e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	69ba      	ldr	r2, [r7, #24]
 800a8e8:	0151      	lsls	r1, r2, #5
 800a8ea:	69fa      	ldr	r2, [r7, #28]
 800a8ec:	440a      	add	r2, r1
 800a8ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8f2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a8f6:	6013      	str	r3, [r2, #0]
 800a8f8:	e00f      	b.n	800a91a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a8fa:	69bb      	ldr	r3, [r7, #24]
 800a8fc:	015a      	lsls	r2, r3, #5
 800a8fe:	69fb      	ldr	r3, [r7, #28]
 800a900:	4413      	add	r3, r2
 800a902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	69ba      	ldr	r2, [r7, #24]
 800a90a:	0151      	lsls	r1, r2, #5
 800a90c:	69fa      	ldr	r2, [r7, #28]
 800a90e:	440a      	add	r2, r1
 800a910:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a918:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	015a      	lsls	r2, r3, #5
 800a91e:	69fb      	ldr	r3, [r7, #28]
 800a920:	4413      	add	r3, r2
 800a922:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	69ba      	ldr	r2, [r7, #24]
 800a92a:	0151      	lsls	r1, r2, #5
 800a92c:	69fa      	ldr	r2, [r7, #28]
 800a92e:	440a      	add	r2, r1
 800a930:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a934:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a938:	6013      	str	r3, [r2, #0]
 800a93a:	e133      	b.n	800aba4 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a93c:	69bb      	ldr	r3, [r7, #24]
 800a93e:	015a      	lsls	r2, r3, #5
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	4413      	add	r3, r2
 800a944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	69ba      	ldr	r2, [r7, #24]
 800a94c:	0151      	lsls	r1, r2, #5
 800a94e:	69fa      	ldr	r2, [r7, #28]
 800a950:	440a      	add	r2, r1
 800a952:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a956:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a95a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	791b      	ldrb	r3, [r3, #4]
 800a960:	2b01      	cmp	r3, #1
 800a962:	d015      	beq.n	800a990 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	699b      	ldr	r3, [r3, #24]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	f000 811b 	beq.w	800aba4 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a96e:	69fb      	ldr	r3, [r7, #28]
 800a970:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a974:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	781b      	ldrb	r3, [r3, #0]
 800a97a:	f003 030f 	and.w	r3, r3, #15
 800a97e:	2101      	movs	r1, #1
 800a980:	fa01 f303 	lsl.w	r3, r1, r3
 800a984:	69f9      	ldr	r1, [r7, #28]
 800a986:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a98a:	4313      	orrs	r3, r2
 800a98c:	634b      	str	r3, [r1, #52]	@ 0x34
 800a98e:	e109      	b.n	800aba4 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a990:	69fb      	ldr	r3, [r7, #28]
 800a992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a996:	689b      	ldr	r3, [r3, #8]
 800a998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d110      	bne.n	800a9c2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a9a0:	69bb      	ldr	r3, [r7, #24]
 800a9a2:	015a      	lsls	r2, r3, #5
 800a9a4:	69fb      	ldr	r3, [r7, #28]
 800a9a6:	4413      	add	r3, r2
 800a9a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	69ba      	ldr	r2, [r7, #24]
 800a9b0:	0151      	lsls	r1, r2, #5
 800a9b2:	69fa      	ldr	r2, [r7, #28]
 800a9b4:	440a      	add	r2, r1
 800a9b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9ba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a9be:	6013      	str	r3, [r2, #0]
 800a9c0:	e00f      	b.n	800a9e2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a9c2:	69bb      	ldr	r3, [r7, #24]
 800a9c4:	015a      	lsls	r2, r3, #5
 800a9c6:	69fb      	ldr	r3, [r7, #28]
 800a9c8:	4413      	add	r3, r2
 800a9ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	69ba      	ldr	r2, [r7, #24]
 800a9d2:	0151      	lsls	r1, r2, #5
 800a9d4:	69fa      	ldr	r2, [r7, #28]
 800a9d6:	440a      	add	r2, r1
 800a9d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9e0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a9e2:	68bb      	ldr	r3, [r7, #8]
 800a9e4:	6919      	ldr	r1, [r3, #16]
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	781a      	ldrb	r2, [r3, #0]
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	699b      	ldr	r3, [r3, #24]
 800a9ee:	b298      	uxth	r0, r3
 800a9f0:	79fb      	ldrb	r3, [r7, #7]
 800a9f2:	9300      	str	r3, [sp, #0]
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	68f8      	ldr	r0, [r7, #12]
 800a9f8:	f000 fade 	bl	800afb8 <USB_WritePacket>
 800a9fc:	e0d2      	b.n	800aba4 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a9fe:	69bb      	ldr	r3, [r7, #24]
 800aa00:	015a      	lsls	r2, r3, #5
 800aa02:	69fb      	ldr	r3, [r7, #28]
 800aa04:	4413      	add	r3, r2
 800aa06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	69ba      	ldr	r2, [r7, #24]
 800aa0e:	0151      	lsls	r1, r2, #5
 800aa10:	69fa      	ldr	r2, [r7, #28]
 800aa12:	440a      	add	r2, r1
 800aa14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa18:	0cdb      	lsrs	r3, r3, #19
 800aa1a:	04db      	lsls	r3, r3, #19
 800aa1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aa1e:	69bb      	ldr	r3, [r7, #24]
 800aa20:	015a      	lsls	r2, r3, #5
 800aa22:	69fb      	ldr	r3, [r7, #28]
 800aa24:	4413      	add	r3, r2
 800aa26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa2a:	691b      	ldr	r3, [r3, #16]
 800aa2c:	69ba      	ldr	r2, [r7, #24]
 800aa2e:	0151      	lsls	r1, r2, #5
 800aa30:	69fa      	ldr	r2, [r7, #28]
 800aa32:	440a      	add	r2, r1
 800aa34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa38:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800aa3c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800aa40:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	699b      	ldr	r3, [r3, #24]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d126      	bne.n	800aa98 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800aa4a:	69bb      	ldr	r3, [r7, #24]
 800aa4c:	015a      	lsls	r2, r3, #5
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	4413      	add	r3, r2
 800aa52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa56:	691a      	ldr	r2, [r3, #16]
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	68db      	ldr	r3, [r3, #12]
 800aa5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa60:	69b9      	ldr	r1, [r7, #24]
 800aa62:	0148      	lsls	r0, r1, #5
 800aa64:	69f9      	ldr	r1, [r7, #28]
 800aa66:	4401      	add	r1, r0
 800aa68:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aa70:	69bb      	ldr	r3, [r7, #24]
 800aa72:	015a      	lsls	r2, r3, #5
 800aa74:	69fb      	ldr	r3, [r7, #28]
 800aa76:	4413      	add	r3, r2
 800aa78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa7c:	691b      	ldr	r3, [r3, #16]
 800aa7e:	69ba      	ldr	r2, [r7, #24]
 800aa80:	0151      	lsls	r1, r2, #5
 800aa82:	69fa      	ldr	r2, [r7, #28]
 800aa84:	440a      	add	r2, r1
 800aa86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aa8e:	6113      	str	r3, [r2, #16]
 800aa90:	e03a      	b.n	800ab08 <USB_EPStartXfer+0x3e4>
 800aa92:	bf00      	nop
 800aa94:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	699a      	ldr	r2, [r3, #24]
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	68db      	ldr	r3, [r3, #12]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	1e5a      	subs	r2, r3, #1
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	68db      	ldr	r3, [r3, #12]
 800aaa8:	fbb2 f3f3 	udiv	r3, r2, r3
 800aaac:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	8afa      	ldrh	r2, [r7, #22]
 800aab4:	fb03 f202 	mul.w	r2, r3, r2
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	015a      	lsls	r2, r3, #5
 800aac0:	69fb      	ldr	r3, [r7, #28]
 800aac2:	4413      	add	r3, r2
 800aac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aac8:	691a      	ldr	r2, [r3, #16]
 800aaca:	8afb      	ldrh	r3, [r7, #22]
 800aacc:	04d9      	lsls	r1, r3, #19
 800aace:	4b38      	ldr	r3, [pc, #224]	@ (800abb0 <USB_EPStartXfer+0x48c>)
 800aad0:	400b      	ands	r3, r1
 800aad2:	69b9      	ldr	r1, [r7, #24]
 800aad4:	0148      	lsls	r0, r1, #5
 800aad6:	69f9      	ldr	r1, [r7, #28]
 800aad8:	4401      	add	r1, r0
 800aada:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aade:	4313      	orrs	r3, r2
 800aae0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800aae2:	69bb      	ldr	r3, [r7, #24]
 800aae4:	015a      	lsls	r2, r3, #5
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	4413      	add	r3, r2
 800aaea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaee:	691a      	ldr	r2, [r3, #16]
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	69db      	ldr	r3, [r3, #28]
 800aaf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aaf8:	69b9      	ldr	r1, [r7, #24]
 800aafa:	0148      	lsls	r0, r1, #5
 800aafc:	69f9      	ldr	r1, [r7, #28]
 800aafe:	4401      	add	r1, r0
 800ab00:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ab04:	4313      	orrs	r3, r2
 800ab06:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ab08:	79fb      	ldrb	r3, [r7, #7]
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d10d      	bne.n	800ab2a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	691b      	ldr	r3, [r3, #16]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d009      	beq.n	800ab2a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	6919      	ldr	r1, [r3, #16]
 800ab1a:	69bb      	ldr	r3, [r7, #24]
 800ab1c:	015a      	lsls	r2, r3, #5
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	4413      	add	r3, r2
 800ab22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab26:	460a      	mov	r2, r1
 800ab28:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	791b      	ldrb	r3, [r3, #4]
 800ab2e:	2b01      	cmp	r3, #1
 800ab30:	d128      	bne.n	800ab84 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab32:	69fb      	ldr	r3, [r7, #28]
 800ab34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab38:	689b      	ldr	r3, [r3, #8]
 800ab3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d110      	bne.n	800ab64 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ab42:	69bb      	ldr	r3, [r7, #24]
 800ab44:	015a      	lsls	r2, r3, #5
 800ab46:	69fb      	ldr	r3, [r7, #28]
 800ab48:	4413      	add	r3, r2
 800ab4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	69ba      	ldr	r2, [r7, #24]
 800ab52:	0151      	lsls	r1, r2, #5
 800ab54:	69fa      	ldr	r2, [r7, #28]
 800ab56:	440a      	add	r2, r1
 800ab58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab5c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ab60:	6013      	str	r3, [r2, #0]
 800ab62:	e00f      	b.n	800ab84 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ab64:	69bb      	ldr	r3, [r7, #24]
 800ab66:	015a      	lsls	r2, r3, #5
 800ab68:	69fb      	ldr	r3, [r7, #28]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	69ba      	ldr	r2, [r7, #24]
 800ab74:	0151      	lsls	r1, r2, #5
 800ab76:	69fa      	ldr	r2, [r7, #28]
 800ab78:	440a      	add	r2, r1
 800ab7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab82:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ab84:	69bb      	ldr	r3, [r7, #24]
 800ab86:	015a      	lsls	r2, r3, #5
 800ab88:	69fb      	ldr	r3, [r7, #28]
 800ab8a:	4413      	add	r3, r2
 800ab8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	69ba      	ldr	r2, [r7, #24]
 800ab94:	0151      	lsls	r1, r2, #5
 800ab96:	69fa      	ldr	r2, [r7, #28]
 800ab98:	440a      	add	r2, r1
 800ab9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab9e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aba2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aba4:	2300      	movs	r3, #0
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3720      	adds	r7, #32
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	1ff80000 	.word	0x1ff80000

0800abb4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b087      	sub	sp, #28
 800abb8:	af00      	add	r7, sp, #0
 800abba:	60f8      	str	r0, [r7, #12]
 800abbc:	60b9      	str	r1, [r7, #8]
 800abbe:	4613      	mov	r3, r2
 800abc0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	781b      	ldrb	r3, [r3, #0]
 800abca:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	785b      	ldrb	r3, [r3, #1]
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	f040 80ce 	bne.w	800ad72 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	699b      	ldr	r3, [r3, #24]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d132      	bne.n	800ac44 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	015a      	lsls	r2, r3, #5
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	4413      	add	r3, r2
 800abe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abea:	691b      	ldr	r3, [r3, #16]
 800abec:	693a      	ldr	r2, [r7, #16]
 800abee:	0151      	lsls	r1, r2, #5
 800abf0:	697a      	ldr	r2, [r7, #20]
 800abf2:	440a      	add	r2, r1
 800abf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abf8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800abfc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ac00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	015a      	lsls	r2, r3, #5
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	4413      	add	r3, r2
 800ac0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	693a      	ldr	r2, [r7, #16]
 800ac12:	0151      	lsls	r1, r2, #5
 800ac14:	697a      	ldr	r2, [r7, #20]
 800ac16:	440a      	add	r2, r1
 800ac18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ac20:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	015a      	lsls	r2, r3, #5
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	4413      	add	r3, r2
 800ac2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	693a      	ldr	r2, [r7, #16]
 800ac32:	0151      	lsls	r1, r2, #5
 800ac34:	697a      	ldr	r2, [r7, #20]
 800ac36:	440a      	add	r2, r1
 800ac38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac3c:	0cdb      	lsrs	r3, r3, #19
 800ac3e:	04db      	lsls	r3, r3, #19
 800ac40:	6113      	str	r3, [r2, #16]
 800ac42:	e04e      	b.n	800ace2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	015a      	lsls	r2, r3, #5
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	4413      	add	r3, r2
 800ac4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac50:	691b      	ldr	r3, [r3, #16]
 800ac52:	693a      	ldr	r2, [r7, #16]
 800ac54:	0151      	lsls	r1, r2, #5
 800ac56:	697a      	ldr	r2, [r7, #20]
 800ac58:	440a      	add	r2, r1
 800ac5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac5e:	0cdb      	lsrs	r3, r3, #19
 800ac60:	04db      	lsls	r3, r3, #19
 800ac62:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	015a      	lsls	r2, r3, #5
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	4413      	add	r3, r2
 800ac6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac70:	691b      	ldr	r3, [r3, #16]
 800ac72:	693a      	ldr	r2, [r7, #16]
 800ac74:	0151      	lsls	r1, r2, #5
 800ac76:	697a      	ldr	r2, [r7, #20]
 800ac78:	440a      	add	r2, r1
 800ac7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac7e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ac82:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ac86:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	699a      	ldr	r2, [r3, #24]
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	68db      	ldr	r3, [r3, #12]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	d903      	bls.n	800ac9c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	68da      	ldr	r2, [r3, #12]
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	015a      	lsls	r2, r3, #5
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	4413      	add	r3, r2
 800aca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aca8:	691b      	ldr	r3, [r3, #16]
 800acaa:	693a      	ldr	r2, [r7, #16]
 800acac:	0151      	lsls	r1, r2, #5
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	440a      	add	r2, r1
 800acb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800acb6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800acba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	015a      	lsls	r2, r3, #5
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	4413      	add	r3, r2
 800acc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acc8:	691a      	ldr	r2, [r3, #16]
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	699b      	ldr	r3, [r3, #24]
 800acce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acd2:	6939      	ldr	r1, [r7, #16]
 800acd4:	0148      	lsls	r0, r1, #5
 800acd6:	6979      	ldr	r1, [r7, #20]
 800acd8:	4401      	add	r1, r0
 800acda:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800acde:	4313      	orrs	r3, r2
 800ace0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ace2:	79fb      	ldrb	r3, [r7, #7]
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	d11e      	bne.n	800ad26 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	695b      	ldr	r3, [r3, #20]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d009      	beq.n	800ad04 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	015a      	lsls	r2, r3, #5
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	4413      	add	r3, r2
 800acf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acfc:	461a      	mov	r2, r3
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	695b      	ldr	r3, [r3, #20]
 800ad02:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	015a      	lsls	r2, r3, #5
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	693a      	ldr	r2, [r7, #16]
 800ad14:	0151      	lsls	r1, r2, #5
 800ad16:	697a      	ldr	r2, [r7, #20]
 800ad18:	440a      	add	r2, r1
 800ad1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad1e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ad22:	6013      	str	r3, [r2, #0]
 800ad24:	e097      	b.n	800ae56 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	015a      	lsls	r2, r3, #5
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	4413      	add	r3, r2
 800ad2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	693a      	ldr	r2, [r7, #16]
 800ad36:	0151      	lsls	r1, r2, #5
 800ad38:	697a      	ldr	r2, [r7, #20]
 800ad3a:	440a      	add	r2, r1
 800ad3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad40:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ad44:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	699b      	ldr	r3, [r3, #24]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	f000 8083 	beq.w	800ae56 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	781b      	ldrb	r3, [r3, #0]
 800ad5c:	f003 030f 	and.w	r3, r3, #15
 800ad60:	2101      	movs	r1, #1
 800ad62:	fa01 f303 	lsl.w	r3, r1, r3
 800ad66:	6979      	ldr	r1, [r7, #20]
 800ad68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad6c:	4313      	orrs	r3, r2
 800ad6e:	634b      	str	r3, [r1, #52]	@ 0x34
 800ad70:	e071      	b.n	800ae56 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	015a      	lsls	r2, r3, #5
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	4413      	add	r3, r2
 800ad7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad7e:	691b      	ldr	r3, [r3, #16]
 800ad80:	693a      	ldr	r2, [r7, #16]
 800ad82:	0151      	lsls	r1, r2, #5
 800ad84:	697a      	ldr	r2, [r7, #20]
 800ad86:	440a      	add	r2, r1
 800ad88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad8c:	0cdb      	lsrs	r3, r3, #19
 800ad8e:	04db      	lsls	r3, r3, #19
 800ad90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	015a      	lsls	r2, r3, #5
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	4413      	add	r3, r2
 800ad9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad9e:	691b      	ldr	r3, [r3, #16]
 800ada0:	693a      	ldr	r2, [r7, #16]
 800ada2:	0151      	lsls	r1, r2, #5
 800ada4:	697a      	ldr	r2, [r7, #20]
 800ada6:	440a      	add	r2, r1
 800ada8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adac:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800adb0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800adb4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	699b      	ldr	r3, [r3, #24]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d003      	beq.n	800adc6 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	68da      	ldr	r2, [r3, #12]
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	68da      	ldr	r2, [r3, #12]
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	015a      	lsls	r2, r3, #5
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	4413      	add	r3, r2
 800add6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	693a      	ldr	r2, [r7, #16]
 800adde:	0151      	lsls	r1, r2, #5
 800ade0:	697a      	ldr	r2, [r7, #20]
 800ade2:	440a      	add	r2, r1
 800ade4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ade8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800adec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	015a      	lsls	r2, r3, #5
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adfa:	691a      	ldr	r2, [r3, #16]
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	69db      	ldr	r3, [r3, #28]
 800ae00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae04:	6939      	ldr	r1, [r7, #16]
 800ae06:	0148      	lsls	r0, r1, #5
 800ae08:	6979      	ldr	r1, [r7, #20]
 800ae0a:	4401      	add	r1, r0
 800ae0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ae10:	4313      	orrs	r3, r2
 800ae12:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800ae14:	79fb      	ldrb	r3, [r7, #7]
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	d10d      	bne.n	800ae36 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	691b      	ldr	r3, [r3, #16]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d009      	beq.n	800ae36 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	6919      	ldr	r1, [r3, #16]
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	015a      	lsls	r2, r3, #5
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae32:	460a      	mov	r2, r1
 800ae34:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	015a      	lsls	r2, r3, #5
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	693a      	ldr	r2, [r7, #16]
 800ae46:	0151      	lsls	r1, r2, #5
 800ae48:	697a      	ldr	r2, [r7, #20]
 800ae4a:	440a      	add	r2, r1
 800ae4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae50:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ae54:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	371c      	adds	r7, #28
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b087      	sub	sp, #28
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ae72:	2300      	movs	r3, #0
 800ae74:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	785b      	ldrb	r3, [r3, #1]
 800ae7e:	2b01      	cmp	r3, #1
 800ae80:	d14a      	bne.n	800af18 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	015a      	lsls	r2, r3, #5
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae9a:	f040 8086 	bne.w	800afaa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	015a      	lsls	r2, r3, #5
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	4413      	add	r3, r2
 800aea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	683a      	ldr	r2, [r7, #0]
 800aeb0:	7812      	ldrb	r2, [r2, #0]
 800aeb2:	0151      	lsls	r1, r2, #5
 800aeb4:	693a      	ldr	r2, [r7, #16]
 800aeb6:	440a      	add	r2, r1
 800aeb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aebc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800aec0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	781b      	ldrb	r3, [r3, #0]
 800aec6:	015a      	lsls	r2, r3, #5
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	4413      	add	r3, r2
 800aecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	683a      	ldr	r2, [r7, #0]
 800aed4:	7812      	ldrb	r2, [r2, #0]
 800aed6:	0151      	lsls	r1, r2, #5
 800aed8:	693a      	ldr	r2, [r7, #16]
 800aeda:	440a      	add	r2, r1
 800aedc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aee0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aee4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	3301      	adds	r3, #1
 800aeea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f242 7210 	movw	r2, #10000	@ 0x2710
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d902      	bls.n	800aefc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800aef6:	2301      	movs	r3, #1
 800aef8:	75fb      	strb	r3, [r7, #23]
          break;
 800aefa:	e056      	b.n	800afaa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	015a      	lsls	r2, r3, #5
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	4413      	add	r3, r2
 800af06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af14:	d0e7      	beq.n	800aee6 <USB_EPStopXfer+0x82>
 800af16:	e048      	b.n	800afaa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	015a      	lsls	r2, r3, #5
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	4413      	add	r3, r2
 800af22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af30:	d13b      	bne.n	800afaa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	015a      	lsls	r2, r3, #5
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	4413      	add	r3, r2
 800af3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	683a      	ldr	r2, [r7, #0]
 800af44:	7812      	ldrb	r2, [r2, #0]
 800af46:	0151      	lsls	r1, r2, #5
 800af48:	693a      	ldr	r2, [r7, #16]
 800af4a:	440a      	add	r2, r1
 800af4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af50:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800af54:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	781b      	ldrb	r3, [r3, #0]
 800af5a:	015a      	lsls	r2, r3, #5
 800af5c:	693b      	ldr	r3, [r7, #16]
 800af5e:	4413      	add	r3, r2
 800af60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	683a      	ldr	r2, [r7, #0]
 800af68:	7812      	ldrb	r2, [r2, #0]
 800af6a:	0151      	lsls	r1, r2, #5
 800af6c:	693a      	ldr	r2, [r7, #16]
 800af6e:	440a      	add	r2, r1
 800af70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800af78:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	3301      	adds	r3, #1
 800af7e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f242 7210 	movw	r2, #10000	@ 0x2710
 800af86:	4293      	cmp	r3, r2
 800af88:	d902      	bls.n	800af90 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800af8a:	2301      	movs	r3, #1
 800af8c:	75fb      	strb	r3, [r7, #23]
          break;
 800af8e:	e00c      	b.n	800afaa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	015a      	lsls	r2, r3, #5
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	4413      	add	r3, r2
 800af9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800afa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800afa8:	d0e7      	beq.n	800af7a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800afaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800afac:	4618      	mov	r0, r3
 800afae:	371c      	adds	r7, #28
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr

0800afb8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800afb8:	b480      	push	{r7}
 800afba:	b089      	sub	sp, #36	@ 0x24
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	4611      	mov	r1, r2
 800afc4:	461a      	mov	r2, r3
 800afc6:	460b      	mov	r3, r1
 800afc8:	71fb      	strb	r3, [r7, #7]
 800afca:	4613      	mov	r3, r2
 800afcc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800afd6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d123      	bne.n	800b026 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800afde:	88bb      	ldrh	r3, [r7, #4]
 800afe0:	3303      	adds	r3, #3
 800afe2:	089b      	lsrs	r3, r3, #2
 800afe4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800afe6:	2300      	movs	r3, #0
 800afe8:	61bb      	str	r3, [r7, #24]
 800afea:	e018      	b.n	800b01e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800afec:	79fb      	ldrb	r3, [r7, #7]
 800afee:	031a      	lsls	r2, r3, #12
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	4413      	add	r3, r2
 800aff4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aff8:	461a      	mov	r2, r3
 800affa:	69fb      	ldr	r3, [r7, #28]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	3301      	adds	r3, #1
 800b004:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	3301      	adds	r3, #1
 800b00a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b00c:	69fb      	ldr	r3, [r7, #28]
 800b00e:	3301      	adds	r3, #1
 800b010:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b012:	69fb      	ldr	r3, [r7, #28]
 800b014:	3301      	adds	r3, #1
 800b016:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b018:	69bb      	ldr	r3, [r7, #24]
 800b01a:	3301      	adds	r3, #1
 800b01c:	61bb      	str	r3, [r7, #24]
 800b01e:	69ba      	ldr	r2, [r7, #24]
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	429a      	cmp	r2, r3
 800b024:	d3e2      	bcc.n	800afec <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b026:	2300      	movs	r3, #0
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3724      	adds	r7, #36	@ 0x24
 800b02c:	46bd      	mov	sp, r7
 800b02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b032:	4770      	bx	lr

0800b034 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b034:	b480      	push	{r7}
 800b036:	b08b      	sub	sp, #44	@ 0x2c
 800b038:	af00      	add	r7, sp, #0
 800b03a:	60f8      	str	r0, [r7, #12]
 800b03c:	60b9      	str	r1, [r7, #8]
 800b03e:	4613      	mov	r3, r2
 800b040:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b04a:	88fb      	ldrh	r3, [r7, #6]
 800b04c:	089b      	lsrs	r3, r3, #2
 800b04e:	b29b      	uxth	r3, r3
 800b050:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b052:	88fb      	ldrh	r3, [r7, #6]
 800b054:	f003 0303 	and.w	r3, r3, #3
 800b058:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b05a:	2300      	movs	r3, #0
 800b05c:	623b      	str	r3, [r7, #32]
 800b05e:	e014      	b.n	800b08a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b060:	69bb      	ldr	r3, [r7, #24]
 800b062:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b066:	681a      	ldr	r2, [r3, #0]
 800b068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06a:	601a      	str	r2, [r3, #0]
    pDest++;
 800b06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06e:	3301      	adds	r3, #1
 800b070:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b074:	3301      	adds	r3, #1
 800b076:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b07a:	3301      	adds	r3, #1
 800b07c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b080:	3301      	adds	r3, #1
 800b082:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b084:	6a3b      	ldr	r3, [r7, #32]
 800b086:	3301      	adds	r3, #1
 800b088:	623b      	str	r3, [r7, #32]
 800b08a:	6a3a      	ldr	r2, [r7, #32]
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	429a      	cmp	r2, r3
 800b090:	d3e6      	bcc.n	800b060 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b092:	8bfb      	ldrh	r3, [r7, #30]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d01e      	beq.n	800b0d6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b098:	2300      	movs	r3, #0
 800b09a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b09c:	69bb      	ldr	r3, [r7, #24]
 800b09e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	f107 0310 	add.w	r3, r7, #16
 800b0a8:	6812      	ldr	r2, [r2, #0]
 800b0aa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b0ac:	693a      	ldr	r2, [r7, #16]
 800b0ae:	6a3b      	ldr	r3, [r7, #32]
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	00db      	lsls	r3, r3, #3
 800b0b4:	fa22 f303 	lsr.w	r3, r2, r3
 800b0b8:	b2da      	uxtb	r2, r3
 800b0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0bc:	701a      	strb	r2, [r3, #0]
      i++;
 800b0be:	6a3b      	ldr	r3, [r7, #32]
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	623b      	str	r3, [r7, #32]
      pDest++;
 800b0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b0ca:	8bfb      	ldrh	r3, [r7, #30]
 800b0cc:	3b01      	subs	r3, #1
 800b0ce:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b0d0:	8bfb      	ldrh	r3, [r7, #30]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d1ea      	bne.n	800b0ac <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	372c      	adds	r7, #44	@ 0x2c
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b085      	sub	sp, #20
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	781b      	ldrb	r3, [r3, #0]
 800b0f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	785b      	ldrb	r3, [r3, #1]
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	d12c      	bne.n	800b15a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	015a      	lsls	r2, r3, #5
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	4413      	add	r3, r2
 800b108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	db12      	blt.n	800b138 <USB_EPSetStall+0x54>
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d00f      	beq.n	800b138 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	015a      	lsls	r2, r3, #5
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	4413      	add	r3, r2
 800b120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	68ba      	ldr	r2, [r7, #8]
 800b128:	0151      	lsls	r1, r2, #5
 800b12a:	68fa      	ldr	r2, [r7, #12]
 800b12c:	440a      	add	r2, r1
 800b12e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b132:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b136:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	015a      	lsls	r2, r3, #5
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	4413      	add	r3, r2
 800b140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	68ba      	ldr	r2, [r7, #8]
 800b148:	0151      	lsls	r1, r2, #5
 800b14a:	68fa      	ldr	r2, [r7, #12]
 800b14c:	440a      	add	r2, r1
 800b14e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b152:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b156:	6013      	str	r3, [r2, #0]
 800b158:	e02b      	b.n	800b1b2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	015a      	lsls	r2, r3, #5
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	4413      	add	r3, r2
 800b162:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	db12      	blt.n	800b192 <USB_EPSetStall+0xae>
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00f      	beq.n	800b192 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b172:	68bb      	ldr	r3, [r7, #8]
 800b174:	015a      	lsls	r2, r3, #5
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	4413      	add	r3, r2
 800b17a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	68ba      	ldr	r2, [r7, #8]
 800b182:	0151      	lsls	r1, r2, #5
 800b184:	68fa      	ldr	r2, [r7, #12]
 800b186:	440a      	add	r2, r1
 800b188:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b18c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b190:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	015a      	lsls	r2, r3, #5
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	4413      	add	r3, r2
 800b19a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	68ba      	ldr	r2, [r7, #8]
 800b1a2:	0151      	lsls	r1, r2, #5
 800b1a4:	68fa      	ldr	r2, [r7, #12]
 800b1a6:	440a      	add	r2, r1
 800b1a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b1b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b1b2:	2300      	movs	r3, #0
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3714      	adds	r7, #20
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b085      	sub	sp, #20
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	785b      	ldrb	r3, [r3, #1]
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d128      	bne.n	800b22e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	015a      	lsls	r2, r3, #5
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	4413      	add	r3, r2
 800b1e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	0151      	lsls	r1, r2, #5
 800b1ee:	68fa      	ldr	r2, [r7, #12]
 800b1f0:	440a      	add	r2, r1
 800b1f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b1fa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	791b      	ldrb	r3, [r3, #4]
 800b200:	2b03      	cmp	r3, #3
 800b202:	d003      	beq.n	800b20c <USB_EPClearStall+0x4c>
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	791b      	ldrb	r3, [r3, #4]
 800b208:	2b02      	cmp	r3, #2
 800b20a:	d138      	bne.n	800b27e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	015a      	lsls	r2, r3, #5
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	4413      	add	r3, r2
 800b214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	68ba      	ldr	r2, [r7, #8]
 800b21c:	0151      	lsls	r1, r2, #5
 800b21e:	68fa      	ldr	r2, [r7, #12]
 800b220:	440a      	add	r2, r1
 800b222:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b22a:	6013      	str	r3, [r2, #0]
 800b22c:	e027      	b.n	800b27e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	015a      	lsls	r2, r3, #5
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	4413      	add	r3, r2
 800b236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	68ba      	ldr	r2, [r7, #8]
 800b23e:	0151      	lsls	r1, r2, #5
 800b240:	68fa      	ldr	r2, [r7, #12]
 800b242:	440a      	add	r2, r1
 800b244:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b248:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b24c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	791b      	ldrb	r3, [r3, #4]
 800b252:	2b03      	cmp	r3, #3
 800b254:	d003      	beq.n	800b25e <USB_EPClearStall+0x9e>
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	791b      	ldrb	r3, [r3, #4]
 800b25a:	2b02      	cmp	r3, #2
 800b25c:	d10f      	bne.n	800b27e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	015a      	lsls	r2, r3, #5
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	4413      	add	r3, r2
 800b266:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	68ba      	ldr	r2, [r7, #8]
 800b26e:	0151      	lsls	r1, r2, #5
 800b270:	68fa      	ldr	r2, [r7, #12]
 800b272:	440a      	add	r2, r1
 800b274:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b278:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b27c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b27e:	2300      	movs	r3, #0
}
 800b280:	4618      	mov	r0, r3
 800b282:	3714      	adds	r7, #20
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr

0800b28c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b28c:	b480      	push	{r7}
 800b28e:	b085      	sub	sp, #20
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	460b      	mov	r3, r1
 800b296:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b2aa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b2ae:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	78fb      	ldrb	r3, [r7, #3]
 800b2ba:	011b      	lsls	r3, r3, #4
 800b2bc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b2c0:	68f9      	ldr	r1, [r7, #12]
 800b2c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b2ca:	2300      	movs	r3, #0
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3714      	adds	r7, #20
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b085      	sub	sp, #20
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	68fa      	ldr	r2, [r7, #12]
 800b2ee:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b2f2:	f023 0303 	bic.w	r3, r3, #3
 800b2f6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2fe:	685b      	ldr	r3, [r3, #4]
 800b300:	68fa      	ldr	r2, [r7, #12]
 800b302:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b306:	f023 0302 	bic.w	r3, r3, #2
 800b30a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b30c:	2300      	movs	r3, #0
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3714      	adds	r7, #20
 800b312:	46bd      	mov	sp, r7
 800b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b318:	4770      	bx	lr

0800b31a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b31a:	b480      	push	{r7}
 800b31c:	b085      	sub	sp, #20
 800b31e:	af00      	add	r7, sp, #0
 800b320:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	68fa      	ldr	r2, [r7, #12]
 800b330:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b334:	f023 0303 	bic.w	r3, r3, #3
 800b338:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	68fa      	ldr	r2, [r7, #12]
 800b344:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b348:	f043 0302 	orr.w	r3, r3, #2
 800b34c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b34e:	2300      	movs	r3, #0
}
 800b350:	4618      	mov	r0, r3
 800b352:	3714      	adds	r7, #20
 800b354:	46bd      	mov	sp, r7
 800b356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35a:	4770      	bx	lr

0800b35c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b35c:	b480      	push	{r7}
 800b35e:	b085      	sub	sp, #20
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	695b      	ldr	r3, [r3, #20]
 800b368:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	699b      	ldr	r3, [r3, #24]
 800b36e:	68fa      	ldr	r2, [r7, #12]
 800b370:	4013      	ands	r3, r2
 800b372:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b374:	68fb      	ldr	r3, [r7, #12]
}
 800b376:	4618      	mov	r0, r3
 800b378:	3714      	adds	r7, #20
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr

0800b382 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b382:	b480      	push	{r7}
 800b384:	b085      	sub	sp, #20
 800b386:	af00      	add	r7, sp, #0
 800b388:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b394:	699b      	ldr	r3, [r3, #24]
 800b396:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b39e:	69db      	ldr	r3, [r3, #28]
 800b3a0:	68ba      	ldr	r2, [r7, #8]
 800b3a2:	4013      	ands	r3, r2
 800b3a4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	0c1b      	lsrs	r3, r3, #16
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3714      	adds	r7, #20
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr

0800b3b6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b3b6:	b480      	push	{r7}
 800b3b8:	b085      	sub	sp, #20
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3c8:	699b      	ldr	r3, [r3, #24]
 800b3ca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3d2:	69db      	ldr	r3, [r3, #28]
 800b3d4:	68ba      	ldr	r2, [r7, #8]
 800b3d6:	4013      	ands	r3, r2
 800b3d8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b3da:	68bb      	ldr	r3, [r7, #8]
 800b3dc:	b29b      	uxth	r3, r3
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3714      	adds	r7, #20
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr

0800b3ea <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b3ea:	b480      	push	{r7}
 800b3ec:	b085      	sub	sp, #20
 800b3ee:	af00      	add	r7, sp, #0
 800b3f0:	6078      	str	r0, [r7, #4]
 800b3f2:	460b      	mov	r3, r1
 800b3f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b3fa:	78fb      	ldrb	r3, [r7, #3]
 800b3fc:	015a      	lsls	r2, r3, #5
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	4413      	add	r3, r2
 800b402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b406:	689b      	ldr	r3, [r3, #8]
 800b408:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b410:	695b      	ldr	r3, [r3, #20]
 800b412:	68ba      	ldr	r2, [r7, #8]
 800b414:	4013      	ands	r3, r2
 800b416:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b418:	68bb      	ldr	r3, [r7, #8]
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3714      	adds	r7, #20
 800b41e:	46bd      	mov	sp, r7
 800b420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b424:	4770      	bx	lr

0800b426 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b426:	b480      	push	{r7}
 800b428:	b087      	sub	sp, #28
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
 800b42e:	460b      	mov	r3, r1
 800b430:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b436:	697b      	ldr	r3, [r7, #20]
 800b438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b43c:	691b      	ldr	r3, [r3, #16]
 800b43e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b448:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b44a:	78fb      	ldrb	r3, [r7, #3]
 800b44c:	f003 030f 	and.w	r3, r3, #15
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	fa22 f303 	lsr.w	r3, r2, r3
 800b456:	01db      	lsls	r3, r3, #7
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	693a      	ldr	r2, [r7, #16]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b460:	78fb      	ldrb	r3, [r7, #3]
 800b462:	015a      	lsls	r2, r3, #5
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	4413      	add	r3, r2
 800b468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	693a      	ldr	r2, [r7, #16]
 800b470:	4013      	ands	r3, r2
 800b472:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b474:	68bb      	ldr	r3, [r7, #8]
}
 800b476:	4618      	mov	r0, r3
 800b478:	371c      	adds	r7, #28
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr

0800b482 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b482:	b480      	push	{r7}
 800b484:	b083      	sub	sp, #12
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	695b      	ldr	r3, [r3, #20]
 800b48e:	f003 0301 	and.w	r3, r3, #1
}
 800b492:	4618      	mov	r0, r3
 800b494:	370c      	adds	r7, #12
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr

0800b49e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b49e:	b480      	push	{r7}
 800b4a0:	b085      	sub	sp, #20
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	68fa      	ldr	r2, [r7, #12]
 800b4b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4b8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b4bc:	f023 0307 	bic.w	r3, r3, #7
 800b4c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	68fa      	ldr	r2, [r7, #12]
 800b4cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b4d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b4d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4d6:	2300      	movs	r3, #0
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3714      	adds	r7, #20
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b087      	sub	sp, #28
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	60f8      	str	r0, [r7, #12]
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	607a      	str	r2, [r7, #4]
 800b4f0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	333c      	adds	r3, #60	@ 0x3c
 800b4fa:	3304      	adds	r3, #4
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	4a26      	ldr	r2, [pc, #152]	@ (800b59c <USB_EP0_OutStart+0xb8>)
 800b504:	4293      	cmp	r3, r2
 800b506:	d90a      	bls.n	800b51e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b508:	697b      	ldr	r3, [r7, #20]
 800b50a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b514:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b518:	d101      	bne.n	800b51e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b51a:	2300      	movs	r3, #0
 800b51c:	e037      	b.n	800b58e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b524:	461a      	mov	r2, r3
 800b526:	2300      	movs	r3, #0
 800b528:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b530:	691b      	ldr	r3, [r3, #16]
 800b532:	697a      	ldr	r2, [r7, #20]
 800b534:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b538:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b53c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b544:	691b      	ldr	r3, [r3, #16]
 800b546:	697a      	ldr	r2, [r7, #20]
 800b548:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b54c:	f043 0318 	orr.w	r3, r3, #24
 800b550:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b558:	691b      	ldr	r3, [r3, #16]
 800b55a:	697a      	ldr	r2, [r7, #20]
 800b55c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b560:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b564:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b566:	7afb      	ldrb	r3, [r7, #11]
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d10f      	bne.n	800b58c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b56c:	697b      	ldr	r3, [r7, #20]
 800b56e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b572:	461a      	mov	r2, r3
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b578:	697b      	ldr	r3, [r7, #20]
 800b57a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	697a      	ldr	r2, [r7, #20]
 800b582:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b586:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b58a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b58c:	2300      	movs	r3, #0
}
 800b58e:	4618      	mov	r0, r3
 800b590:	371c      	adds	r7, #28
 800b592:	46bd      	mov	sp, r7
 800b594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b598:	4770      	bx	lr
 800b59a:	bf00      	nop
 800b59c:	4f54300a 	.word	0x4f54300a

0800b5a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b085      	sub	sp, #20
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	4a13      	ldr	r2, [pc, #76]	@ (800b604 <USB_CoreReset+0x64>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d901      	bls.n	800b5be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b5ba:	2303      	movs	r3, #3
 800b5bc:	e01b      	b.n	800b5f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	691b      	ldr	r3, [r3, #16]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	daf2      	bge.n	800b5ac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	f043 0201 	orr.w	r2, r3, #1
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	3301      	adds	r3, #1
 800b5da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	4a09      	ldr	r2, [pc, #36]	@ (800b604 <USB_CoreReset+0x64>)
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d901      	bls.n	800b5e8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b5e4:	2303      	movs	r3, #3
 800b5e6:	e006      	b.n	800b5f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	691b      	ldr	r3, [r3, #16]
 800b5ec:	f003 0301 	and.w	r3, r3, #1
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d0f0      	beq.n	800b5d6 <USB_CoreReset+0x36>

  return HAL_OK;
 800b5f4:	2300      	movs	r3, #0
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3714      	adds	r7, #20
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr
 800b602:	bf00      	nop
 800b604:	00030d40 	.word	0x00030d40

0800b608 <LCD_Fill>:
* @param xend,yend 终止坐标
* @param color 要填充的颜色
* @return None
*/
void LCD_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color)
{          
 800b608:	b590      	push	{r4, r7, lr}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	4604      	mov	r4, r0
 800b610:	4608      	mov	r0, r1
 800b612:	4611      	mov	r1, r2
 800b614:	461a      	mov	r2, r3
 800b616:	4623      	mov	r3, r4
 800b618:	80fb      	strh	r3, [r7, #6]
 800b61a:	4603      	mov	r3, r0
 800b61c:	80bb      	strh	r3, [r7, #4]
 800b61e:	460b      	mov	r3, r1
 800b620:	807b      	strh	r3, [r7, #2]
 800b622:	4613      	mov	r3, r2
 800b624:	803b      	strh	r3, [r7, #0]
	uint16_t i,j; 
	LCD_Address_Set(xsta,ysta,xend-1,yend-1);//设置显示范围
 800b626:	887b      	ldrh	r3, [r7, #2]
 800b628:	3b01      	subs	r3, #1
 800b62a:	b29a      	uxth	r2, r3
 800b62c:	883b      	ldrh	r3, [r7, #0]
 800b62e:	3b01      	subs	r3, #1
 800b630:	b29b      	uxth	r3, r3
 800b632:	88b9      	ldrh	r1, [r7, #4]
 800b634:	88f8      	ldrh	r0, [r7, #6]
 800b636:	f000 fb7b 	bl	800bd30 <LCD_Address_Set>
	for(i=ysta;i<yend;i++)
 800b63a:	88bb      	ldrh	r3, [r7, #4]
 800b63c:	81fb      	strh	r3, [r7, #14]
 800b63e:	e010      	b.n	800b662 <LCD_Fill+0x5a>
	{													   	 	
		for(j=xsta;j<xend;j++)
 800b640:	88fb      	ldrh	r3, [r7, #6]
 800b642:	81bb      	strh	r3, [r7, #12]
 800b644:	e006      	b.n	800b654 <LCD_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 800b646:	8c3b      	ldrh	r3, [r7, #32]
 800b648:	4618      	mov	r0, r3
 800b64a:	f000 fb3d 	bl	800bcc8 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 800b64e:	89bb      	ldrh	r3, [r7, #12]
 800b650:	3301      	adds	r3, #1
 800b652:	81bb      	strh	r3, [r7, #12]
 800b654:	89ba      	ldrh	r2, [r7, #12]
 800b656:	887b      	ldrh	r3, [r7, #2]
 800b658:	429a      	cmp	r2, r3
 800b65a:	d3f4      	bcc.n	800b646 <LCD_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 800b65c:	89fb      	ldrh	r3, [r7, #14]
 800b65e:	3301      	adds	r3, #1
 800b660:	81fb      	strh	r3, [r7, #14]
 800b662:	89fa      	ldrh	r2, [r7, #14]
 800b664:	883b      	ldrh	r3, [r7, #0]
 800b666:	429a      	cmp	r2, r3
 800b668:	d3ea      	bcc.n	800b640 <LCD_Fill+0x38>
		}
	} 					  	    
}
 800b66a:	bf00      	nop
 800b66c:	bf00      	nop
 800b66e:	3714      	adds	r7, #20
 800b670:	46bd      	mov	sp, r7
 800b672:	bd90      	pop	{r4, r7, pc}

0800b674 <LCD_DrawPoint>:
* @param x,y 画点坐标
* @param color 颜色
* @return None
*/
void LCD_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	4603      	mov	r3, r0
 800b67c:	80fb      	strh	r3, [r7, #6]
 800b67e:	460b      	mov	r3, r1
 800b680:	80bb      	strh	r3, [r7, #4]
 800b682:	4613      	mov	r3, r2
 800b684:	807b      	strh	r3, [r7, #2]
	LCD_Address_Set(x,y,x,y);//?è????±ê???? 
 800b686:	88bb      	ldrh	r3, [r7, #4]
 800b688:	88fa      	ldrh	r2, [r7, #6]
 800b68a:	88b9      	ldrh	r1, [r7, #4]
 800b68c:	88f8      	ldrh	r0, [r7, #6]
 800b68e:	f000 fb4f 	bl	800bd30 <LCD_Address_Set>
	LCD_WR_DATA(color);
 800b692:	887b      	ldrh	r3, [r7, #2]
 800b694:	4618      	mov	r0, r3
 800b696:	f000 fb17 	bl	800bcc8 <LCD_WR_DATA>
} 
 800b69a:	bf00      	nop
 800b69c:	3708      	adds	r7, #8
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}

0800b6a2 <LCD_DrawLine>:
* @param x2,y2 终止坐标
* @param color 颜色
* @return None
*/
void LCD_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color)
{
 800b6a2:	b590      	push	{r4, r7, lr}
 800b6a4:	b08d      	sub	sp, #52	@ 0x34
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	4608      	mov	r0, r1
 800b6ac:	4611      	mov	r1, r2
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	4623      	mov	r3, r4
 800b6b2:	80fb      	strh	r3, [r7, #6]
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	80bb      	strh	r3, [r7, #4]
 800b6b8:	460b      	mov	r3, r1
 800b6ba:	807b      	strh	r3, [r7, #2]
 800b6bc:	4613      	mov	r3, r2
 800b6be:	803b      	strh	r3, [r7, #0]
	uint16_t t; 
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1; //????×?±ê???? 
 800b6c8:	887a      	ldrh	r2, [r7, #2]
 800b6ca:	88fb      	ldrh	r3, [r7, #6]
 800b6cc:	1ad3      	subs	r3, r2, r3
 800b6ce:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 800b6d0:	883a      	ldrh	r2, [r7, #0]
 800b6d2:	88bb      	ldrh	r3, [r7, #4]
 800b6d4:	1ad3      	subs	r3, r2, r3
 800b6d6:	61fb      	str	r3, [r7, #28]
	uRow=x1;//????????×?±ê
 800b6d8:	88fb      	ldrh	r3, [r7, #6]
 800b6da:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 800b6dc:	88bb      	ldrh	r3, [r7, #4]
 800b6de:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1; //?è??????·??ò 
 800b6e0:	6a3b      	ldr	r3, [r7, #32]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	dd02      	ble.n	800b6ec <LCD_DrawLine+0x4a>
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	617b      	str	r3, [r7, #20]
 800b6ea:	e00b      	b.n	800b704 <LCD_DrawLine+0x62>
	else if (delta_x==0)incx=0;//???±?? 
 800b6ec:	6a3b      	ldr	r3, [r7, #32]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d102      	bne.n	800b6f8 <LCD_DrawLine+0x56>
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	617b      	str	r3, [r7, #20]
 800b6f6:	e005      	b.n	800b704 <LCD_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 800b6f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b6fc:	617b      	str	r3, [r7, #20]
 800b6fe:	6a3b      	ldr	r3, [r7, #32]
 800b700:	425b      	negs	r3, r3
 800b702:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 800b704:	69fb      	ldr	r3, [r7, #28]
 800b706:	2b00      	cmp	r3, #0
 800b708:	dd02      	ble.n	800b710 <LCD_DrawLine+0x6e>
 800b70a:	2301      	movs	r3, #1
 800b70c:	613b      	str	r3, [r7, #16]
 800b70e:	e00b      	b.n	800b728 <LCD_DrawLine+0x86>
	else if (delta_y==0)incy=0;//?????? 
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d102      	bne.n	800b71c <LCD_DrawLine+0x7a>
 800b716:	2300      	movs	r3, #0
 800b718:	613b      	str	r3, [r7, #16]
 800b71a:	e005      	b.n	800b728 <LCD_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 800b71c:	f04f 33ff 	mov.w	r3, #4294967295
 800b720:	613b      	str	r3, [r7, #16]
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	425b      	negs	r3, r3
 800b726:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x; //?????ù±?????×?±ê?á 
 800b728:	6a3a      	ldr	r2, [r7, #32]
 800b72a:	69fb      	ldr	r3, [r7, #28]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	dd02      	ble.n	800b736 <LCD_DrawLine+0x94>
 800b730:	6a3b      	ldr	r3, [r7, #32]
 800b732:	61bb      	str	r3, [r7, #24]
 800b734:	e001      	b.n	800b73a <LCD_DrawLine+0x98>
	else distance=delta_y;
 800b736:	69fb      	ldr	r3, [r7, #28]
 800b738:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 800b73a:	2300      	movs	r3, #0
 800b73c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b73e:	e02b      	b.n	800b798 <LCD_DrawLine+0xf6>
	{
		LCD_DrawPoint(uRow,uCol,color);//????
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	b29b      	uxth	r3, r3
 800b744:	68ba      	ldr	r2, [r7, #8]
 800b746:	b291      	uxth	r1, r2
 800b748:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b74c:	4618      	mov	r0, r3
 800b74e:	f7ff ff91 	bl	800b674 <LCD_DrawPoint>
		xerr+=delta_x;
 800b752:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b754:	6a3b      	ldr	r3, [r7, #32]
 800b756:	4413      	add	r3, r2
 800b758:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y;
 800b75a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	4413      	add	r3, r2
 800b760:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 800b762:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b764:	69bb      	ldr	r3, [r7, #24]
 800b766:	429a      	cmp	r2, r3
 800b768:	dd07      	ble.n	800b77a <LCD_DrawLine+0xd8>
		{
			xerr-=distance;
 800b76a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	1ad3      	subs	r3, r2, r3
 800b770:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 800b772:	68fa      	ldr	r2, [r7, #12]
 800b774:	697b      	ldr	r3, [r7, #20]
 800b776:	4413      	add	r3, r2
 800b778:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 800b77a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b77c:	69bb      	ldr	r3, [r7, #24]
 800b77e:	429a      	cmp	r2, r3
 800b780:	dd07      	ble.n	800b792 <LCD_DrawLine+0xf0>
		{
			yerr-=distance;
 800b782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	1ad3      	subs	r3, r2, r3
 800b788:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 800b78a:	68ba      	ldr	r2, [r7, #8]
 800b78c:	693b      	ldr	r3, [r7, #16]
 800b78e:	4413      	add	r3, r2
 800b790:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 800b792:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b794:	3301      	adds	r3, #1
 800b796:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b798:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b79a:	69ba      	ldr	r2, [r7, #24]
 800b79c:	429a      	cmp	r2, r3
 800b79e:	dacf      	bge.n	800b740 <LCD_DrawLine+0x9e>
		}
	}
}
 800b7a0:	bf00      	nop
 800b7a2:	bf00      	nop
 800b7a4:	3734      	adds	r7, #52	@ 0x34
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd90      	pop	{r4, r7, pc}
	...

0800b7ac <LCD_ShowChar>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 800b7ac:	b590      	push	{r4, r7, lr}
 800b7ae:	b087      	sub	sp, #28
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	4604      	mov	r4, r0
 800b7b4:	4608      	mov	r0, r1
 800b7b6:	4611      	mov	r1, r2
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	4623      	mov	r3, r4
 800b7bc:	80fb      	strh	r3, [r7, #6]
 800b7be:	4603      	mov	r3, r0
 800b7c0:	80bb      	strh	r3, [r7, #4]
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	70fb      	strb	r3, [r7, #3]
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;//????×?·??ù??×????ó??
	uint16_t x0=x;
 800b7ce:	88fb      	ldrh	r3, [r7, #6]
 800b7d0:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800b7d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b7d6:	085b      	lsrs	r3, r3, #1
 800b7d8:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800b7da:	7bfb      	ldrb	r3, [r7, #15]
 800b7dc:	08db      	lsrs	r3, r3, #3
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	7bfb      	ldrb	r3, [r7, #15]
 800b7e4:	f003 0307 	and.w	r3, r3, #7
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	bf14      	ite	ne
 800b7ee:	2301      	movne	r3, #1
 800b7f0:	2300      	moveq	r3, #0
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	4413      	add	r3, r2
 800b7f6:	b29a      	uxth	r2, r3
 800b7f8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b7fc:	b29b      	uxth	r3, r3
 800b7fe:	fb12 f303 	smulbb	r3, r2, r3
 800b802:	81bb      	strh	r3, [r7, #12]
	num=num-' ';    //?????????ó????
 800b804:	78fb      	ldrb	r3, [r7, #3]
 800b806:	3b20      	subs	r3, #32
 800b808:	70fb      	strb	r3, [r7, #3]
	LCD_Address_Set(x,y,x+sizex-1,y+sizey-1);  //?è????±ê???? 
 800b80a:	7bfb      	ldrb	r3, [r7, #15]
 800b80c:	b29a      	uxth	r2, r3
 800b80e:	88fb      	ldrh	r3, [r7, #6]
 800b810:	4413      	add	r3, r2
 800b812:	b29b      	uxth	r3, r3
 800b814:	3b01      	subs	r3, #1
 800b816:	b29c      	uxth	r4, r3
 800b818:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b81c:	b29a      	uxth	r2, r3
 800b81e:	88bb      	ldrh	r3, [r7, #4]
 800b820:	4413      	add	r3, r2
 800b822:	b29b      	uxth	r3, r3
 800b824:	3b01      	subs	r3, #1
 800b826:	b29b      	uxth	r3, r3
 800b828:	88b9      	ldrh	r1, [r7, #4]
 800b82a:	88f8      	ldrh	r0, [r7, #6]
 800b82c:	4622      	mov	r2, r4
 800b82e:	f000 fa7f 	bl	800bd30 <LCD_Address_Set>
	for(i=0;i<TypefaceNum;i++)
 800b832:	2300      	movs	r3, #0
 800b834:	827b      	strh	r3, [r7, #18]
 800b836:	e086      	b.n	800b946 <LCD_ShowChar+0x19a>
	{ 
		if(sizey==12)temp=ascii_1206[num][i];		       //?÷??6x12×???
 800b838:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b83c:	2b0c      	cmp	r3, #12
 800b83e:	d10b      	bne.n	800b858 <LCD_ShowChar+0xac>
 800b840:	78fa      	ldrb	r2, [r7, #3]
 800b842:	8a79      	ldrh	r1, [r7, #18]
 800b844:	4845      	ldr	r0, [pc, #276]	@ (800b95c <LCD_ShowChar+0x1b0>)
 800b846:	4613      	mov	r3, r2
 800b848:	005b      	lsls	r3, r3, #1
 800b84a:	4413      	add	r3, r2
 800b84c:	009b      	lsls	r3, r3, #2
 800b84e:	4403      	add	r3, r0
 800b850:	440b      	add	r3, r1
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	75fb      	strb	r3, [r7, #23]
 800b856:	e028      	b.n	800b8aa <LCD_ShowChar+0xfe>
		else if(sizey==16)temp=ascii_1608[num][i];		 //?÷??8x16×???
 800b858:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b85c:	2b10      	cmp	r3, #16
 800b85e:	d108      	bne.n	800b872 <LCD_ShowChar+0xc6>
 800b860:	78fa      	ldrb	r2, [r7, #3]
 800b862:	8a7b      	ldrh	r3, [r7, #18]
 800b864:	493e      	ldr	r1, [pc, #248]	@ (800b960 <LCD_ShowChar+0x1b4>)
 800b866:	0112      	lsls	r2, r2, #4
 800b868:	440a      	add	r2, r1
 800b86a:	4413      	add	r3, r2
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	75fb      	strb	r3, [r7, #23]
 800b870:	e01b      	b.n	800b8aa <LCD_ShowChar+0xfe>
		else if(sizey==24)temp=ascii_2412[num][i];		 //?÷??12x24×???
 800b872:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b876:	2b18      	cmp	r3, #24
 800b878:	d10b      	bne.n	800b892 <LCD_ShowChar+0xe6>
 800b87a:	78fa      	ldrb	r2, [r7, #3]
 800b87c:	8a79      	ldrh	r1, [r7, #18]
 800b87e:	4839      	ldr	r0, [pc, #228]	@ (800b964 <LCD_ShowChar+0x1b8>)
 800b880:	4613      	mov	r3, r2
 800b882:	005b      	lsls	r3, r3, #1
 800b884:	4413      	add	r3, r2
 800b886:	011b      	lsls	r3, r3, #4
 800b888:	4403      	add	r3, r0
 800b88a:	440b      	add	r3, r1
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	75fb      	strb	r3, [r7, #23]
 800b890:	e00b      	b.n	800b8aa <LCD_ShowChar+0xfe>
		else if(sizey==32)temp=ascii_3216[num][i];		 //?÷??16x32×???
 800b892:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b896:	2b20      	cmp	r3, #32
 800b898:	d15b      	bne.n	800b952 <LCD_ShowChar+0x1a6>
 800b89a:	78fa      	ldrb	r2, [r7, #3]
 800b89c:	8a7b      	ldrh	r3, [r7, #18]
 800b89e:	4932      	ldr	r1, [pc, #200]	@ (800b968 <LCD_ShowChar+0x1bc>)
 800b8a0:	0192      	lsls	r2, r2, #6
 800b8a2:	440a      	add	r2, r1
 800b8a4:	4413      	add	r3, r2
 800b8a6:	781b      	ldrb	r3, [r3, #0]
 800b8a8:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	75bb      	strb	r3, [r7, #22]
 800b8ae:	e044      	b.n	800b93a <LCD_ShowChar+0x18e>
		{
			if(!mode)//·?????????
 800b8b0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d120      	bne.n	800b8fa <LCD_ShowChar+0x14e>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 800b8b8:	7dfa      	ldrb	r2, [r7, #23]
 800b8ba:	7dbb      	ldrb	r3, [r7, #22]
 800b8bc:	fa42 f303 	asr.w	r3, r2, r3
 800b8c0:	f003 0301 	and.w	r3, r3, #1
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d004      	beq.n	800b8d2 <LCD_ShowChar+0x126>
 800b8c8:	883b      	ldrh	r3, [r7, #0]
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f000 f9fc 	bl	800bcc8 <LCD_WR_DATA>
 800b8d0:	e003      	b.n	800b8da <LCD_ShowChar+0x12e>
				else LCD_WR_DATA(bc);
 800b8d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f000 f9f7 	bl	800bcc8 <LCD_WR_DATA>
				m++;
 800b8da:	7d7b      	ldrb	r3, [r7, #21]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 800b8e0:	7d7b      	ldrb	r3, [r7, #21]
 800b8e2:	7bfa      	ldrb	r2, [r7, #15]
 800b8e4:	fbb3 f1f2 	udiv	r1, r3, r2
 800b8e8:	fb01 f202 	mul.w	r2, r1, r2
 800b8ec:	1a9b      	subs	r3, r3, r2
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d11f      	bne.n	800b934 <LCD_ShowChar+0x188>
				{
					m=0;
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	757b      	strb	r3, [r7, #21]
					break;
 800b8f8:	e022      	b.n	800b940 <LCD_ShowChar+0x194>
				}
			}
			else//????????
			{
				if(temp&(0x01<<t))LCD_DrawPoint(x,y,fc);//????????
 800b8fa:	7dfa      	ldrb	r2, [r7, #23]
 800b8fc:	7dbb      	ldrb	r3, [r7, #22]
 800b8fe:	fa42 f303 	asr.w	r3, r2, r3
 800b902:	f003 0301 	and.w	r3, r3, #1
 800b906:	2b00      	cmp	r3, #0
 800b908:	d005      	beq.n	800b916 <LCD_ShowChar+0x16a>
 800b90a:	883a      	ldrh	r2, [r7, #0]
 800b90c:	88b9      	ldrh	r1, [r7, #4]
 800b90e:	88fb      	ldrh	r3, [r7, #6]
 800b910:	4618      	mov	r0, r3
 800b912:	f7ff feaf 	bl	800b674 <LCD_DrawPoint>
				x++;
 800b916:	88fb      	ldrh	r3, [r7, #6]
 800b918:	3301      	adds	r3, #1
 800b91a:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 800b91c:	88fa      	ldrh	r2, [r7, #6]
 800b91e:	8a3b      	ldrh	r3, [r7, #16]
 800b920:	1ad2      	subs	r2, r2, r3
 800b922:	7bfb      	ldrb	r3, [r7, #15]
 800b924:	429a      	cmp	r2, r3
 800b926:	d105      	bne.n	800b934 <LCD_ShowChar+0x188>
				{
					x=x0;
 800b928:	8a3b      	ldrh	r3, [r7, #16]
 800b92a:	80fb      	strh	r3, [r7, #6]
					y++;
 800b92c:	88bb      	ldrh	r3, [r7, #4]
 800b92e:	3301      	adds	r3, #1
 800b930:	80bb      	strh	r3, [r7, #4]
					break;
 800b932:	e005      	b.n	800b940 <LCD_ShowChar+0x194>
		for(t=0;t<8;t++)
 800b934:	7dbb      	ldrb	r3, [r7, #22]
 800b936:	3301      	adds	r3, #1
 800b938:	75bb      	strb	r3, [r7, #22]
 800b93a:	7dbb      	ldrb	r3, [r7, #22]
 800b93c:	2b07      	cmp	r3, #7
 800b93e:	d9b7      	bls.n	800b8b0 <LCD_ShowChar+0x104>
	for(i=0;i<TypefaceNum;i++)
 800b940:	8a7b      	ldrh	r3, [r7, #18]
 800b942:	3301      	adds	r3, #1
 800b944:	827b      	strh	r3, [r7, #18]
 800b946:	8a7a      	ldrh	r2, [r7, #18]
 800b948:	89bb      	ldrh	r3, [r7, #12]
 800b94a:	429a      	cmp	r2, r3
 800b94c:	f4ff af74 	bcc.w	800b838 <LCD_ShowChar+0x8c>
 800b950:	e000      	b.n	800b954 <LCD_ShowChar+0x1a8>
		else return;
 800b952:	bf00      	nop
				}
			}
		}
	}   	 	  
}
 800b954:	371c      	adds	r7, #28
 800b956:	46bd      	mov	sp, r7
 800b958:	bd90      	pop	{r4, r7, pc}
 800b95a:	bf00      	nop
 800b95c:	0801e3b4 	.word	0x0801e3b4
 800b960:	0801e828 	.word	0x0801e828
 800b964:	0801ee18 	.word	0x0801ee18
 800b968:	0801ffe8 	.word	0x0801ffe8

0800b96c <LCD_ShowString>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowString(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{         
 800b96c:	b590      	push	{r4, r7, lr}
 800b96e:	b089      	sub	sp, #36	@ 0x24
 800b970:	af04      	add	r7, sp, #16
 800b972:	60ba      	str	r2, [r7, #8]
 800b974:	461a      	mov	r2, r3
 800b976:	4603      	mov	r3, r0
 800b978:	81fb      	strh	r3, [r7, #14]
 800b97a:	460b      	mov	r3, r1
 800b97c:	81bb      	strh	r3, [r7, #12]
 800b97e:	4613      	mov	r3, r2
 800b980:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 800b982:	e01f      	b.n	800b9c4 <LCD_ShowString+0x58>
	{   
		if (*p<128)
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	b25b      	sxtb	r3, r3
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	db17      	blt.n	800b9be <LCD_ShowString+0x52>
		{
			LCD_ShowChar(x,y,*p,fc,bc,sizey,mode);
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	781a      	ldrb	r2, [r3, #0]
 800b992:	88fc      	ldrh	r4, [r7, #6]
 800b994:	89b9      	ldrh	r1, [r7, #12]
 800b996:	89f8      	ldrh	r0, [r7, #14]
 800b998:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b99c:	9302      	str	r3, [sp, #8]
 800b99e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b9a2:	9301      	str	r3, [sp, #4]
 800b9a4:	8c3b      	ldrh	r3, [r7, #32]
 800b9a6:	9300      	str	r3, [sp, #0]
 800b9a8:	4623      	mov	r3, r4
 800b9aa:	f7ff feff 	bl	800b7ac <LCD_ShowChar>
			x+=sizey/2;
 800b9ae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b9b2:	085b      	lsrs	r3, r3, #1
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	89fb      	ldrh	r3, [r7, #14]
 800b9ba:	4413      	add	r3, r2
 800b9bc:	81fb      	strh	r3, [r7, #14]
		}
		p++;
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	781b      	ldrb	r3, [r3, #0]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1db      	bne.n	800b984 <LCD_ShowString+0x18>
	}  
}
 800b9cc:	bf00      	nop
 800b9ce:	bf00      	nop
 800b9d0:	3714      	adds	r7, #20
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd90      	pop	{r4, r7, pc}

0800b9d6 <LCD_ShowString_CL>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowString_CL(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{         
 800b9d6:	b590      	push	{r4, r7, lr}
 800b9d8:	b089      	sub	sp, #36	@ 0x24
 800b9da:	af04      	add	r7, sp, #16
 800b9dc:	60ba      	str	r2, [r7, #8]
 800b9de:	461a      	mov	r2, r3
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	81fb      	strh	r3, [r7, #14]
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	81bb      	strh	r3, [r7, #12]
 800b9e8:	4613      	mov	r3, r2
 800b9ea:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 800b9ec:	e01f      	b.n	800ba2e <LCD_ShowString_CL+0x58>
	{   
		if (*p<128)
 800b9ee:	68bb      	ldr	r3, [r7, #8]
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	b25b      	sxtb	r3, r3
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	db17      	blt.n	800ba28 <LCD_ShowString_CL+0x52>
		{
			LCD_ShowChar(x,y,*p,fc,bc,sizey,mode);
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	781a      	ldrb	r2, [r3, #0]
 800b9fc:	88fc      	ldrh	r4, [r7, #6]
 800b9fe:	89b9      	ldrh	r1, [r7, #12]
 800ba00:	89f8      	ldrh	r0, [r7, #14]
 800ba02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ba06:	9302      	str	r3, [sp, #8]
 800ba08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba0c:	9301      	str	r3, [sp, #4]
 800ba0e:	8c3b      	ldrh	r3, [r7, #32]
 800ba10:	9300      	str	r3, [sp, #0]
 800ba12:	4623      	mov	r3, r4
 800ba14:	f7ff feca 	bl	800b7ac <LCD_ShowChar>
			x+=sizey/2;
 800ba18:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba1c:	085b      	lsrs	r3, r3, #1
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	461a      	mov	r2, r3
 800ba22:	89fb      	ldrh	r3, [r7, #14]
 800ba24:	4413      	add	r3, r2
 800ba26:	81fb      	strh	r3, [r7, #14]
		}
		p++;
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	781b      	ldrb	r3, [r3, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d1db      	bne.n	800b9ee <LCD_ShowString_CL+0x18>
	}  
	while(x<240-sizey){
 800ba36:	e016      	b.n	800ba66 <LCD_ShowString_CL+0x90>
		LCD_ShowChar(x,y, 0x20,fc,bc,sizey,mode);
 800ba38:	88fa      	ldrh	r2, [r7, #6]
 800ba3a:	89b9      	ldrh	r1, [r7, #12]
 800ba3c:	89f8      	ldrh	r0, [r7, #14]
 800ba3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ba42:	9302      	str	r3, [sp, #8]
 800ba44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba48:	9301      	str	r3, [sp, #4]
 800ba4a:	8c3b      	ldrh	r3, [r7, #32]
 800ba4c:	9300      	str	r3, [sp, #0]
 800ba4e:	4613      	mov	r3, r2
 800ba50:	2220      	movs	r2, #32
 800ba52:	f7ff feab 	bl	800b7ac <LCD_ShowChar>
		x += sizey/2;
 800ba56:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba5a:	085b      	lsrs	r3, r3, #1
 800ba5c:	b2db      	uxtb	r3, r3
 800ba5e:	461a      	mov	r2, r3
 800ba60:	89fb      	ldrh	r3, [r7, #14]
 800ba62:	4413      	add	r3, r2
 800ba64:	81fb      	strh	r3, [r7, #14]
	while(x<240-sizey){
 800ba66:	89fa      	ldrh	r2, [r7, #14]
 800ba68:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba6c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800ba70:	429a      	cmp	r2, r3
 800ba72:	dbe1      	blt.n	800ba38 <LCD_ShowString_CL+0x62>
	}
}
 800ba74:	bf00      	nop
 800ba76:	bf00      	nop
 800ba78:	3714      	adds	r7, #20
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd90      	pop	{r4, r7, pc}

0800ba7e <mypow>:
* @param num 字符

* @return None
*/
uint32_t mypow(uint8_t m,uint8_t n)
{
 800ba7e:	b480      	push	{r7}
 800ba80:	b085      	sub	sp, #20
 800ba82:	af00      	add	r7, sp, #0
 800ba84:	4603      	mov	r3, r0
 800ba86:	460a      	mov	r2, r1
 800ba88:	71fb      	strb	r3, [r7, #7]
 800ba8a:	4613      	mov	r3, r2
 800ba8c:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;	 
 800ba8e:	2301      	movs	r3, #1
 800ba90:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 800ba92:	e004      	b.n	800ba9e <mypow+0x20>
 800ba94:	79fa      	ldrb	r2, [r7, #7]
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	fb02 f303 	mul.w	r3, r2, r3
 800ba9c:	60fb      	str	r3, [r7, #12]
 800ba9e:	79bb      	ldrb	r3, [r7, #6]
 800baa0:	1e5a      	subs	r2, r3, #1
 800baa2:	71ba      	strb	r2, [r7, #6]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d1f5      	bne.n	800ba94 <mypow+0x16>
	return result;
 800baa8:	68fb      	ldr	r3, [r7, #12]
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3714      	adds	r7, #20
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr
	...

0800bab8 <LCD_ShowIntNum>:
* @param bc 背景颜色
* @param sizey 字的大小 
* @return None
*/
void LCD_ShowIntNum(uint16_t x,uint16_t y,uint32_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{         	
 800bab8:	b590      	push	{r4, r7, lr}
 800baba:	b08b      	sub	sp, #44	@ 0x2c
 800babc:	af04      	add	r7, sp, #16
 800babe:	60ba      	str	r2, [r7, #8]
 800bac0:	461a      	mov	r2, r3
 800bac2:	4603      	mov	r3, r0
 800bac4:	81fb      	strh	r3, [r7, #14]
 800bac6:	460b      	mov	r3, r1
 800bac8:	81bb      	strh	r3, [r7, #12]
 800baca:	4613      	mov	r3, r2
 800bacc:	71fb      	strb	r3, [r7, #7]
	uint8_t t,temp;
	uint8_t enshow=0;
 800bace:	2300      	movs	r3, #0
 800bad0:	75bb      	strb	r3, [r7, #22]
	uint8_t sizex=sizey/2;
 800bad2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bad6:	085b      	lsrs	r3, r3, #1
 800bad8:	757b      	strb	r3, [r7, #21]
	for(t=0;t<len;t++)
 800bada:	2300      	movs	r3, #0
 800badc:	75fb      	strb	r3, [r7, #23]
 800bade:	e059      	b.n	800bb94 <LCD_ShowIntNum+0xdc>
	{
		temp=(num/mypow(10,len-t-1))%10;
 800bae0:	79fa      	ldrb	r2, [r7, #7]
 800bae2:	7dfb      	ldrb	r3, [r7, #23]
 800bae4:	1ad3      	subs	r3, r2, r3
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	3b01      	subs	r3, #1
 800baea:	b2db      	uxtb	r3, r3
 800baec:	4619      	mov	r1, r3
 800baee:	200a      	movs	r0, #10
 800baf0:	f7ff ffc5 	bl	800ba7e <mypow>
 800baf4:	4602      	mov	r2, r0
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	fbb3 f1f2 	udiv	r1, r3, r2
 800bafc:	4b2a      	ldr	r3, [pc, #168]	@ (800bba8 <LCD_ShowIntNum+0xf0>)
 800bafe:	fba3 2301 	umull	r2, r3, r3, r1
 800bb02:	08da      	lsrs	r2, r3, #3
 800bb04:	4613      	mov	r3, r2
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	4413      	add	r3, r2
 800bb0a:	005b      	lsls	r3, r3, #1
 800bb0c:	1aca      	subs	r2, r1, r3
 800bb0e:	4613      	mov	r3, r2
 800bb10:	753b      	strb	r3, [r7, #20]
		if(enshow==0&&t<(len-1))
 800bb12:	7dbb      	ldrb	r3, [r7, #22]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d121      	bne.n	800bb5c <LCD_ShowIntNum+0xa4>
 800bb18:	7dfa      	ldrb	r2, [r7, #23]
 800bb1a:	79fb      	ldrb	r3, [r7, #7]
 800bb1c:	3b01      	subs	r3, #1
 800bb1e:	429a      	cmp	r2, r3
 800bb20:	da1c      	bge.n	800bb5c <LCD_ShowIntNum+0xa4>
		{
			if(temp==0)
 800bb22:	7d3b      	ldrb	r3, [r7, #20]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d117      	bne.n	800bb58 <LCD_ShowIntNum+0xa0>
			{
				LCD_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 800bb28:	7dfb      	ldrb	r3, [r7, #23]
 800bb2a:	b29a      	uxth	r2, r3
 800bb2c:	7d7b      	ldrb	r3, [r7, #21]
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	fb12 f303 	smulbb	r3, r2, r3
 800bb34:	b29a      	uxth	r2, r3
 800bb36:	89fb      	ldrh	r3, [r7, #14]
 800bb38:	4413      	add	r3, r2
 800bb3a:	b298      	uxth	r0, r3
 800bb3c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bb3e:	89b9      	ldrh	r1, [r7, #12]
 800bb40:	2300      	movs	r3, #0
 800bb42:	9302      	str	r3, [sp, #8]
 800bb44:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bb48:	9301      	str	r3, [sp, #4]
 800bb4a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bb4c:	9300      	str	r3, [sp, #0]
 800bb4e:	4613      	mov	r3, r2
 800bb50:	2220      	movs	r2, #32
 800bb52:	f7ff fe2b 	bl	800b7ac <LCD_ShowChar>
				continue;
 800bb56:	e01a      	b.n	800bb8e <LCD_ShowIntNum+0xd6>
			}else enshow=1; 
 800bb58:	2301      	movs	r3, #1
 800bb5a:	75bb      	strb	r3, [r7, #22]
		 	 
		}
	 	LCD_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 800bb5c:	7dfb      	ldrb	r3, [r7, #23]
 800bb5e:	b29a      	uxth	r2, r3
 800bb60:	7d7b      	ldrb	r3, [r7, #21]
 800bb62:	b29b      	uxth	r3, r3
 800bb64:	fb12 f303 	smulbb	r3, r2, r3
 800bb68:	b29a      	uxth	r2, r3
 800bb6a:	89fb      	ldrh	r3, [r7, #14]
 800bb6c:	4413      	add	r3, r2
 800bb6e:	b298      	uxth	r0, r3
 800bb70:	7d3b      	ldrb	r3, [r7, #20]
 800bb72:	3330      	adds	r3, #48	@ 0x30
 800bb74:	b2da      	uxtb	r2, r3
 800bb76:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800bb78:	89b9      	ldrh	r1, [r7, #12]
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	9302      	str	r3, [sp, #8]
 800bb7e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bb82:	9301      	str	r3, [sp, #4]
 800bb84:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bb86:	9300      	str	r3, [sp, #0]
 800bb88:	4623      	mov	r3, r4
 800bb8a:	f7ff fe0f 	bl	800b7ac <LCD_ShowChar>
	for(t=0;t<len;t++)
 800bb8e:	7dfb      	ldrb	r3, [r7, #23]
 800bb90:	3301      	adds	r3, #1
 800bb92:	75fb      	strb	r3, [r7, #23]
 800bb94:	7dfa      	ldrb	r2, [r7, #23]
 800bb96:	79fb      	ldrb	r3, [r7, #7]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d3a1      	bcc.n	800bae0 <LCD_ShowIntNum+0x28>
	}
} 
 800bb9c:	bf00      	nop
 800bb9e:	bf00      	nop
 800bba0:	371c      	adds	r7, #28
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd90      	pop	{r4, r7, pc}
 800bba6:	bf00      	nop
 800bba8:	cccccccd 	.word	0xcccccccd

0800bbac <LCD_ShowPicture>:
                width  ?????í??
                pic[]  ??????×é    
      ·???????  ??
******************************************************************************/
void LCD_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[])
{
 800bbac:	b590      	push	{r4, r7, lr}
 800bbae:	b085      	sub	sp, #20
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	4604      	mov	r4, r0
 800bbb4:	4608      	mov	r0, r1
 800bbb6:	4611      	mov	r1, r2
 800bbb8:	461a      	mov	r2, r3
 800bbba:	4623      	mov	r3, r4
 800bbbc:	80fb      	strh	r3, [r7, #6]
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	80bb      	strh	r3, [r7, #4]
 800bbc2:	460b      	mov	r3, r1
 800bbc4:	807b      	strh	r3, [r7, #2]
 800bbc6:	4613      	mov	r3, r2
 800bbc8:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	uint32_t k=0;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	60bb      	str	r3, [r7, #8]
	LCD_Address_Set(x,y,x+length-1,y+width-1);
 800bbce:	88fa      	ldrh	r2, [r7, #6]
 800bbd0:	887b      	ldrh	r3, [r7, #2]
 800bbd2:	4413      	add	r3, r2
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	b29c      	uxth	r4, r3
 800bbda:	88ba      	ldrh	r2, [r7, #4]
 800bbdc:	883b      	ldrh	r3, [r7, #0]
 800bbde:	4413      	add	r3, r2
 800bbe0:	b29b      	uxth	r3, r3
 800bbe2:	3b01      	subs	r3, #1
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	88b9      	ldrh	r1, [r7, #4]
 800bbe8:	88f8      	ldrh	r0, [r7, #6]
 800bbea:	4622      	mov	r2, r4
 800bbec:	f000 f8a0 	bl	800bd30 <LCD_Address_Set>
	for(i=0;i<length;i++)
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	81fb      	strh	r3, [r7, #14]
 800bbf4:	e020      	b.n	800bc38 <LCD_ShowPicture+0x8c>
	{
		for(j=0;j<width;j++)
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	81bb      	strh	r3, [r7, #12]
 800bbfa:	e016      	b.n	800bc2a <LCD_ShowPicture+0x7e>
		{
			LCD_WR_DATA8(pic[k*2]);
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	005b      	lsls	r3, r3, #1
 800bc00:	6a3a      	ldr	r2, [r7, #32]
 800bc02:	4413      	add	r3, r2
 800bc04:	781b      	ldrb	r3, [r3, #0]
 800bc06:	4618      	mov	r0, r3
 800bc08:	f000 f848 	bl	800bc9c <LCD_WR_DATA8>
			LCD_WR_DATA8(pic[k*2+1]);
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	005b      	lsls	r3, r3, #1
 800bc10:	3301      	adds	r3, #1
 800bc12:	6a3a      	ldr	r2, [r7, #32]
 800bc14:	4413      	add	r3, r2
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f000 f83f 	bl	800bc9c <LCD_WR_DATA8>
			k++;
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	3301      	adds	r3, #1
 800bc22:	60bb      	str	r3, [r7, #8]
		for(j=0;j<width;j++)
 800bc24:	89bb      	ldrh	r3, [r7, #12]
 800bc26:	3301      	adds	r3, #1
 800bc28:	81bb      	strh	r3, [r7, #12]
 800bc2a:	89ba      	ldrh	r2, [r7, #12]
 800bc2c:	883b      	ldrh	r3, [r7, #0]
 800bc2e:	429a      	cmp	r2, r3
 800bc30:	d3e4      	bcc.n	800bbfc <LCD_ShowPicture+0x50>
	for(i=0;i<length;i++)
 800bc32:	89fb      	ldrh	r3, [r7, #14]
 800bc34:	3301      	adds	r3, #1
 800bc36:	81fb      	strh	r3, [r7, #14]
 800bc38:	89fa      	ldrh	r2, [r7, #14]
 800bc3a:	887b      	ldrh	r3, [r7, #2]
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d3da      	bcc.n	800bbf6 <LCD_ShowPicture+0x4a>
		}
	}			
}
 800bc40:	bf00      	nop
 800bc42:	bf00      	nop
 800bc44:	3714      	adds	r7, #20
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd90      	pop	{r4, r7, pc}
	...

0800bc4c <LCD_Writ_Bus>:
      函数说明：LCD串行数据写入函数
      入口数据：dat  要写入的串行数据
      返回值：  无
******************************************************************************/
void LCD_Writ_Bus(uint8_t dat) 
{	
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b082      	sub	sp, #8
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	4603      	mov	r3, r0
 800bc54:	71fb      	strb	r3, [r7, #7]
	// uint8_t i;
	LCD_CS_Clr();
 800bc56:	2200      	movs	r2, #0
 800bc58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bc5c:	480d      	ldr	r0, [pc, #52]	@ (800bc94 <LCD_Writ_Bus+0x48>)
 800bc5e:	f7f7 ffd9 	bl	8003c14 <HAL_GPIO_WritePin>
		}
		LCD_SCLK_Set();
		dat<<=1;
	}	
	*/
	while(HAL_SPI_GetState(&LCD_SPI) != HAL_SPI_STATE_READY);//?ì?é????±ê????
 800bc62:	bf00      	nop
 800bc64:	480c      	ldr	r0, [pc, #48]	@ (800bc98 <LCD_Writ_Bus+0x4c>)
 800bc66:	f7fc f8fb 	bl	8007e60 <HAL_SPI_GetState>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d1f9      	bne.n	800bc64 <LCD_Writ_Bus+0x18>
	HAL_SPI_Transmit(&LCD_SPI, &dat, 1, 10000);
 800bc70:	1df9      	adds	r1, r7, #7
 800bc72:	f242 7310 	movw	r3, #10000	@ 0x2710
 800bc76:	2201      	movs	r2, #1
 800bc78:	4807      	ldr	r0, [pc, #28]	@ (800bc98 <LCD_Writ_Bus+0x4c>)
 800bc7a:	f7fb ffa5 	bl	8007bc8 <HAL_SPI_Transmit>

  LCD_CS_Set();	
 800bc7e:	2201      	movs	r2, #1
 800bc80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bc84:	4803      	ldr	r0, [pc, #12]	@ (800bc94 <LCD_Writ_Bus+0x48>)
 800bc86:	f7f7 ffc5 	bl	8003c14 <HAL_GPIO_WritePin>
	
}
 800bc8a:	bf00      	nop
 800bc8c:	3708      	adds	r7, #8
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	40020800 	.word	0x40020800
 800bc98:	20004fbc 	.word	0x20004fbc

0800bc9c <LCD_WR_DATA8>:
      函数说明：LCD写入数据
      入口数据：dat 写入的数据
      返回值：  无
******************************************************************************/
void LCD_WR_DATA8(uint8_t dat)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b082      	sub	sp, #8
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	4603      	mov	r3, r0
 800bca4:	71fb      	strb	r3, [r7, #7]
	LCD_DC_Set();//写数据
 800bca6:	2201      	movs	r2, #1
 800bca8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bcac:	4805      	ldr	r0, [pc, #20]	@ (800bcc4 <LCD_WR_DATA8+0x28>)
 800bcae:	f7f7 ffb1 	bl	8003c14 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f7ff ffc9 	bl	800bc4c <LCD_Writ_Bus>
}
 800bcba:	bf00      	nop
 800bcbc:	3708      	adds	r7, #8
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	40020400 	.word	0x40020400

0800bcc8 <LCD_WR_DATA>:
      函数说明：LCD写入数据
      入口数据：dat 写入的数据
      返回值：  无
******************************************************************************/
void LCD_WR_DATA(uint16_t dat)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b082      	sub	sp, #8
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	4603      	mov	r3, r0
 800bcd0:	80fb      	strh	r3, [r7, #6]
	LCD_DC_Set();//写数据
 800bcd2:	2201      	movs	r2, #1
 800bcd4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bcd8:	4809      	ldr	r0, [pc, #36]	@ (800bd00 <LCD_WR_DATA+0x38>)
 800bcda:	f7f7 ff9b 	bl	8003c14 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat>>8);
 800bcde:	88fb      	ldrh	r3, [r7, #6]
 800bce0:	0a1b      	lsrs	r3, r3, #8
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	b2db      	uxtb	r3, r3
 800bce6:	4618      	mov	r0, r3
 800bce8:	f7ff ffb0 	bl	800bc4c <LCD_Writ_Bus>
	LCD_Writ_Bus(dat);
 800bcec:	88fb      	ldrh	r3, [r7, #6]
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f7ff ffab 	bl	800bc4c <LCD_Writ_Bus>
}
 800bcf6:	bf00      	nop
 800bcf8:	3708      	adds	r7, #8
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	40020400 	.word	0x40020400

0800bd04 <LCD_WR_REG>:
      函数说明：LCD写入命令
      入口数据：dat 写入的命令
      返回值：  无
******************************************************************************/
void LCD_WR_REG(uint8_t dat)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b082      	sub	sp, #8
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	71fb      	strb	r3, [r7, #7]
	LCD_DC_Clr();//写命令
 800bd0e:	2200      	movs	r2, #0
 800bd10:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bd14:	4805      	ldr	r0, [pc, #20]	@ (800bd2c <LCD_WR_REG+0x28>)
 800bd16:	f7f7 ff7d 	bl	8003c14 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 800bd1a:	79fb      	ldrb	r3, [r7, #7]
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7ff ff95 	bl	800bc4c <LCD_Writ_Bus>
	//LCD_DC_Set();//写数据
}
 800bd22:	bf00      	nop
 800bd24:	3708      	adds	r7, #8
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	40020400 	.word	0x40020400

0800bd30 <LCD_Address_Set>:
      入口数据：x1,x2 设置列的起始和结束地址
                y1,y2 设置行的起始和结束地址
      返回值：  无
******************************************************************************/
void LCD_Address_Set(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 800bd30:	b590      	push	{r4, r7, lr}
 800bd32:	b083      	sub	sp, #12
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	4604      	mov	r4, r0
 800bd38:	4608      	mov	r0, r1
 800bd3a:	4611      	mov	r1, r2
 800bd3c:	461a      	mov	r2, r3
 800bd3e:	4623      	mov	r3, r4
 800bd40:	80fb      	strh	r3, [r7, #6]
 800bd42:	4603      	mov	r3, r0
 800bd44:	80bb      	strh	r3, [r7, #4]
 800bd46:	460b      	mov	r3, r1
 800bd48:	807b      	strh	r3, [r7, #2]
 800bd4a:	4613      	mov	r3, r2
 800bd4c:	803b      	strh	r3, [r7, #0]
	if(USE_HORIZONTAL==0)
	{
		LCD_WR_REG(0x2a);//列地址设置
 800bd4e:	202a      	movs	r0, #42	@ 0x2a
 800bd50:	f7ff ffd8 	bl	800bd04 <LCD_WR_REG>
		LCD_WR_DATA(x1);
 800bd54:	88fb      	ldrh	r3, [r7, #6]
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7ff ffb6 	bl	800bcc8 <LCD_WR_DATA>
		LCD_WR_DATA(x2);
 800bd5c:	887b      	ldrh	r3, [r7, #2]
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7ff ffb2 	bl	800bcc8 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);//行地址设置
 800bd64:	202b      	movs	r0, #43	@ 0x2b
 800bd66:	f7ff ffcd 	bl	800bd04 <LCD_WR_REG>
		LCD_WR_DATA(y1);
 800bd6a:	88bb      	ldrh	r3, [r7, #4]
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f7ff ffab 	bl	800bcc8 <LCD_WR_DATA>
		LCD_WR_DATA(y2);
 800bd72:	883b      	ldrh	r3, [r7, #0]
 800bd74:	4618      	mov	r0, r3
 800bd76:	f7ff ffa7 	bl	800bcc8 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);//储存器写
 800bd7a:	202c      	movs	r0, #44	@ 0x2c
 800bd7c:	f7ff ffc2 	bl	800bd04 <LCD_WR_REG>
		LCD_WR_REG(0x2b);//行地址设置
		LCD_WR_DATA(y1);
		LCD_WR_DATA(y2);
		LCD_WR_REG(0x2c);//储存器写
	}
}
 800bd80:	bf00      	nop
 800bd82:	370c      	adds	r7, #12
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd90      	pop	{r4, r7, pc}

0800bd88 <LCD_Init>:
* @brief 初始化led显示
* @param SPI_LCD 使用的硬件spi口
*/

void LCD_Init(SPI_HandleTypeDef SPI_LCD)
{
 800bd88:	b084      	sub	sp, #16
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	f107 0c08 	add.w	ip, r7, #8
 800bd92:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//SPI1_Init();
	//LCD_GPIO_Init();//初始化GPIO
	//MX_SPI1_Init();
	LCD_SPI = SPI_LCD;
 800bd96:	4b75      	ldr	r3, [pc, #468]	@ (800bf6c <LCD_Init+0x1e4>)
 800bd98:	4618      	mov	r0, r3
 800bd9a:	f107 0308 	add.w	r3, r7, #8
 800bd9e:	2258      	movs	r2, #88	@ 0x58
 800bda0:	4619      	mov	r1, r3
 800bda2:	f006 fe61 	bl	8012a68 <memcpy>
	
	LCD_RES_Clr();//复位
 800bda6:	2200      	movs	r2, #0
 800bda8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800bdac:	4870      	ldr	r0, [pc, #448]	@ (800bf70 <LCD_Init+0x1e8>)
 800bdae:	f7f7 ff31 	bl	8003c14 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800bdb2:	2064      	movs	r0, #100	@ 0x64
 800bdb4:	f7f5 ffb8 	bl	8001d28 <HAL_Delay>
	LCD_RES_Set();
 800bdb8:	2201      	movs	r2, #1
 800bdba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800bdbe:	486c      	ldr	r0, [pc, #432]	@ (800bf70 <LCD_Init+0x1e8>)
 800bdc0:	f7f7 ff28 	bl	8003c14 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800bdc4:	2064      	movs	r0, #100	@ 0x64
 800bdc6:	f7f5 ffaf 	bl	8001d28 <HAL_Delay>
	
	LCD_BLK_Set();//打开背光
 800bdca:	2201      	movs	r2, #1
 800bdcc:	2110      	movs	r1, #16
 800bdce:	4869      	ldr	r0, [pc, #420]	@ (800bf74 <LCD_Init+0x1ec>)
 800bdd0:	f7f7 ff20 	bl	8003c14 <HAL_GPIO_WritePin>
  	HAL_Delay(100);
 800bdd4:	2064      	movs	r0, #100	@ 0x64
 800bdd6:	f7f5 ffa7 	bl	8001d28 <HAL_Delay>
	
	//return;
	//************* Start Initial Sequence **********//
	LCD_WR_REG(0x11);                                             //无此指令，不能正常初始化芯片，无显示
 800bdda:	2011      	movs	r0, #17
 800bddc:	f7ff ff92 	bl	800bd04 <LCD_WR_REG>
	HAL_Delay(120); 
 800bde0:	2078      	movs	r0, #120	@ 0x78
 800bde2:	f7f5 ffa1 	bl	8001d28 <HAL_Delay>
	LCD_WR_REG(0x11);                                             //! 执行两遍才比较稳定，否则有几率启动不起来
 800bde6:	2011      	movs	r0, #17
 800bde8:	f7ff ff8c 	bl	800bd04 <LCD_WR_REG>
	HAL_Delay(120); 
 800bdec:	2078      	movs	r0, #120	@ 0x78
 800bdee:	f7f5 ff9b 	bl	8001d28 <HAL_Delay>

	LCD_WR_REG(0x36);                                             //设置内存扫描方向，0X00正常扫描，从上往下，从左往右，RGB方式
 800bdf2:	2036      	movs	r0, #54	@ 0x36
 800bdf4:	f7ff ff86 	bl	800bd04 <LCD_WR_REG>
	if(USE_HORIZONTAL==0)LCD_WR_DATA8(0x00);
 800bdf8:	2000      	movs	r0, #0
 800bdfa:	f7ff ff4f 	bl	800bc9c <LCD_WR_DATA8>
	else if(USE_HORIZONTAL==1)LCD_WR_DATA8(0xC0);
	else if(USE_HORIZONTAL==2)LCD_WR_DATA8(0x70);
	else LCD_WR_DATA8(0xA0);
 
	LCD_WR_REG(0x3A);                                             //数据格式，65K色,565
 800bdfe:	203a      	movs	r0, #58	@ 0x3a
 800be00:	f7ff ff80 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 800be04:	2005      	movs	r0, #5
 800be06:	f7ff ff49 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xB2);                                             //帧频设置
 800be0a:	20b2      	movs	r0, #178	@ 0xb2
 800be0c:	f7ff ff7a 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x0C);
 800be10:	200c      	movs	r0, #12
 800be12:	f7ff ff43 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 800be16:	200c      	movs	r0, #12
 800be18:	f7ff ff40 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 800be1c:	2000      	movs	r0, #0
 800be1e:	f7ff ff3d 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33);
 800be22:	2033      	movs	r0, #51	@ 0x33
 800be24:	f7ff ff3a 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33); 
 800be28:	2033      	movs	r0, #51	@ 0x33
 800be2a:	f7ff ff37 	bl	800bc9c <LCD_WR_DATA8>
 
  LCD_WR_REG(0xC6);                                               //正常模式下的帧速率控制
 800be2e:	20c6      	movs	r0, #198	@ 0xc6
 800be30:	f7ff ff68 	bl	800bd04 <LCD_WR_REG>
//  LCD_WR_DATA8(0x01);                                            //正常模式下：屏幕刷新率 111Hz
  LCD_WR_DATA8(0x1F);                                            //正常模式下：屏幕刷新率 39Hz
 800be34:	201f      	movs	r0, #31
 800be36:	f7ff ff31 	bl	800bc9c <LCD_WR_DATA8>
  
	LCD_WR_REG(0xB7);                                             //GATE 设置
 800be3a:	20b7      	movs	r0, #183	@ 0xb7
 800be3c:	f7ff ff62 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x35);  
 800be40:	2035      	movs	r0, #53	@ 0x35
 800be42:	f7ff ff2b 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xBB);                                             //VCOM设置 
 800be46:	20bb      	movs	r0, #187	@ 0xbb
 800be48:	f7ff ff5c 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x19);
 800be4c:	2019      	movs	r0, #25
 800be4e:	f7ff ff25 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC0);                                             //LCM设置,默认0x2c
 800be52:	20c0      	movs	r0, #192	@ 0xc0
 800be54:	f7ff ff56 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x2C);
 800be58:	202c      	movs	r0, #44	@ 0x2c
 800be5a:	f7ff ff1f 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC2);                                             //VDV&VRH SET ,默认0x01
 800be5e:	20c2      	movs	r0, #194	@ 0xc2
 800be60:	f7ff ff50 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x01);
 800be64:	2001      	movs	r0, #1
 800be66:	f7ff ff19 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC3);                                             //VRHS SET，默认0x0b
 800be6a:	20c3      	movs	r0, #195	@ 0xc3
 800be6c:	f7ff ff4a 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x12);                                           //此处根据实际情况修正
 800be70:	2012      	movs	r0, #18
 800be72:	f7ff ff13 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC4);                                             //VDV SET，默认0x20
 800be76:	20c4      	movs	r0, #196	@ 0xc4
 800be78:	f7ff ff44 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x20);  
 800be7c:	2020      	movs	r0, #32
 800be7e:	f7ff ff0d 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC6);                                             // FR SET, 默认0x0F
 800be82:	20c6      	movs	r0, #198	@ 0xc6
 800be84:	f7ff ff3e 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0x0F);    
 800be88:	200f      	movs	r0, #15
 800be8a:	f7ff ff07 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xD0);                                             //电源控制1
 800be8e:	20d0      	movs	r0, #208	@ 0xd0
 800be90:	f7ff ff38 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0xA4);                                           //该参数不变  
 800be94:	20a4      	movs	r0, #164	@ 0xa4
 800be96:	f7ff ff01 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0xA1);                                           //此处根据实际情况修改
 800be9a:	20a1      	movs	r0, #161	@ 0xa1
 800be9c:	f7ff fefe 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xE0);                                             //正极性GAMMA调整 
 800bea0:	20e0      	movs	r0, #224	@ 0xe0
 800bea2:	f7ff ff2f 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 800bea6:	20d0      	movs	r0, #208	@ 0xd0
 800bea8:	f7ff fef8 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 800beac:	2004      	movs	r0, #4
 800beae:	f7ff fef5 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 800beb2:	200d      	movs	r0, #13
 800beb4:	f7ff fef2 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 800beb8:	2011      	movs	r0, #17
 800beba:	f7ff feef 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 800bebe:	2013      	movs	r0, #19
 800bec0:	f7ff feec 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2B);
 800bec4:	202b      	movs	r0, #43	@ 0x2b
 800bec6:	f7ff fee9 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 800beca:	203f      	movs	r0, #63	@ 0x3f
 800becc:	f7ff fee6 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x54);
 800bed0:	2054      	movs	r0, #84	@ 0x54
 800bed2:	f7ff fee3 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x4C);
 800bed6:	204c      	movs	r0, #76	@ 0x4c
 800bed8:	f7ff fee0 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x18);
 800bedc:	2018      	movs	r0, #24
 800bede:	f7ff fedd 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 800bee2:	200d      	movs	r0, #13
 800bee4:	f7ff feda 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0B);
 800bee8:	200b      	movs	r0, #11
 800beea:	f7ff fed7 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800beee:	201f      	movs	r0, #31
 800bef0:	f7ff fed4 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 800bef4:	2023      	movs	r0, #35	@ 0x23
 800bef6:	f7ff fed1 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0xE1);                                              //负极性GAMMA调整
 800befa:	20e1      	movs	r0, #225	@ 0xe1
 800befc:	f7ff ff02 	bl	800bd04 <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 800bf00:	20d0      	movs	r0, #208	@ 0xd0
 800bf02:	f7ff fecb 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 800bf06:	2004      	movs	r0, #4
 800bf08:	f7ff fec8 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 800bf0c:	200c      	movs	r0, #12
 800bf0e:	f7ff fec5 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 800bf12:	2011      	movs	r0, #17
 800bf14:	f7ff fec2 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 800bf18:	2013      	movs	r0, #19
 800bf1a:	f7ff febf 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2C);
 800bf1e:	202c      	movs	r0, #44	@ 0x2c
 800bf20:	f7ff febc 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 800bf24:	203f      	movs	r0, #63	@ 0x3f
 800bf26:	f7ff feb9 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x44);
 800bf2a:	2044      	movs	r0, #68	@ 0x44
 800bf2c:	f7ff feb6 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x51);
 800bf30:	2051      	movs	r0, #81	@ 0x51
 800bf32:	f7ff feb3 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2F);
 800bf36:	202f      	movs	r0, #47	@ 0x2f
 800bf38:	f7ff feb0 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800bf3c:	201f      	movs	r0, #31
 800bf3e:	f7ff fead 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800bf42:	201f      	movs	r0, #31
 800bf44:	f7ff feaa 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x20);
 800bf48:	2020      	movs	r0, #32
 800bf4a:	f7ff fea7 	bl	800bc9c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 800bf4e:	2023      	movs	r0, #35	@ 0x23
 800bf50:	f7ff fea4 	bl	800bc9c <LCD_WR_DATA8>
 
	LCD_WR_REG(0x21);                                             //反显开，默认是0X20，正常模式
 800bf54:	2021      	movs	r0, #33	@ 0x21
 800bf56:	f7ff fed5 	bl	800bd04 <LCD_WR_REG>
  
	LCD_WR_REG(0x29);                                             //显示开，等待MCU数传送
 800bf5a:	2029      	movs	r0, #41	@ 0x29
 800bf5c:	f7ff fed2 	bl	800bd04 <LCD_WR_REG>
} 
 800bf60:	bf00      	nop
 800bf62:	46bd      	mov	sp, r7
 800bf64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bf68:	b004      	add	sp, #16
 800bf6a:	4770      	bx	lr
 800bf6c:	20004fbc 	.word	0x20004fbc
 800bf70:	40020400 	.word	0x40020400
 800bf74:	40020000 	.word	0x40020000

0800bf78 <SingleScan>:
key is pressed (may be a bounce), KeyScan[i][j] += 1. #2 When (KeyScan[i][j]/DebonuceTime > 0) is true, set keypressed[i][j] = 1(Pressed). #3 If keypressed[i][j] == 1
and the io think the key is released, directly set keypressed[i][j] = 0 (Released). ## DebounceTime is defined in Layout.h
  *  @param KeyRep[] List contains Hid Report Data.
  *  @return If any key has changed
*/
_Bool SingleScan(uint8_t KeyRep[]){
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
    static _Bool gpio_value, keypressed[KeyBoardRowCount][KeyBoardColCount] = {0};
    static uint8_t KeyScan[KeyBoardRowCount][KeyBoardColCount] = {0};

    keyChange = 0;
 800bf80:	4b93      	ldr	r3, [pc, #588]	@ (800c1d0 <SingleScan+0x258>)
 800bf82:	2200      	movs	r2, #0
 800bf84:	701a      	strb	r2, [r3, #0]

    /* 扫描键盘矩阵 CODE START*/
    for (int i = 0; i < KeyBoardRowCount; i++)
 800bf86:	2300      	movs	r3, #0
 800bf88:	60fb      	str	r3, [r7, #12]
 800bf8a:	e117      	b.n	800c1bc <SingleScan+0x244>
    {
        /* 将上一行置高+将当前行置低 CODE START */
        if (i > 0)
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	dd0e      	ble.n	800bfb0 <SingleScan+0x38>
        {
            HAL_GPIO_WritePin(KeyboardRowListPort[i-1],KeyboardRowListPin[i-1], GPIO_PIN_SET);
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	3b01      	subs	r3, #1
 800bf96:	4a8f      	ldr	r2, [pc, #572]	@ (800c1d4 <SingleScan+0x25c>)
 800bf98:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	3b01      	subs	r3, #1
 800bfa0:	4a8d      	ldr	r2, [pc, #564]	@ (800c1d8 <SingleScan+0x260>)
 800bfa2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	f7f7 fe33 	bl	8003c14 <HAL_GPIO_WritePin>
 800bfae:	e007      	b.n	800bfc0 <SingleScan+0x48>
        }
        else
        {
            HAL_GPIO_WritePin(KeyboardRowListPort[KeyBoardRowCount-1],KeyboardRowListPin[KeyBoardRowCount-1], GPIO_PIN_SET);
 800bfb0:	4b88      	ldr	r3, [pc, #544]	@ (800c1d4 <SingleScan+0x25c>)
 800bfb2:	691b      	ldr	r3, [r3, #16]
 800bfb4:	4a88      	ldr	r2, [pc, #544]	@ (800c1d8 <SingleScan+0x260>)
 800bfb6:	8911      	ldrh	r1, [r2, #8]
 800bfb8:	2201      	movs	r2, #1
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f7f7 fe2a 	bl	8003c14 <HAL_GPIO_WritePin>
        }
        HAL_GPIO_WritePin(KeyboardRowListPort[i],KeyboardRowListPin[i], GPIO_PIN_RESET);
 800bfc0:	4a84      	ldr	r2, [pc, #528]	@ (800c1d4 <SingleScan+0x25c>)
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bfc8:	4a83      	ldr	r2, [pc, #524]	@ (800c1d8 <SingleScan+0x260>)
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	4619      	mov	r1, r3
 800bfd4:	f7f7 fe1e 	bl	8003c14 <HAL_GPIO_WritePin>
        /* 将上一行置高+将当前行置低 CODE END */

        /* 读取每一列的电平 CODE START */
        for (int j = 0; j < KeyBoardColCount; j++)
 800bfd8:	2300      	movs	r3, #0
 800bfda:	60bb      	str	r3, [r7, #8]
 800bfdc:	e0e7      	b.n	800c1ae <SingleScan+0x236>
        {
            /* 读取当前引脚电平 */
            gpio_value = HAL_GPIO_ReadPin(KeyboardColListPort[j],KeyboardColListPin[j]);
 800bfde:	4a7f      	ldr	r2, [pc, #508]	@ (800c1dc <SingleScan+0x264>)
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bfe6:	497e      	ldr	r1, [pc, #504]	@ (800c1e0 <SingleScan+0x268>)
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bfee:	4619      	mov	r1, r3
 800bff0:	4610      	mov	r0, r2
 800bff2:	f7f7 fdef 	bl	8003bd4 <HAL_GPIO_ReadPin>
 800bff6:	4603      	mov	r3, r0
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	bf14      	ite	ne
 800bffc:	2301      	movne	r3, #1
 800bffe:	2300      	moveq	r3, #0
 800c000:	b2da      	uxtb	r2, r3
 800c002:	4b78      	ldr	r3, [pc, #480]	@ (800c1e4 <SingleScan+0x26c>)
 800c004:	701a      	strb	r2, [r3, #0]

            /* 键盘按下需要滞后滤波，但是松开立即执行 */
            /* 如果当前没有认为该键按下，但是引脚电平为低（被按下），则keyScan[i][j]+=1 */
            /* 并且需要保证其值不会太大（<= DebonuceTime) 防止其溢出 */
            if(gpio_value == 0 && keypressed[i][j] == 0)
 800c006:	4b77      	ldr	r3, [pc, #476]	@ (800c1e4 <SingleScan+0x26c>)
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	f083 0301 	eor.w	r3, r3, #1
 800c00e:	b2db      	uxtb	r3, r3
 800c010:	2b00      	cmp	r3, #0
 800c012:	d034      	beq.n	800c07e <SingleScan+0x106>
 800c014:	4974      	ldr	r1, [pc, #464]	@ (800c1e8 <SingleScan+0x270>)
 800c016:	68fa      	ldr	r2, [r7, #12]
 800c018:	4613      	mov	r3, r2
 800c01a:	00db      	lsls	r3, r3, #3
 800c01c:	1a9b      	subs	r3, r3, r2
 800c01e:	005b      	lsls	r3, r3, #1
 800c020:	18ca      	adds	r2, r1, r3
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	4413      	add	r3, r2
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	f083 0301 	eor.w	r3, r3, #1
 800c02c:	b2db      	uxtb	r3, r3
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d025      	beq.n	800c07e <SingleScan+0x106>
            {
                KeyScan[i][j] = ( (KeyScan[i][j] + 1) > (DebonuceTime+1) ) ? DebonuceTime :  (KeyScan[i][j] + 1) ;      // 要认为按下需要滤波
 800c032:	496e      	ldr	r1, [pc, #440]	@ (800c1ec <SingleScan+0x274>)
 800c034:	68fa      	ldr	r2, [r7, #12]
 800c036:	4613      	mov	r3, r2
 800c038:	00db      	lsls	r3, r3, #3
 800c03a:	1a9b      	subs	r3, r3, r2
 800c03c:	005b      	lsls	r3, r3, #1
 800c03e:	18ca      	adds	r2, r1, r3
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	4413      	add	r3, r2
 800c044:	781b      	ldrb	r3, [r3, #0]
 800c046:	2b0f      	cmp	r3, #15
 800c048:	d80c      	bhi.n	800c064 <SingleScan+0xec>
 800c04a:	4968      	ldr	r1, [pc, #416]	@ (800c1ec <SingleScan+0x274>)
 800c04c:	68fa      	ldr	r2, [r7, #12]
 800c04e:	4613      	mov	r3, r2
 800c050:	00db      	lsls	r3, r3, #3
 800c052:	1a9b      	subs	r3, r3, r2
 800c054:	005b      	lsls	r3, r3, #1
 800c056:	18ca      	adds	r2, r1, r3
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	4413      	add	r3, r2
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	3301      	adds	r3, #1
 800c060:	b2d9      	uxtb	r1, r3
 800c062:	e000      	b.n	800c066 <SingleScan+0xee>
 800c064:	210f      	movs	r1, #15
 800c066:	4861      	ldr	r0, [pc, #388]	@ (800c1ec <SingleScan+0x274>)
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	4613      	mov	r3, r2
 800c06c:	00db      	lsls	r3, r3, #3
 800c06e:	1a9b      	subs	r3, r3, r2
 800c070:	005b      	lsls	r3, r3, #1
 800c072:	18c2      	adds	r2, r0, r3
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	4413      	add	r3, r2
 800c078:	460a      	mov	r2, r1
 800c07a:	701a      	strb	r2, [r3, #0]
 800c07c:	e034      	b.n	800c0e8 <SingleScan+0x170>
            }
            /* 如果当前认为该键按下，但是引脚电平为高（被释放），则keyScan[i][j] = 0 */
            else if (gpio_value == 1 && keypressed[i][j] == 1){
 800c07e:	4b59      	ldr	r3, [pc, #356]	@ (800c1e4 <SingleScan+0x26c>)
 800c080:	781b      	ldrb	r3, [r3, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d030      	beq.n	800c0e8 <SingleScan+0x170>
 800c086:	4958      	ldr	r1, [pc, #352]	@ (800c1e8 <SingleScan+0x270>)
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	4613      	mov	r3, r2
 800c08c:	00db      	lsls	r3, r3, #3
 800c08e:	1a9b      	subs	r3, r3, r2
 800c090:	005b      	lsls	r3, r3, #1
 800c092:	18ca      	adds	r2, r1, r3
 800c094:	68bb      	ldr	r3, [r7, #8]
 800c096:	4413      	add	r3, r2
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d024      	beq.n	800c0e8 <SingleScan+0x170>
                // KeyScan[i][j] = 0;
                KeyScan[i][j] = ( (KeyScan[i][j] == 0) ) ? 0 :  (KeyScan[i][j] - 1) ;
 800c09e:	4953      	ldr	r1, [pc, #332]	@ (800c1ec <SingleScan+0x274>)
 800c0a0:	68fa      	ldr	r2, [r7, #12]
 800c0a2:	4613      	mov	r3, r2
 800c0a4:	00db      	lsls	r3, r3, #3
 800c0a6:	1a9b      	subs	r3, r3, r2
 800c0a8:	005b      	lsls	r3, r3, #1
 800c0aa:	18ca      	adds	r2, r1, r3
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	4413      	add	r3, r2
 800c0b0:	781b      	ldrb	r3, [r3, #0]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d00c      	beq.n	800c0d0 <SingleScan+0x158>
 800c0b6:	494d      	ldr	r1, [pc, #308]	@ (800c1ec <SingleScan+0x274>)
 800c0b8:	68fa      	ldr	r2, [r7, #12]
 800c0ba:	4613      	mov	r3, r2
 800c0bc:	00db      	lsls	r3, r3, #3
 800c0be:	1a9b      	subs	r3, r3, r2
 800c0c0:	005b      	lsls	r3, r3, #1
 800c0c2:	18ca      	adds	r2, r1, r3
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	4413      	add	r3, r2
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	3b01      	subs	r3, #1
 800c0cc:	b2d9      	uxtb	r1, r3
 800c0ce:	e000      	b.n	800c0d2 <SingleScan+0x15a>
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	4846      	ldr	r0, [pc, #280]	@ (800c1ec <SingleScan+0x274>)
 800c0d4:	68fa      	ldr	r2, [r7, #12]
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	00db      	lsls	r3, r3, #3
 800c0da:	1a9b      	subs	r3, r3, r2
 800c0dc:	005b      	lsls	r3, r3, #1
 800c0de:	18c2      	adds	r2, r0, r3
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	4413      	add	r3, r2
 800c0e4:	460a      	mov	r2, r1
 800c0e6:	701a      	strb	r2, [r3, #0]

            /* 获取防抖后的值 CODE START*/

            /* 如果KeyScan[i][j] >= DebonuceTime 并且原先认为其没有按下 */
            /* 认为其按下，并且生成新的HidReport */
            if (KeyScan[i][j] >= DebonuceTime && keypressed[i][j] == 0)
 800c0e8:	4940      	ldr	r1, [pc, #256]	@ (800c1ec <SingleScan+0x274>)
 800c0ea:	68fa      	ldr	r2, [r7, #12]
 800c0ec:	4613      	mov	r3, r2
 800c0ee:	00db      	lsls	r3, r3, #3
 800c0f0:	1a9b      	subs	r3, r3, r2
 800c0f2:	005b      	lsls	r3, r3, #1
 800c0f4:	18ca      	adds	r2, r1, r3
 800c0f6:	68bb      	ldr	r3, [r7, #8]
 800c0f8:	4413      	add	r3, r2
 800c0fa:	781b      	ldrb	r3, [r3, #0]
 800c0fc:	2b0e      	cmp	r3, #14
 800c0fe:	d925      	bls.n	800c14c <SingleScan+0x1d4>
 800c100:	4939      	ldr	r1, [pc, #228]	@ (800c1e8 <SingleScan+0x270>)
 800c102:	68fa      	ldr	r2, [r7, #12]
 800c104:	4613      	mov	r3, r2
 800c106:	00db      	lsls	r3, r3, #3
 800c108:	1a9b      	subs	r3, r3, r2
 800c10a:	005b      	lsls	r3, r3, #1
 800c10c:	18ca      	adds	r2, r1, r3
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	4413      	add	r3, r2
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	f083 0301 	eor.w	r3, r3, #1
 800c118:	b2db      	uxtb	r3, r3
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d016      	beq.n	800c14c <SingleScan+0x1d4>
            {
                keypressed[i][j] = 1;
 800c11e:	4932      	ldr	r1, [pc, #200]	@ (800c1e8 <SingleScan+0x270>)
 800c120:	68fa      	ldr	r2, [r7, #12]
 800c122:	4613      	mov	r3, r2
 800c124:	00db      	lsls	r3, r3, #3
 800c126:	1a9b      	subs	r3, r3, r2
 800c128:	005b      	lsls	r3, r3, #1
 800c12a:	18ca      	adds	r2, r1, r3
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	4413      	add	r3, r2
 800c130:	2201      	movs	r2, #1
 800c132:	701a      	strb	r2, [r3, #0]
                KeyReportConstructFunc(KeyRep,i,j,1);
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	b2d9      	uxtb	r1, r3
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	b2da      	uxtb	r2, r3
 800c13c:	2301      	movs	r3, #1
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f000 f856 	bl	800c1f0 <KeyReportConstructFunc>
                keyChange = 1;
 800c144:	4b22      	ldr	r3, [pc, #136]	@ (800c1d0 <SingleScan+0x258>)
 800c146:	2201      	movs	r2, #1
 800c148:	701a      	strb	r2, [r3, #0]
 800c14a:	e02d      	b.n	800c1a8 <SingleScan+0x230>
            }

            /*  KeyScan[i][j] < DebonuceRelaseTime 并且原先认为其按下 */
            /* 认为其没有按下，并且生成新的HidReport */
            else if (KeyScan[i][j] < DebonuceRelaseTime && keypressed[i][j] == 1)
 800c14c:	4927      	ldr	r1, [pc, #156]	@ (800c1ec <SingleScan+0x274>)
 800c14e:	68fa      	ldr	r2, [r7, #12]
 800c150:	4613      	mov	r3, r2
 800c152:	00db      	lsls	r3, r3, #3
 800c154:	1a9b      	subs	r3, r3, r2
 800c156:	005b      	lsls	r3, r3, #1
 800c158:	18ca      	adds	r2, r1, r3
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	4413      	add	r3, r2
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	2b06      	cmp	r3, #6
 800c162:	d821      	bhi.n	800c1a8 <SingleScan+0x230>
 800c164:	4920      	ldr	r1, [pc, #128]	@ (800c1e8 <SingleScan+0x270>)
 800c166:	68fa      	ldr	r2, [r7, #12]
 800c168:	4613      	mov	r3, r2
 800c16a:	00db      	lsls	r3, r3, #3
 800c16c:	1a9b      	subs	r3, r3, r2
 800c16e:	005b      	lsls	r3, r3, #1
 800c170:	18ca      	adds	r2, r1, r3
 800c172:	68bb      	ldr	r3, [r7, #8]
 800c174:	4413      	add	r3, r2
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d015      	beq.n	800c1a8 <SingleScan+0x230>
            {
                keypressed[i][j] = 0;
 800c17c:	491a      	ldr	r1, [pc, #104]	@ (800c1e8 <SingleScan+0x270>)
 800c17e:	68fa      	ldr	r2, [r7, #12]
 800c180:	4613      	mov	r3, r2
 800c182:	00db      	lsls	r3, r3, #3
 800c184:	1a9b      	subs	r3, r3, r2
 800c186:	005b      	lsls	r3, r3, #1
 800c188:	18ca      	adds	r2, r1, r3
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	4413      	add	r3, r2
 800c18e:	2200      	movs	r2, #0
 800c190:	701a      	strb	r2, [r3, #0]
                KeyReportConstructFunc(KeyRep,i,j,0);
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	b2d9      	uxtb	r1, r3
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	b2da      	uxtb	r2, r3
 800c19a:	2300      	movs	r3, #0
 800c19c:	6878      	ldr	r0, [r7, #4]
 800c19e:	f000 f827 	bl	800c1f0 <KeyReportConstructFunc>
                keyChange = 1;
 800c1a2:	4b0b      	ldr	r3, [pc, #44]	@ (800c1d0 <SingleScan+0x258>)
 800c1a4:	2201      	movs	r2, #1
 800c1a6:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < KeyBoardColCount; j++)
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	3301      	adds	r3, #1
 800c1ac:	60bb      	str	r3, [r7, #8]
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	2b0d      	cmp	r3, #13
 800c1b2:	f77f af14 	ble.w	800bfde <SingleScan+0x66>
    for (int i = 0; i < KeyBoardRowCount; i++)
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	3301      	adds	r3, #1
 800c1ba:	60fb      	str	r3, [r7, #12]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2b04      	cmp	r3, #4
 800c1c0:	f77f aee4 	ble.w	800bf8c <SingleScan+0x14>
        }
        /* 读取每一列的电平 CODE END*/
    }
    /* 扫描键盘矩阵 CODE END*/

    return keyChange;
 800c1c4:	4b02      	ldr	r3, [pc, #8]	@ (800c1d0 <SingleScan+0x258>)
 800c1c6:	781b      	ldrb	r3, [r3, #0]
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3710      	adds	r7, #16
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}
 800c1d0:	20005014 	.word	0x20005014
 800c1d4:	20000064 	.word	0x20000064
 800c1d8:	20000078 	.word	0x20000078
 800c1dc:	20000010 	.word	0x20000010
 800c1e0:	20000048 	.word	0x20000048
 800c1e4:	20005017 	.word	0x20005017
 800c1e8:	20005018 	.word	0x20005018
 800c1ec:	20005060 	.word	0x20005060

0800c1f0 <KeyReportConstructFunc>:
    @param KeyReport[] List contains Hid Report Data. 
    @param Row Position of the changed key.
    @param Col Position of the changed key.
    @param IfPress True if the key is pressed, False if the key is released.
*/
void KeyReportConstructFunc(uint8_t KeyReport[], uint8_t Row, uint8_t Col, _Bool IfPress){
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b086      	sub	sp, #24
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	4608      	mov	r0, r1
 800c1fa:	4611      	mov	r1, r2
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	4603      	mov	r3, r0
 800c200:	70fb      	strb	r3, [r7, #3]
 800c202:	460b      	mov	r3, r1
 800c204:	70bb      	strb	r3, [r7, #2]
 800c206:	4613      	mov	r3, r2
 800c208:	707b      	strb	r3, [r7, #1]
    static uint8_t keyval, temp;
    static _Bool ifFn=0, ifPn=0;


    /* 第一次按下PN CODE START */
    if (Row == PN_ROW && Col == PN_COL && ifPn == 0 && IfPress == 1){ 
 800c20a:	78fb      	ldrb	r3, [r7, #3]
 800c20c:	2b04      	cmp	r3, #4
 800c20e:	d121      	bne.n	800c254 <KeyReportConstructFunc+0x64>
 800c210:	78bb      	ldrb	r3, [r7, #2]
 800c212:	2b09      	cmp	r3, #9
 800c214:	d11e      	bne.n	800c254 <KeyReportConstructFunc+0x64>
 800c216:	4b86      	ldr	r3, [pc, #536]	@ (800c430 <KeyReportConstructFunc+0x240>)
 800c218:	781b      	ldrb	r3, [r3, #0]
 800c21a:	f083 0301 	eor.w	r3, r3, #1
 800c21e:	b2db      	uxtb	r3, r3
 800c220:	2b00      	cmp	r3, #0
 800c222:	d017      	beq.n	800c254 <KeyReportConstructFunc+0x64>
 800c224:	787b      	ldrb	r3, [r7, #1]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d014      	beq.n	800c254 <KeyReportConstructFunc+0x64>
        ifPn = 1;
 800c22a:	4b81      	ldr	r3, [pc, #516]	@ (800c430 <KeyReportConstructFunc+0x240>)
 800c22c:	2201      	movs	r2, #1
 800c22e:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_PN;
 800c230:	4b80      	ldr	r3, [pc, #512]	@ (800c434 <KeyReportConstructFunc+0x244>)
 800c232:	220a      	movs	r2, #10
 800c234:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c236:	2300      	movs	r3, #0
 800c238:	617b      	str	r3, [r7, #20]
 800c23a:	e007      	b.n	800c24c <KeyReportConstructFunc+0x5c>
            KeyReport[i] = 0;
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	687a      	ldr	r2, [r7, #4]
 800c240:	4413      	add	r3, r2
 800c242:	2200      	movs	r2, #0
 800c244:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c246:	697b      	ldr	r3, [r7, #20]
 800c248:	3301      	adds	r3, #1
 800c24a:	617b      	str	r3, [r7, #20]
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	2b10      	cmp	r3, #16
 800c250:	ddf4      	ble.n	800c23c <KeyReportConstructFunc+0x4c>
        }
        return ;
 800c252:	e1d4      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
    }
    /* 第一次按下PN  CODE END */

    /* 第一次松开PN CODE START */
    if (Row == PN_ROW && Col == PN_COL && ifPn == 1 && IfPress == 0){ 
 800c254:	78fb      	ldrb	r3, [r7, #3]
 800c256:	2b04      	cmp	r3, #4
 800c258:	d128      	bne.n	800c2ac <KeyReportConstructFunc+0xbc>
 800c25a:	78bb      	ldrb	r3, [r7, #2]
 800c25c:	2b09      	cmp	r3, #9
 800c25e:	d125      	bne.n	800c2ac <KeyReportConstructFunc+0xbc>
 800c260:	4b73      	ldr	r3, [pc, #460]	@ (800c430 <KeyReportConstructFunc+0x240>)
 800c262:	781b      	ldrb	r3, [r3, #0]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d021      	beq.n	800c2ac <KeyReportConstructFunc+0xbc>
 800c268:	787b      	ldrb	r3, [r7, #1]
 800c26a:	f083 0301 	eor.w	r3, r3, #1
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	2b00      	cmp	r3, #0
 800c272:	d01b      	beq.n	800c2ac <KeyReportConstructFunc+0xbc>
        ifPn = 0;
 800c274:	4b6e      	ldr	r3, [pc, #440]	@ (800c430 <KeyReportConstructFunc+0x240>)
 800c276:	2200      	movs	r2, #0
 800c278:	701a      	strb	r2, [r3, #0]
        if(LED2_Blink_Int != LED2_Blink_OFF) LED2_Blink_Int = LED2_Blink_Idle;
 800c27a:	4b6e      	ldr	r3, [pc, #440]	@ (800c434 <KeyReportConstructFunc+0x244>)
 800c27c:	881b      	ldrh	r3, [r3, #0]
 800c27e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c282:	4293      	cmp	r3, r2
 800c284:	d003      	beq.n	800c28e <KeyReportConstructFunc+0x9e>
 800c286:	4b6b      	ldr	r3, [pc, #428]	@ (800c434 <KeyReportConstructFunc+0x244>)
 800c288:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c28c:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c28e:	2300      	movs	r3, #0
 800c290:	613b      	str	r3, [r7, #16]
 800c292:	e007      	b.n	800c2a4 <KeyReportConstructFunc+0xb4>
            KeyReport[i] = 0;
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	687a      	ldr	r2, [r7, #4]
 800c298:	4413      	add	r3, r2
 800c29a:	2200      	movs	r2, #0
 800c29c:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	613b      	str	r3, [r7, #16]
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	2b10      	cmp	r3, #16
 800c2a8:	ddf4      	ble.n	800c294 <KeyReportConstructFunc+0xa4>
        }
        return ;
 800c2aa:	e1a8      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
    }
    /* 第一次松开PN CODE END */

    if(KEYBOARD_LOCK && !ifPn) return;
 800c2ac:	4b62      	ldr	r3, [pc, #392]	@ (800c438 <KeyReportConstructFunc+0x248>)
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d007      	beq.n	800c2c4 <KeyReportConstructFunc+0xd4>
 800c2b4:	4b5e      	ldr	r3, [pc, #376]	@ (800c430 <KeyReportConstructFunc+0x240>)
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	f083 0301 	eor.w	r3, r3, #1
 800c2bc:	b2db      	uxtb	r3, r3
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	f040 8198 	bne.w	800c5f4 <KeyReportConstructFunc+0x404>

    /* 第一次按下FN CODE START */
    if (Row == FN_ROW && Col == FN_COL && ifFn == 0 && IfPress == 1){ 
 800c2c4:	78fb      	ldrb	r3, [r7, #3]
 800c2c6:	2b04      	cmp	r3, #4
 800c2c8:	d12a      	bne.n	800c320 <KeyReportConstructFunc+0x130>
 800c2ca:	78bb      	ldrb	r3, [r7, #2]
 800c2cc:	2b02      	cmp	r3, #2
 800c2ce:	d127      	bne.n	800c320 <KeyReportConstructFunc+0x130>
 800c2d0:	4b5a      	ldr	r3, [pc, #360]	@ (800c43c <KeyReportConstructFunc+0x24c>)
 800c2d2:	781b      	ldrb	r3, [r3, #0]
 800c2d4:	f083 0301 	eor.w	r3, r3, #1
 800c2d8:	b2db      	uxtb	r3, r3
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d020      	beq.n	800c320 <KeyReportConstructFunc+0x130>
 800c2de:	787b      	ldrb	r3, [r7, #1]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d01d      	beq.n	800c320 <KeyReportConstructFunc+0x130>
        ifFn = 1;
 800c2e4:	4b55      	ldr	r3, [pc, #340]	@ (800c43c <KeyReportConstructFunc+0x24c>)
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_FN;
 800c2ea:	4b52      	ldr	r3, [pc, #328]	@ (800c434 <KeyReportConstructFunc+0x244>)
 800c2ec:	2264      	movs	r2, #100	@ 0x64
 800c2ee:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	60fb      	str	r3, [r7, #12]
 800c2f4:	e010      	b.n	800c318 <KeyReportConstructFunc+0x128>
            KeyReport[i] &= FN_NORMAL_DIF_HID_REP_LIST[i];
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	687a      	ldr	r2, [r7, #4]
 800c2fa:	4413      	add	r3, r2
 800c2fc:	7819      	ldrb	r1, [r3, #0]
 800c2fe:	4a50      	ldr	r2, [pc, #320]	@ (800c440 <KeyReportConstructFunc+0x250>)
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	4413      	add	r3, r2
 800c304:	781a      	ldrb	r2, [r3, #0]
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	6878      	ldr	r0, [r7, #4]
 800c30a:	4403      	add	r3, r0
 800c30c:	400a      	ands	r2, r1
 800c30e:	b2d2      	uxtb	r2, r2
 800c310:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	3301      	adds	r3, #1
 800c316:	60fb      	str	r3, [r7, #12]
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	2b10      	cmp	r3, #16
 800c31c:	ddeb      	ble.n	800c2f6 <KeyReportConstructFunc+0x106>
        }
        return ;
 800c31e:	e16e      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
    }
    /* 第一次按下FN  CODE END */

    /* 第一次松开FN CODE START */
    if (Row == FN_ROW && Col == FN_COL && ifFn == 1 && IfPress == 0){ 
 800c320:	78fb      	ldrb	r3, [r7, #3]
 800c322:	2b04      	cmp	r3, #4
 800c324:	d12b      	bne.n	800c37e <KeyReportConstructFunc+0x18e>
 800c326:	78bb      	ldrb	r3, [r7, #2]
 800c328:	2b02      	cmp	r3, #2
 800c32a:	d128      	bne.n	800c37e <KeyReportConstructFunc+0x18e>
 800c32c:	4b43      	ldr	r3, [pc, #268]	@ (800c43c <KeyReportConstructFunc+0x24c>)
 800c32e:	781b      	ldrb	r3, [r3, #0]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d024      	beq.n	800c37e <KeyReportConstructFunc+0x18e>
 800c334:	787b      	ldrb	r3, [r7, #1]
 800c336:	f083 0301 	eor.w	r3, r3, #1
 800c33a:	b2db      	uxtb	r3, r3
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d01e      	beq.n	800c37e <KeyReportConstructFunc+0x18e>
        ifFn = 0;
 800c340:	4b3e      	ldr	r3, [pc, #248]	@ (800c43c <KeyReportConstructFunc+0x24c>)
 800c342:	2200      	movs	r2, #0
 800c344:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_Idle;
 800c346:	4b3b      	ldr	r3, [pc, #236]	@ (800c434 <KeyReportConstructFunc+0x244>)
 800c348:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c34c:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c34e:	2300      	movs	r3, #0
 800c350:	60bb      	str	r3, [r7, #8]
 800c352:	e010      	b.n	800c376 <KeyReportConstructFunc+0x186>
            KeyReport[i] &= FN_NORMAL_DIF_HID_REP_LIST[i];
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	687a      	ldr	r2, [r7, #4]
 800c358:	4413      	add	r3, r2
 800c35a:	7819      	ldrb	r1, [r3, #0]
 800c35c:	4a38      	ldr	r2, [pc, #224]	@ (800c440 <KeyReportConstructFunc+0x250>)
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	4413      	add	r3, r2
 800c362:	781a      	ldrb	r2, [r3, #0]
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	4403      	add	r3, r0
 800c36a:	400a      	ands	r2, r1
 800c36c:	b2d2      	uxtb	r2, r2
 800c36e:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	3301      	adds	r3, #1
 800c374:	60bb      	str	r3, [r7, #8]
 800c376:	68bb      	ldr	r3, [r7, #8]
 800c378:	2b10      	cmp	r3, #16
 800c37a:	ddeb      	ble.n	800c354 <KeyReportConstructFunc+0x164>
        }
        return ;
 800c37c:	e13f      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
    }
    /* 第一次松开FN CODE END */

    /* 正常键值 (没有按下PN) CODE START */
    if (ifPn==0){
 800c37e:	4b2c      	ldr	r3, [pc, #176]	@ (800c430 <KeyReportConstructFunc+0x240>)
 800c380:	781b      	ldrb	r3, [r3, #0]
 800c382:	f083 0301 	eor.w	r3, r3, #1
 800c386:	b2db      	uxtb	r3, r3
 800c388:	2b00      	cmp	r3, #0
 800c38a:	f000 811b 	beq.w	800c5c4 <KeyReportConstructFunc+0x3d4>
        if (ifFn==0){
 800c38e:	4b2b      	ldr	r3, [pc, #172]	@ (800c43c <KeyReportConstructFunc+0x24c>)
 800c390:	781b      	ldrb	r3, [r3, #0]
 800c392:	f083 0301 	eor.w	r3, r3, #1
 800c396:	b2db      	uxtb	r3, r3
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d00c      	beq.n	800c3b6 <KeyReportConstructFunc+0x1c6>
            keyval = Normal_Value[Row][Col];
 800c39c:	78fa      	ldrb	r2, [r7, #3]
 800c39e:	78b9      	ldrb	r1, [r7, #2]
 800c3a0:	4828      	ldr	r0, [pc, #160]	@ (800c444 <KeyReportConstructFunc+0x254>)
 800c3a2:	4613      	mov	r3, r2
 800c3a4:	00db      	lsls	r3, r3, #3
 800c3a6:	1a9b      	subs	r3, r3, r2
 800c3a8:	005b      	lsls	r3, r3, #1
 800c3aa:	4403      	add	r3, r0
 800c3ac:	440b      	add	r3, r1
 800c3ae:	781a      	ldrb	r2, [r3, #0]
 800c3b0:	4b25      	ldr	r3, [pc, #148]	@ (800c448 <KeyReportConstructFunc+0x258>)
 800c3b2:	701a      	strb	r2, [r3, #0]
 800c3b4:	e00b      	b.n	800c3ce <KeyReportConstructFunc+0x1de>
        }
        else{
            keyval = FN_Press_Value[Row][Col];
 800c3b6:	78fa      	ldrb	r2, [r7, #3]
 800c3b8:	78b9      	ldrb	r1, [r7, #2]
 800c3ba:	4824      	ldr	r0, [pc, #144]	@ (800c44c <KeyReportConstructFunc+0x25c>)
 800c3bc:	4613      	mov	r3, r2
 800c3be:	00db      	lsls	r3, r3, #3
 800c3c0:	1a9b      	subs	r3, r3, r2
 800c3c2:	005b      	lsls	r3, r3, #1
 800c3c4:	4403      	add	r3, r0
 800c3c6:	440b      	add	r3, r1
 800c3c8:	781a      	ldrb	r2, [r3, #0]
 800c3ca:	4b1f      	ldr	r3, [pc, #124]	@ (800c448 <KeyReportConstructFunc+0x258>)
 800c3cc:	701a      	strb	r2, [r3, #0]
        }
        #ifdef DBG
            printf("Key Value = 0x%02X\n", keyval);
        #endif

        if(keyval == 0xff){
 800c3ce:	4b1e      	ldr	r3, [pc, #120]	@ (800c448 <KeyReportConstructFunc+0x258>)
 800c3d0:	781b      	ldrb	r3, [r3, #0]
 800c3d2:	2bff      	cmp	r3, #255	@ 0xff
 800c3d4:	f000 8110 	beq.w	800c5f8 <KeyReportConstructFunc+0x408>
            return;
        }

        /* 按下的是修饰键 CODE START */
        if (keyval > ModifierStart){
 800c3d8:	4b1b      	ldr	r3, [pc, #108]	@ (800c448 <KeyReportConstructFunc+0x258>)
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	2bdf      	cmp	r3, #223	@ 0xdf
 800c3de:	d939      	bls.n	800c454 <KeyReportConstructFunc+0x264>
            temp = keyval - ModifierStart - 1;
 800c3e0:	4b19      	ldr	r3, [pc, #100]	@ (800c448 <KeyReportConstructFunc+0x258>)
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	3320      	adds	r3, #32
 800c3e6:	b2da      	uxtb	r2, r3
 800c3e8:	4b19      	ldr	r3, [pc, #100]	@ (800c450 <KeyReportConstructFunc+0x260>)
 800c3ea:	701a      	strb	r2, [r3, #0]
            temp = 0x01<<temp;
 800c3ec:	4b18      	ldr	r3, [pc, #96]	@ (800c450 <KeyReportConstructFunc+0x260>)
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	4093      	lsls	r3, r2
 800c3f6:	b2da      	uxtb	r2, r3
 800c3f8:	4b15      	ldr	r3, [pc, #84]	@ (800c450 <KeyReportConstructFunc+0x260>)
 800c3fa:	701a      	strb	r2, [r3, #0]
            if (IfPress){
 800c3fc:	787b      	ldrb	r3, [r7, #1]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d008      	beq.n	800c414 <KeyReportConstructFunc+0x224>
                KeyReport[0] = KeyReport[0] | temp;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	781a      	ldrb	r2, [r3, #0]
 800c406:	4b12      	ldr	r3, [pc, #72]	@ (800c450 <KeyReportConstructFunc+0x260>)
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	4313      	orrs	r3, r2
 800c40c:	b2da      	uxtb	r2, r3
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	701a      	strb	r2, [r3, #0]
            }
            #ifdef DBG
                printf("Modifiers = 0x%02X\n", KeyReport[0]);
            #endif

            return;
 800c412:	e0f4      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
                KeyReport[0] = KeyReport[0] & (~temp);
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	b25a      	sxtb	r2, r3
 800c41a:	4b0d      	ldr	r3, [pc, #52]	@ (800c450 <KeyReportConstructFunc+0x260>)
 800c41c:	781b      	ldrb	r3, [r3, #0]
 800c41e:	b25b      	sxtb	r3, r3
 800c420:	43db      	mvns	r3, r3
 800c422:	b25b      	sxtb	r3, r3
 800c424:	4013      	ands	r3, r2
 800c426:	b25b      	sxtb	r3, r3
 800c428:	b2da      	uxtb	r2, r3
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	701a      	strb	r2, [r3, #0]
            return;
 800c42e:	e0e6      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
 800c430:	200050a6 	.word	0x200050a6
 800c434:	2000000e 	.word	0x2000000e
 800c438:	20005015 	.word	0x20005015
 800c43c:	200050a7 	.word	0x200050a7
 800c440:	2000022c 	.word	0x2000022c
 800c444:	20000084 	.word	0x20000084
 800c448:	200050a8 	.word	0x200050a8
 800c44c:	200000cc 	.word	0x200000cc
 800c450:	200050a9 	.word	0x200050a9
        }
        /* 按下的是修饰键 CODE END */

        /* 按下的是普通按键 CODE START */
        if (keyval < MAX_NORMAL_KEY)
 800c454:	4b6b      	ldr	r3, [pc, #428]	@ (800c604 <KeyReportConstructFunc+0x414>)
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	2b53      	cmp	r3, #83	@ 0x53
 800c45a:	d840      	bhi.n	800c4de <KeyReportConstructFunc+0x2ee>
        {
            
            temp = (keyval)%0x08;
 800c45c:	4b69      	ldr	r3, [pc, #420]	@ (800c604 <KeyReportConstructFunc+0x414>)
 800c45e:	781b      	ldrb	r3, [r3, #0]
 800c460:	f003 0307 	and.w	r3, r3, #7
 800c464:	b2da      	uxtb	r2, r3
 800c466:	4b68      	ldr	r3, [pc, #416]	@ (800c608 <KeyReportConstructFunc+0x418>)
 800c468:	701a      	strb	r2, [r3, #0]
            temp = 0x01<<temp; 
 800c46a:	4b67      	ldr	r3, [pc, #412]	@ (800c608 <KeyReportConstructFunc+0x418>)
 800c46c:	781b      	ldrb	r3, [r3, #0]
 800c46e:	461a      	mov	r2, r3
 800c470:	2301      	movs	r3, #1
 800c472:	4093      	lsls	r3, r2
 800c474:	b2da      	uxtb	r2, r3
 800c476:	4b64      	ldr	r3, [pc, #400]	@ (800c608 <KeyReportConstructFunc+0x418>)
 800c478:	701a      	strb	r2, [r3, #0]
            if (IfPress){
 800c47a:	787b      	ldrb	r3, [r7, #1]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d014      	beq.n	800c4aa <KeyReportConstructFunc+0x2ba>
                KeyReport[1 + (keyval)/0x08] |= temp;
 800c480:	4b60      	ldr	r3, [pc, #384]	@ (800c604 <KeyReportConstructFunc+0x414>)
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	08db      	lsrs	r3, r3, #3
 800c486:	b2d8      	uxtb	r0, r3
 800c488:	4603      	mov	r3, r0
 800c48a:	3301      	adds	r3, #1
 800c48c:	461a      	mov	r2, r3
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	4413      	add	r3, r2
 800c492:	7819      	ldrb	r1, [r3, #0]
 800c494:	4b5c      	ldr	r3, [pc, #368]	@ (800c608 <KeyReportConstructFunc+0x418>)
 800c496:	781a      	ldrb	r2, [r3, #0]
 800c498:	4603      	mov	r3, r0
 800c49a:	3301      	adds	r3, #1
 800c49c:	4618      	mov	r0, r3
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	4403      	add	r3, r0
 800c4a2:	430a      	orrs	r2, r1
 800c4a4:	b2d2      	uxtb	r2, r2
 800c4a6:	701a      	strb	r2, [r3, #0]
                KeyReport[1 + (keyval)/0x08] &= (~temp);
            }
            #ifdef DBG
                printf("Report No.%d = 0x%02X\n", (1 + (keyval)/0x08), KeyReport[1 + (keyval)/0x08]);
            #endif
            return;
 800c4a8:	e0a9      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
                KeyReport[1 + (keyval)/0x08] &= (~temp);
 800c4aa:	4b56      	ldr	r3, [pc, #344]	@ (800c604 <KeyReportConstructFunc+0x414>)
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	08db      	lsrs	r3, r3, #3
 800c4b0:	b2d9      	uxtb	r1, r3
 800c4b2:	460b      	mov	r3, r1
 800c4b4:	3301      	adds	r3, #1
 800c4b6:	461a      	mov	r2, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	4413      	add	r3, r2
 800c4bc:	781b      	ldrb	r3, [r3, #0]
 800c4be:	b25a      	sxtb	r2, r3
 800c4c0:	4b51      	ldr	r3, [pc, #324]	@ (800c608 <KeyReportConstructFunc+0x418>)
 800c4c2:	781b      	ldrb	r3, [r3, #0]
 800c4c4:	b25b      	sxtb	r3, r3
 800c4c6:	43db      	mvns	r3, r3
 800c4c8:	b25b      	sxtb	r3, r3
 800c4ca:	4013      	ands	r3, r2
 800c4cc:	b25a      	sxtb	r2, r3
 800c4ce:	460b      	mov	r3, r1
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	440b      	add	r3, r1
 800c4d8:	b2d2      	uxtb	r2, r2
 800c4da:	701a      	strb	r2, [r3, #0]
            return;
 800c4dc:	e08f      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
        }
        /* 普通按键 END */
        
        /* 按下的是媒体控制 CODE START */
        switch (keyval)
 800c4de:	4b49      	ldr	r3, [pc, #292]	@ (800c604 <KeyReportConstructFunc+0x414>)
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	3b77      	subs	r3, #119	@ 0x77
 800c4e4:	2b06      	cmp	r3, #6
 800c4e6:	f200 8089 	bhi.w	800c5fc <KeyReportConstructFunc+0x40c>
 800c4ea:	a201      	add	r2, pc, #4	@ (adr r2, 800c4f0 <KeyReportConstructFunc+0x300>)
 800c4ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4f0:	0800c569 	.word	0x0800c569
 800c4f4:	0800c50d 	.word	0x0800c50d
 800c4f8:	0800c53b 	.word	0x0800c53b
 800c4fc:	0800c5fd 	.word	0x0800c5fd
 800c500:	0800c5fd 	.word	0x0800c5fd
 800c504:	0800c5fd 	.word	0x0800c5fd
 800c508:	0800c597 	.word	0x0800c597
        {
        case KeyVolUp:
            if (IfPress){
 800c50c:	787b      	ldrb	r3, [r7, #1]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d009      	beq.n	800c526 <KeyReportConstructFunc+0x336>
                KeyReport[ConHidReportOffset] |=  KeyVolUpReport;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	3310      	adds	r3, #16
 800c516:	781a      	ldrb	r2, [r3, #0]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	3310      	adds	r3, #16
 800c51c:	f042 0201 	orr.w	r2, r2, #1
 800c520:	b2d2      	uxtb	r2, r2
 800c522:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyVolUpReport);
            }
            return;
 800c524:	e06b      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyVolUpReport);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	3310      	adds	r3, #16
 800c52a:	781a      	ldrb	r2, [r3, #0]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	3310      	adds	r3, #16
 800c530:	f022 0201 	bic.w	r2, r2, #1
 800c534:	b2d2      	uxtb	r2, r2
 800c536:	701a      	strb	r2, [r3, #0]
            return;
 800c538:	e061      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
        case KeyVolDown:
            if (IfPress){
 800c53a:	787b      	ldrb	r3, [r7, #1]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d009      	beq.n	800c554 <KeyReportConstructFunc+0x364>
                KeyReport[ConHidReportOffset] |= KeyVolDownReport;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	3310      	adds	r3, #16
 800c544:	781a      	ldrb	r2, [r3, #0]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	3310      	adds	r3, #16
 800c54a:	f042 0202 	orr.w	r2, r2, #2
 800c54e:	b2d2      	uxtb	r2, r2
 800c550:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyVolDownReport);
            }
            return;
 800c552:	e054      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyVolDownReport);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	3310      	adds	r3, #16
 800c558:	781a      	ldrb	r2, [r3, #0]
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	3310      	adds	r3, #16
 800c55e:	f022 0203 	bic.w	r2, r2, #3
 800c562:	b2d2      	uxtb	r2, r2
 800c564:	701a      	strb	r2, [r3, #0]
            return;
 800c566:	e04a      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
        case KeyMute:
            if (IfPress){
 800c568:	787b      	ldrb	r3, [r7, #1]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d009      	beq.n	800c582 <KeyReportConstructFunc+0x392>
                KeyReport[ConHidReportOffset] |= KeyMuteReport;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	3310      	adds	r3, #16
 800c572:	781a      	ldrb	r2, [r3, #0]
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	3310      	adds	r3, #16
 800c578:	f042 0204 	orr.w	r2, r2, #4
 800c57c:	b2d2      	uxtb	r2, r2
 800c57e:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyMuteReport);
            }
            return;
 800c580:	e03d      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyMuteReport);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	3310      	adds	r3, #16
 800c586:	781a      	ldrb	r2, [r3, #0]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	3310      	adds	r3, #16
 800c58c:	f022 0207 	bic.w	r2, r2, #7
 800c590:	b2d2      	uxtb	r2, r2
 800c592:	701a      	strb	r2, [r3, #0]
            return;
 800c594:	e033      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
        case KeyPlay:
            if (IfPress){
 800c596:	787b      	ldrb	r3, [r7, #1]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d009      	beq.n	800c5b0 <KeyReportConstructFunc+0x3c0>
                KeyReport[ConHidReportOffset] |= KeyPlayReport;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	3310      	adds	r3, #16
 800c5a0:	781a      	ldrb	r2, [r3, #0]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	3310      	adds	r3, #16
 800c5a6:	f042 0208 	orr.w	r2, r2, #8
 800c5aa:	b2d2      	uxtb	r2, r2
 800c5ac:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyPlayReport);
            }
            return;
 800c5ae:	e026      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyPlayReport);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	3310      	adds	r3, #16
 800c5b4:	781a      	ldrb	r2, [r3, #0]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	3310      	adds	r3, #16
 800c5ba:	f022 020f 	bic.w	r2, r2, #15
 800c5be:	b2d2      	uxtb	r2, r2
 800c5c0:	701a      	strb	r2, [r3, #0]
            return;
 800c5c2:	e01c      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
    }
    /* 按下的是普通按键 CODE END */
    
    /* PN被按下情况的键值 CODE START */
    else{
        if (PN_Press_FUNC[Row][Col] != NULL){
 800c5c4:	78fa      	ldrb	r2, [r7, #3]
 800c5c6:	78b9      	ldrb	r1, [r7, #2]
 800c5c8:	4810      	ldr	r0, [pc, #64]	@ (800c60c <KeyReportConstructFunc+0x41c>)
 800c5ca:	4613      	mov	r3, r2
 800c5cc:	00db      	lsls	r3, r3, #3
 800c5ce:	1a9b      	subs	r3, r3, r2
 800c5d0:	005b      	lsls	r3, r3, #1
 800c5d2:	440b      	add	r3, r1
 800c5d4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d010      	beq.n	800c5fe <KeyReportConstructFunc+0x40e>
            PN_Press_FUNC[Row][Col]();
 800c5dc:	78fa      	ldrb	r2, [r7, #3]
 800c5de:	78b9      	ldrb	r1, [r7, #2]
 800c5e0:	480a      	ldr	r0, [pc, #40]	@ (800c60c <KeyReportConstructFunc+0x41c>)
 800c5e2:	4613      	mov	r3, r2
 800c5e4:	00db      	lsls	r3, r3, #3
 800c5e6:	1a9b      	subs	r3, r3, r2
 800c5e8:	005b      	lsls	r3, r3, #1
 800c5ea:	440b      	add	r3, r1
 800c5ec:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c5f0:	4798      	blx	r3
 800c5f2:	e004      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
    if(KEYBOARD_LOCK && !ifPn) return;
 800c5f4:	bf00      	nop
 800c5f6:	e002      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
            return;
 800c5f8:	bf00      	nop
 800c5fa:	e000      	b.n	800c5fe <KeyReportConstructFunc+0x40e>
            break;
 800c5fc:	bf00      	nop
        }
    }
    /* PN被按下情况的键值 CODE END */
	
}
 800c5fe:	3718      	adds	r7, #24
 800c600:	46bd      	mov	sp, r7
 800c602:	bd80      	pop	{r7, pc}
 800c604:	200050a8 	.word	0x200050a8
 800c608:	200050a9 	.word	0x200050a9
 800c60c:	20000114 	.word	0x20000114

0800c610 <LOCK_KEYBOARD>:
/**
 * @brief 切换键盘锁定状态
 * 
 */
void LOCK_KEYBOARD(void)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	af00      	add	r7, sp, #0
    static uint32_t L_TIME = 0;
    if(osKernelGetTickCount() - L_TIME < 1000){
 800c614:	f003 fbc2 	bl	800fd9c <osKernelGetTickCount>
 800c618:	4602      	mov	r2, r0
 800c61a:	4b15      	ldr	r3, [pc, #84]	@ (800c670 <LOCK_KEYBOARD+0x60>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	1ad3      	subs	r3, r2, r3
 800c620:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c624:	d321      	bcc.n	800c66a <LOCK_KEYBOARD+0x5a>
        return;
    }
    L_TIME = osKernelGetTickCount();
 800c626:	f003 fbb9 	bl	800fd9c <osKernelGetTickCount>
 800c62a:	4603      	mov	r3, r0
 800c62c:	4a10      	ldr	r2, [pc, #64]	@ (800c670 <LOCK_KEYBOARD+0x60>)
 800c62e:	6013      	str	r3, [r2, #0]
    KEYBOARD_LOCK = !KEYBOARD_LOCK;
 800c630:	4b10      	ldr	r3, [pc, #64]	@ (800c674 <LOCK_KEYBOARD+0x64>)
 800c632:	781b      	ldrb	r3, [r3, #0]
 800c634:	2b00      	cmp	r3, #0
 800c636:	bf14      	ite	ne
 800c638:	2301      	movne	r3, #1
 800c63a:	2300      	moveq	r3, #0
 800c63c:	b2db      	uxtb	r3, r3
 800c63e:	f083 0301 	eor.w	r3, r3, #1
 800c642:	b2db      	uxtb	r3, r3
 800c644:	f003 0301 	and.w	r3, r3, #1
 800c648:	b2da      	uxtb	r2, r3
 800c64a:	4b0a      	ldr	r3, [pc, #40]	@ (800c674 <LOCK_KEYBOARD+0x64>)
 800c64c:	701a      	strb	r2, [r3, #0]
    if (KEYBOARD_LOCK)
 800c64e:	4b09      	ldr	r3, [pc, #36]	@ (800c674 <LOCK_KEYBOARD+0x64>)
 800c650:	781b      	ldrb	r3, [r3, #0]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d004      	beq.n	800c660 <LOCK_KEYBOARD+0x50>
    {
        LED2_Blink_Int = LED2_Blink_OFF;
 800c656:	4b08      	ldr	r3, [pc, #32]	@ (800c678 <LOCK_KEYBOARD+0x68>)
 800c658:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c65c:	801a      	strh	r2, [r3, #0]
    else{
        LED2_Blink_Int = LED2_Blink_Idle;
    }
    
    
    return;
 800c65e:	e005      	b.n	800c66c <LOCK_KEYBOARD+0x5c>
        LED2_Blink_Int = LED2_Blink_Idle;
 800c660:	4b05      	ldr	r3, [pc, #20]	@ (800c678 <LOCK_KEYBOARD+0x68>)
 800c662:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c666:	801a      	strh	r2, [r3, #0]
    return;
 800c668:	e000      	b.n	800c66c <LOCK_KEYBOARD+0x5c>
        return;
 800c66a:	bf00      	nop
}
 800c66c:	bd80      	pop	{r7, pc}
 800c66e:	bf00      	nop
 800c670:	200050ac 	.word	0x200050ac
 800c674:	20005015 	.word	0x20005015
 800c678:	2000000e 	.word	0x2000000e

0800c67c <HexDispSwitch>:
/**
 * @brief 切换HEX或ASCII显示
 * 
 */
void HexDispSwitch(void)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	af00      	add	r7, sp, #0
    extern _Bool HEX_DISP;
    static uint32_t L_TIME = 0;
    if(osKernelGetTickCount() - L_TIME < 1000){
 800c680:	f003 fb8c 	bl	800fd9c <osKernelGetTickCount>
 800c684:	4602      	mov	r2, r0
 800c686:	4b0e      	ldr	r3, [pc, #56]	@ (800c6c0 <HexDispSwitch+0x44>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	1ad3      	subs	r3, r2, r3
 800c68c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c690:	d314      	bcc.n	800c6bc <HexDispSwitch+0x40>
        return;
    }
    L_TIME = osKernelGetTickCount();
 800c692:	f003 fb83 	bl	800fd9c <osKernelGetTickCount>
 800c696:	4603      	mov	r3, r0
 800c698:	4a09      	ldr	r2, [pc, #36]	@ (800c6c0 <HexDispSwitch+0x44>)
 800c69a:	6013      	str	r3, [r2, #0]
    HEX_DISP = !HEX_DISP;
 800c69c:	4b09      	ldr	r3, [pc, #36]	@ (800c6c4 <HexDispSwitch+0x48>)
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	bf14      	ite	ne
 800c6a4:	2301      	movne	r3, #1
 800c6a6:	2300      	moveq	r3, #0
 800c6a8:	b2db      	uxtb	r3, r3
 800c6aa:	f083 0301 	eor.w	r3, r3, #1
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	f003 0301 	and.w	r3, r3, #1
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	4b03      	ldr	r3, [pc, #12]	@ (800c6c4 <HexDispSwitch+0x48>)
 800c6b8:	701a      	strb	r2, [r3, #0]
    return;
 800c6ba:	e000      	b.n	800c6be <HexDispSwitch+0x42>
        return;
 800c6bc:	bf00      	nop
}
 800c6be:	bd80      	pop	{r7, pc}
 800c6c0:	200050b0 	.word	0x200050b0
 800c6c4:	20005016 	.word	0x20005016

0800c6c8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b084      	sub	sp, #16
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c6d8:	2300      	movs	r3, #0
 800c6da:	73fb      	strb	r3, [r7, #15]
 800c6dc:	e0c6      	b.n	800c86c <USBD_CDC_Init+0x1a4>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800c6de:	7bfb      	ldrb	r3, [r7, #15]
 800c6e0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c6e4:	fb02 f303 	mul.w	r3, r2, r3
 800c6e8:	4a65      	ldr	r2, [pc, #404]	@ (800c880 <USBD_CDC_Init+0x1b8>)
 800c6ea:	4413      	add	r3, r2
 800c6ec:	60bb      	str	r3, [r7, #8]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	7c1b      	ldrb	r3, [r3, #16]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d13d      	bne.n	800c772 <USBD_CDC_Init+0xaa>
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800c6f6:	7bfb      	ldrb	r3, [r7, #15]
 800c6f8:	4a62      	ldr	r2, [pc, #392]	@ (800c884 <USBD_CDC_Init+0x1bc>)
 800c6fa:	5cd1      	ldrb	r1, [r2, r3]
 800c6fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c700:	2202      	movs	r2, #2
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f001 fb57 	bl	800ddb6 <USBD_LL_OpenEP>
                           CDC_DATA_HS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800c708:	7bfb      	ldrb	r3, [r7, #15]
 800c70a:	4a5e      	ldr	r2, [pc, #376]	@ (800c884 <USBD_CDC_Init+0x1bc>)
 800c70c:	5cd3      	ldrb	r3, [r2, r3]
 800c70e:	f003 020f 	and.w	r2, r3, #15
 800c712:	6879      	ldr	r1, [r7, #4]
 800c714:	4613      	mov	r3, r2
 800c716:	009b      	lsls	r3, r3, #2
 800c718:	4413      	add	r3, r2
 800c71a:	009b      	lsls	r3, r3, #2
 800c71c:	440b      	add	r3, r1
 800c71e:	3324      	adds	r3, #36	@ 0x24
 800c720:	2201      	movs	r2, #1
 800c722:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800c724:	7bfb      	ldrb	r3, [r7, #15]
 800c726:	4a58      	ldr	r2, [pc, #352]	@ (800c888 <USBD_CDC_Init+0x1c0>)
 800c728:	5cd1      	ldrb	r1, [r2, r3]
 800c72a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c72e:	2202      	movs	r2, #2
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f001 fb40 	bl	800ddb6 <USBD_LL_OpenEP>
                           CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800c736:	7bfb      	ldrb	r3, [r7, #15]
 800c738:	4a53      	ldr	r2, [pc, #332]	@ (800c888 <USBD_CDC_Init+0x1c0>)
 800c73a:	5cd3      	ldrb	r3, [r2, r3]
 800c73c:	f003 020f 	and.w	r2, r3, #15
 800c740:	6879      	ldr	r1, [r7, #4]
 800c742:	4613      	mov	r3, r2
 800c744:	009b      	lsls	r3, r3, #2
 800c746:	4413      	add	r3, r2
 800c748:	009b      	lsls	r3, r3, #2
 800c74a:	440b      	add	r3, r1
 800c74c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c750:	2201      	movs	r2, #1
 800c752:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c754:	7bfb      	ldrb	r3, [r7, #15]
 800c756:	4a4d      	ldr	r2, [pc, #308]	@ (800c88c <USBD_CDC_Init+0x1c4>)
 800c758:	5cd3      	ldrb	r3, [r2, r3]
 800c75a:	f003 020f 	and.w	r2, r3, #15
 800c75e:	6879      	ldr	r1, [r7, #4]
 800c760:	4613      	mov	r3, r2
 800c762:	009b      	lsls	r3, r3, #2
 800c764:	4413      	add	r3, r2
 800c766:	009b      	lsls	r3, r3, #2
 800c768:	440b      	add	r3, r1
 800c76a:	3326      	adds	r3, #38	@ 0x26
 800c76c:	2210      	movs	r2, #16
 800c76e:	801a      	strh	r2, [r3, #0]
 800c770:	e03a      	b.n	800c7e8 <USBD_CDC_Init+0x120>
    }
    else
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800c772:	7bfb      	ldrb	r3, [r7, #15]
 800c774:	4a43      	ldr	r2, [pc, #268]	@ (800c884 <USBD_CDC_Init+0x1bc>)
 800c776:	5cd1      	ldrb	r1, [r2, r3]
 800c778:	2340      	movs	r3, #64	@ 0x40
 800c77a:	2202      	movs	r2, #2
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f001 fb1a 	bl	800ddb6 <USBD_LL_OpenEP>
                           CDC_DATA_FS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800c782:	7bfb      	ldrb	r3, [r7, #15]
 800c784:	4a3f      	ldr	r2, [pc, #252]	@ (800c884 <USBD_CDC_Init+0x1bc>)
 800c786:	5cd3      	ldrb	r3, [r2, r3]
 800c788:	f003 020f 	and.w	r2, r3, #15
 800c78c:	6879      	ldr	r1, [r7, #4]
 800c78e:	4613      	mov	r3, r2
 800c790:	009b      	lsls	r3, r3, #2
 800c792:	4413      	add	r3, r2
 800c794:	009b      	lsls	r3, r3, #2
 800c796:	440b      	add	r3, r1
 800c798:	3324      	adds	r3, #36	@ 0x24
 800c79a:	2201      	movs	r2, #1
 800c79c:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800c79e:	7bfb      	ldrb	r3, [r7, #15]
 800c7a0:	4a39      	ldr	r2, [pc, #228]	@ (800c888 <USBD_CDC_Init+0x1c0>)
 800c7a2:	5cd1      	ldrb	r1, [r2, r3]
 800c7a4:	2340      	movs	r3, #64	@ 0x40
 800c7a6:	2202      	movs	r2, #2
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f001 fb04 	bl	800ddb6 <USBD_LL_OpenEP>
                           CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800c7ae:	7bfb      	ldrb	r3, [r7, #15]
 800c7b0:	4a35      	ldr	r2, [pc, #212]	@ (800c888 <USBD_CDC_Init+0x1c0>)
 800c7b2:	5cd3      	ldrb	r3, [r2, r3]
 800c7b4:	f003 020f 	and.w	r2, r3, #15
 800c7b8:	6879      	ldr	r1, [r7, #4]
 800c7ba:	4613      	mov	r3, r2
 800c7bc:	009b      	lsls	r3, r3, #2
 800c7be:	4413      	add	r3, r2
 800c7c0:	009b      	lsls	r3, r3, #2
 800c7c2:	440b      	add	r3, r1
 800c7c4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c7c8:	2201      	movs	r2, #1
 800c7ca:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c7cc:	7bfb      	ldrb	r3, [r7, #15]
 800c7ce:	4a2f      	ldr	r2, [pc, #188]	@ (800c88c <USBD_CDC_Init+0x1c4>)
 800c7d0:	5cd3      	ldrb	r3, [r2, r3]
 800c7d2:	f003 020f 	and.w	r2, r3, #15
 800c7d6:	6879      	ldr	r1, [r7, #4]
 800c7d8:	4613      	mov	r3, r2
 800c7da:	009b      	lsls	r3, r3, #2
 800c7dc:	4413      	add	r3, r2
 800c7de:	009b      	lsls	r3, r3, #2
 800c7e0:	440b      	add	r3, r1
 800c7e2:	3326      	adds	r3, #38	@ 0x26
 800c7e4:	2210      	movs	r2, #16
 800c7e6:	801a      	strh	r2, [r3, #0]
    }

    /* Open Command IN EP */
    (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP[i], USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c7e8:	7bfb      	ldrb	r3, [r7, #15]
 800c7ea:	4a28      	ldr	r2, [pc, #160]	@ (800c88c <USBD_CDC_Init+0x1c4>)
 800c7ec:	5cd1      	ldrb	r1, [r2, r3]
 800c7ee:	2308      	movs	r3, #8
 800c7f0:	2203      	movs	r2, #3
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f001 fadf 	bl	800ddb6 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 1U;
 800c7f8:	7bfb      	ldrb	r3, [r7, #15]
 800c7fa:	4a24      	ldr	r2, [pc, #144]	@ (800c88c <USBD_CDC_Init+0x1c4>)
 800c7fc:	5cd3      	ldrb	r3, [r2, r3]
 800c7fe:	f003 020f 	and.w	r2, r3, #15
 800c802:	6879      	ldr	r1, [r7, #4]
 800c804:	4613      	mov	r3, r2
 800c806:	009b      	lsls	r3, r3, #2
 800c808:	4413      	add	r3, r2
 800c80a:	009b      	lsls	r3, r3, #2
 800c80c:	440b      	add	r3, r1
 800c80e:	3324      	adds	r3, #36	@ 0x24
 800c810:	2201      	movs	r2, #1
 800c812:	801a      	strh	r2, [r3, #0]

    /* Init  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Init(i);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	7bfa      	ldrb	r2, [r7, #15]
 800c81e:	4610      	mov	r0, r2
 800c820:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	2200      	movs	r2, #0
 800c826:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	2200      	movs	r2, #0
 800c82e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	7c1b      	ldrb	r3, [r3, #16]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d10b      	bne.n	800c852 <USBD_CDC_Init+0x18a>
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800c83a:	7bfb      	ldrb	r3, [r7, #15]
 800c83c:	4a12      	ldr	r2, [pc, #72]	@ (800c888 <USBD_CDC_Init+0x1c0>)
 800c83e:	5cd1      	ldrb	r1, [r2, r3]
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c846:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c84a:	6878      	ldr	r0, [r7, #4]
 800c84c:	f001 fba2 	bl	800df94 <USBD_LL_PrepareReceive>
 800c850:	e009      	b.n	800c866 <USBD_CDC_Init+0x19e>
                                   CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800c852:	7bfb      	ldrb	r3, [r7, #15]
 800c854:	4a0c      	ldr	r2, [pc, #48]	@ (800c888 <USBD_CDC_Init+0x1c0>)
 800c856:	5cd1      	ldrb	r1, [r2, r3]
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c85e:	2340      	movs	r3, #64	@ 0x40
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f001 fb97 	bl	800df94 <USBD_LL_PrepareReceive>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c866:	7bfb      	ldrb	r3, [r7, #15]
 800c868:	3301      	adds	r3, #1
 800c86a:	73fb      	strb	r3, [r7, #15]
 800c86c:	7bfb      	ldrb	r3, [r7, #15]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	f43f af35 	beq.w	800c6de <USBD_CDC_Init+0x16>
                                   CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return (uint8_t)USBD_OK;
 800c874:	2300      	movs	r3, #0
}
 800c876:	4618      	mov	r0, r3
 800c878:	3710      	adds	r7, #16
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}
 800c87e:	bf00      	nop
 800c880:	200050cc 	.word	0x200050cc
 800c884:	200050b4 	.word	0x200050b4
 800c888:	200050b8 	.word	0x200050b8
 800c88c:	200050bc 	.word	0x200050bc

0800c890 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b084      	sub	sp, #16
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
 800c898:	460b      	mov	r3, r1
 800c89a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c89c:	2300      	movs	r3, #0
 800c89e:	73fb      	strb	r3, [r7, #15]
 800c8a0:	e057      	b.n	800c952 <USBD_CDC_DeInit+0xc2>
  {
    /* Close EP IN */
    (void)USBD_LL_CloseEP(pdev, CDC_IN_EP[i]);
 800c8a2:	7bfb      	ldrb	r3, [r7, #15]
 800c8a4:	4a2f      	ldr	r2, [pc, #188]	@ (800c964 <USBD_CDC_DeInit+0xd4>)
 800c8a6:	5cd3      	ldrb	r3, [r2, r3]
 800c8a8:	4619      	mov	r1, r3
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f001 faa9 	bl	800de02 <USBD_LL_CloseEP>
    pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 0U;
 800c8b0:	7bfb      	ldrb	r3, [r7, #15]
 800c8b2:	4a2c      	ldr	r2, [pc, #176]	@ (800c964 <USBD_CDC_DeInit+0xd4>)
 800c8b4:	5cd3      	ldrb	r3, [r2, r3]
 800c8b6:	f003 020f 	and.w	r2, r3, #15
 800c8ba:	6879      	ldr	r1, [r7, #4]
 800c8bc:	4613      	mov	r3, r2
 800c8be:	009b      	lsls	r3, r3, #2
 800c8c0:	4413      	add	r3, r2
 800c8c2:	009b      	lsls	r3, r3, #2
 800c8c4:	440b      	add	r3, r1
 800c8c6:	3324      	adds	r3, #36	@ 0x24
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	801a      	strh	r2, [r3, #0]

    /* Close EP OUT */
    (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP[i]);
 800c8cc:	7bfb      	ldrb	r3, [r7, #15]
 800c8ce:	4a26      	ldr	r2, [pc, #152]	@ (800c968 <USBD_CDC_DeInit+0xd8>)
 800c8d0:	5cd3      	ldrb	r3, [r2, r3]
 800c8d2:	4619      	mov	r1, r3
 800c8d4:	6878      	ldr	r0, [r7, #4]
 800c8d6:	f001 fa94 	bl	800de02 <USBD_LL_CloseEP>
    pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 0U;
 800c8da:	7bfb      	ldrb	r3, [r7, #15]
 800c8dc:	4a22      	ldr	r2, [pc, #136]	@ (800c968 <USBD_CDC_DeInit+0xd8>)
 800c8de:	5cd3      	ldrb	r3, [r2, r3]
 800c8e0:	f003 020f 	and.w	r2, r3, #15
 800c8e4:	6879      	ldr	r1, [r7, #4]
 800c8e6:	4613      	mov	r3, r2
 800c8e8:	009b      	lsls	r3, r3, #2
 800c8ea:	4413      	add	r3, r2
 800c8ec:	009b      	lsls	r3, r3, #2
 800c8ee:	440b      	add	r3, r1
 800c8f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	801a      	strh	r2, [r3, #0]

    /* Close Command IN EP */
    (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP[i]);
 800c8f8:	7bfb      	ldrb	r3, [r7, #15]
 800c8fa:	4a1c      	ldr	r2, [pc, #112]	@ (800c96c <USBD_CDC_DeInit+0xdc>)
 800c8fc:	5cd3      	ldrb	r3, [r2, r3]
 800c8fe:	4619      	mov	r1, r3
 800c900:	6878      	ldr	r0, [r7, #4]
 800c902:	f001 fa7e 	bl	800de02 <USBD_LL_CloseEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 0U;
 800c906:	7bfb      	ldrb	r3, [r7, #15]
 800c908:	4a18      	ldr	r2, [pc, #96]	@ (800c96c <USBD_CDC_DeInit+0xdc>)
 800c90a:	5cd3      	ldrb	r3, [r2, r3]
 800c90c:	f003 020f 	and.w	r2, r3, #15
 800c910:	6879      	ldr	r1, [r7, #4]
 800c912:	4613      	mov	r3, r2
 800c914:	009b      	lsls	r3, r3, #2
 800c916:	4413      	add	r3, r2
 800c918:	009b      	lsls	r3, r3, #2
 800c91a:	440b      	add	r3, r1
 800c91c:	3324      	adds	r3, #36	@ 0x24
 800c91e:	2200      	movs	r2, #0
 800c920:	801a      	strh	r2, [r3, #0]
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = 0U;
 800c922:	7bfb      	ldrb	r3, [r7, #15]
 800c924:	4a11      	ldr	r2, [pc, #68]	@ (800c96c <USBD_CDC_DeInit+0xdc>)
 800c926:	5cd3      	ldrb	r3, [r2, r3]
 800c928:	f003 020f 	and.w	r2, r3, #15
 800c92c:	6879      	ldr	r1, [r7, #4]
 800c92e:	4613      	mov	r3, r2
 800c930:	009b      	lsls	r3, r3, #2
 800c932:	4413      	add	r3, r2
 800c934:	009b      	lsls	r3, r3, #2
 800c936:	440b      	add	r3, r1
 800c938:	3326      	adds	r3, #38	@ 0x26
 800c93a:	2200      	movs	r2, #0
 800c93c:	801a      	strh	r2, [r3, #0]

    /* DeInit  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->DeInit(i);
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c944:	685b      	ldr	r3, [r3, #4]
 800c946:	7bfa      	ldrb	r2, [r7, #15]
 800c948:	4610      	mov	r0, r2
 800c94a:	4798      	blx	r3
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c94c:	7bfb      	ldrb	r3, [r7, #15]
 800c94e:	3301      	adds	r3, #1
 800c950:	73fb      	strb	r3, [r7, #15]
 800c952:	7bfb      	ldrb	r3, [r7, #15]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d0a4      	beq.n	800c8a2 <USBD_CDC_DeInit+0x12>
  }
  return (uint8_t)USBD_OK;
 800c958:	2300      	movs	r3, #0
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3710      	adds	r7, #16
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	200050b4 	.word	0x200050b4
 800c968:	200050b8 	.word	0x200050b8
 800c96c:	200050bc 	.word	0x200050bc

0800c970 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c970:	b590      	push	{r4, r7, lr}
 800c972:	b087      	sub	sp, #28
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
 800c978:	6039      	str	r1, [r7, #0]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800c97a:	2300      	movs	r3, #0
 800c97c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c97e:	2300      	movs	r3, #0
 800c980:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c982:	2300      	movs	r3, #0
 800c984:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c986:	2300      	movs	r3, #0
 800c988:	75fb      	strb	r3, [r7, #23]

  uint8_t windex_to_ch = 0;
 800c98a:	2300      	movs	r3, #0
 800c98c:	75bb      	strb	r3, [r7, #22]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c98e:	2300      	movs	r3, #0
 800c990:	757b      	strb	r3, [r7, #21]
 800c992:	e015      	b.n	800c9c0 <USBD_CDC_Setup+0x50>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	889b      	ldrh	r3, [r3, #4]
 800c998:	b2da      	uxtb	r2, r3
 800c99a:	7d7b      	ldrb	r3, [r7, #21]
 800c99c:	496d      	ldr	r1, [pc, #436]	@ (800cb54 <USBD_CDC_Setup+0x1e4>)
 800c99e:	5ccb      	ldrb	r3, [r1, r3]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d007      	beq.n	800c9b4 <USBD_CDC_Setup+0x44>
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	889b      	ldrh	r3, [r3, #4]
 800c9a8:	b2da      	uxtb	r2, r3
 800c9aa:	7d7b      	ldrb	r3, [r7, #21]
 800c9ac:	496a      	ldr	r1, [pc, #424]	@ (800cb58 <USBD_CDC_Setup+0x1e8>)
 800c9ae:	5ccb      	ldrb	r3, [r1, r3]
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d102      	bne.n	800c9ba <USBD_CDC_Setup+0x4a>
    {
      windex_to_ch = i;
 800c9b4:	7d7b      	ldrb	r3, [r7, #21]
 800c9b6:	75bb      	strb	r3, [r7, #22]
      break;
 800c9b8:	e005      	b.n	800c9c6 <USBD_CDC_Setup+0x56>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c9ba:	7d7b      	ldrb	r3, [r7, #21]
 800c9bc:	3301      	adds	r3, #1
 800c9be:	757b      	strb	r3, [r7, #21]
 800c9c0:	7d7b      	ldrb	r3, [r7, #21]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d0e6      	beq.n	800c994 <USBD_CDC_Setup+0x24>
    }
  }

  hcdc = &CDC_ACM_Class_Data[windex_to_ch];
 800c9c6:	7dbb      	ldrb	r3, [r7, #22]
 800c9c8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c9cc:	fb02 f303 	mul.w	r3, r2, r3
 800c9d0:	4a62      	ldr	r2, [pc, #392]	@ (800cb5c <USBD_CDC_Setup+0x1ec>)
 800c9d2:	4413      	add	r3, r2
 800c9d4:	613b      	str	r3, [r7, #16]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	781b      	ldrb	r3, [r3, #0]
 800c9da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d04a      	beq.n	800ca78 <USBD_CDC_Setup+0x108>
 800c9e2:	2b20      	cmp	r3, #32
 800c9e4:	f040 80aa 	bne.w	800cb3c <USBD_CDC_Setup+0x1cc>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	88db      	ldrh	r3, [r3, #6]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d038      	beq.n	800ca62 <USBD_CDC_Setup+0xf2>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	781b      	ldrb	r3, [r3, #0]
 800c9f4:	b25b      	sxtb	r3, r3
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	da1d      	bge.n	800ca36 <USBD_CDC_Setup+0xc6>
      {
        ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca00:	689c      	ldr	r4, [r3, #8]
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	7859      	ldrb	r1, [r3, #1]
 800ca06:	7dbb      	ldrb	r3, [r7, #22]
 800ca08:	025b      	lsls	r3, r3, #9
 800ca0a:	693a      	ldr	r2, [r7, #16]
 800ca0c:	441a      	add	r2, r3
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	88db      	ldrh	r3, [r3, #6]
 800ca12:	7db8      	ldrb	r0, [r7, #22]
 800ca14:	47a0      	blx	r4

        len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	88db      	ldrh	r3, [r3, #6]
 800ca1a:	2b07      	cmp	r3, #7
 800ca1c:	bf28      	it	cs
 800ca1e:	2307      	movcs	r3, #7
 800ca20:	81fb      	strh	r3, [r7, #14]
        (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data[windex_to_ch], len);
 800ca22:	7dbb      	ldrb	r3, [r7, #22]
 800ca24:	025b      	lsls	r3, r3, #9
 800ca26:	693a      	ldr	r2, [r7, #16]
 800ca28:	4413      	add	r3, r2
 800ca2a:	89fa      	ldrh	r2, [r7, #14]
 800ca2c:	4619      	mov	r1, r3
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f002 fd29 	bl	800f486 <USBD_CtlSendData>
    }
    else
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
    }
    break;
 800ca34:	e089      	b.n	800cb4a <USBD_CDC_Setup+0x1da>
        hcdc->CmdOpCode = req->bRequest;
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	785a      	ldrb	r2, [r3, #1]
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	88db      	ldrh	r3, [r3, #6]
 800ca44:	b2da      	uxtb	r2, r3
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800ca4c:	7dbb      	ldrb	r3, [r7, #22]
 800ca4e:	025b      	lsls	r3, r3, #9
 800ca50:	693a      	ldr	r2, [r7, #16]
 800ca52:	18d1      	adds	r1, r2, r3
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	88db      	ldrh	r3, [r3, #6]
 800ca58:	461a      	mov	r2, r3
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f002 fd3f 	bl	800f4de <USBD_CtlPrepareRx>
    break;
 800ca60:	e073      	b.n	800cb4a <USBD_CDC_Setup+0x1da>
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca68:	689c      	ldr	r4, [r3, #8]
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	7859      	ldrb	r1, [r3, #1]
 800ca6e:	7db8      	ldrb	r0, [r7, #22]
 800ca70:	2300      	movs	r3, #0
 800ca72:	683a      	ldr	r2, [r7, #0]
 800ca74:	47a0      	blx	r4
    break;
 800ca76:	e068      	b.n	800cb4a <USBD_CDC_Setup+0x1da>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	785b      	ldrb	r3, [r3, #1]
 800ca7c:	2b0b      	cmp	r3, #11
 800ca7e:	d852      	bhi.n	800cb26 <USBD_CDC_Setup+0x1b6>
 800ca80:	a201      	add	r2, pc, #4	@ (adr r2, 800ca88 <USBD_CDC_Setup+0x118>)
 800ca82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca86:	bf00      	nop
 800ca88:	0800cab9 	.word	0x0800cab9
 800ca8c:	0800cb35 	.word	0x0800cb35
 800ca90:	0800cb27 	.word	0x0800cb27
 800ca94:	0800cb27 	.word	0x0800cb27
 800ca98:	0800cb27 	.word	0x0800cb27
 800ca9c:	0800cb27 	.word	0x0800cb27
 800caa0:	0800cb27 	.word	0x0800cb27
 800caa4:	0800cb27 	.word	0x0800cb27
 800caa8:	0800cb27 	.word	0x0800cb27
 800caac:	0800cb27 	.word	0x0800cb27
 800cab0:	0800cae3 	.word	0x0800cae3
 800cab4:	0800cb0d 	.word	0x0800cb0d
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cabe:	b2db      	uxtb	r3, r3
 800cac0:	2b03      	cmp	r3, #3
 800cac2:	d107      	bne.n	800cad4 <USBD_CDC_Setup+0x164>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cac4:	f107 030a 	add.w	r3, r7, #10
 800cac8:	2202      	movs	r2, #2
 800caca:	4619      	mov	r1, r3
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f002 fcda 	bl	800f486 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cad2:	e032      	b.n	800cb3a <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800cad4:	6839      	ldr	r1, [r7, #0]
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f002 fb54 	bl	800f184 <USBD_CtlError>
        ret = USBD_FAIL;
 800cadc:	2303      	movs	r3, #3
 800cade:	75fb      	strb	r3, [r7, #23]
      break;
 800cae0:	e02b      	b.n	800cb3a <USBD_CDC_Setup+0x1ca>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cae8:	b2db      	uxtb	r3, r3
 800caea:	2b03      	cmp	r3, #3
 800caec:	d107      	bne.n	800cafe <USBD_CDC_Setup+0x18e>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800caee:	f107 030d 	add.w	r3, r7, #13
 800caf2:	2201      	movs	r2, #1
 800caf4:	4619      	mov	r1, r3
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f002 fcc5 	bl	800f486 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cafc:	e01d      	b.n	800cb3a <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800cafe:	6839      	ldr	r1, [r7, #0]
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f002 fb3f 	bl	800f184 <USBD_CtlError>
        ret = USBD_FAIL;
 800cb06:	2303      	movs	r3, #3
 800cb08:	75fb      	strb	r3, [r7, #23]
      break;
 800cb0a:	e016      	b.n	800cb3a <USBD_CDC_Setup+0x1ca>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb12:	b2db      	uxtb	r3, r3
 800cb14:	2b03      	cmp	r3, #3
 800cb16:	d00f      	beq.n	800cb38 <USBD_CDC_Setup+0x1c8>
      {
        USBD_CtlError(pdev, req);
 800cb18:	6839      	ldr	r1, [r7, #0]
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f002 fb32 	bl	800f184 <USBD_CtlError>
        ret = USBD_FAIL;
 800cb20:	2303      	movs	r3, #3
 800cb22:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800cb24:	e008      	b.n	800cb38 <USBD_CDC_Setup+0x1c8>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800cb26:	6839      	ldr	r1, [r7, #0]
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f002 fb2b 	bl	800f184 <USBD_CtlError>
      ret = USBD_FAIL;
 800cb2e:	2303      	movs	r3, #3
 800cb30:	75fb      	strb	r3, [r7, #23]
      break;
 800cb32:	e002      	b.n	800cb3a <USBD_CDC_Setup+0x1ca>
      break;
 800cb34:	bf00      	nop
 800cb36:	e008      	b.n	800cb4a <USBD_CDC_Setup+0x1da>
      break;
 800cb38:	bf00      	nop
    }
    break;
 800cb3a:	e006      	b.n	800cb4a <USBD_CDC_Setup+0x1da>

  default:
    USBD_CtlError(pdev, req);
 800cb3c:	6839      	ldr	r1, [r7, #0]
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f002 fb20 	bl	800f184 <USBD_CtlError>
    ret = USBD_FAIL;
 800cb44:	2303      	movs	r3, #3
 800cb46:	75fb      	strb	r3, [r7, #23]
    break;
 800cb48:	bf00      	nop
  }

  return (uint8_t)ret;
 800cb4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	371c      	adds	r7, #28
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd90      	pop	{r4, r7, pc}
 800cb54:	200050c0 	.word	0x200050c0
 800cb58:	200050c4 	.word	0x200050c4
 800cb5c:	200050cc 	.word	0x200050cc

0800cb60 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cb60:	b590      	push	{r4, r7, lr}
 800cb62:	b087      	sub	sp, #28
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
 800cb68:	460b      	mov	r3, r1
 800cb6a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	613b      	str	r3, [r7, #16]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800cb76:	60fb      	str	r3, [r7, #12]
  uint8_t ep_to_ch = 0;
 800cb78:	2300      	movs	r3, #0
 800cb7a:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	75bb      	strb	r3, [r7, #22]
 800cb80:	e00d      	b.n	800cb9e <USBD_CDC_DataIn+0x3e>
  {
    if (epnum == (CDC_IN_EP[i] & 0x0F))
 800cb82:	78fa      	ldrb	r2, [r7, #3]
 800cb84:	7dbb      	ldrb	r3, [r7, #22]
 800cb86:	4934      	ldr	r1, [pc, #208]	@ (800cc58 <USBD_CDC_DataIn+0xf8>)
 800cb88:	5ccb      	ldrb	r3, [r1, r3]
 800cb8a:	f003 030f 	and.w	r3, r3, #15
 800cb8e:	429a      	cmp	r2, r3
 800cb90:	d102      	bne.n	800cb98 <USBD_CDC_DataIn+0x38>
    {
      ep_to_ch = i;
 800cb92:	7dbb      	ldrb	r3, [r7, #22]
 800cb94:	75fb      	strb	r3, [r7, #23]
      break;
 800cb96:	e005      	b.n	800cba4 <USBD_CDC_DataIn+0x44>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cb98:	7dbb      	ldrb	r3, [r7, #22]
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	75bb      	strb	r3, [r7, #22]
 800cb9e:	7dbb      	ldrb	r3, [r7, #22]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d0ee      	beq.n	800cb82 <USBD_CDC_DataIn+0x22>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800cba4:	7dfb      	ldrb	r3, [r7, #23]
 800cba6:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cbaa:	fb02 f303 	mul.w	r3, r2, r3
 800cbae:	4a2b      	ldr	r2, [pc, #172]	@ (800cc5c <USBD_CDC_DataIn+0xfc>)
 800cbb0:	4413      	add	r3, r2
 800cbb2:	613b      	str	r3, [r7, #16]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cbb4:	78fa      	ldrb	r2, [r7, #3]
 800cbb6:	6879      	ldr	r1, [r7, #4]
 800cbb8:	4613      	mov	r3, r2
 800cbba:	009b      	lsls	r3, r3, #2
 800cbbc:	4413      	add	r3, r2
 800cbbe:	009b      	lsls	r3, r3, #2
 800cbc0:	440b      	add	r3, r1
 800cbc2:	3318      	adds	r3, #24
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d029      	beq.n	800cc1e <USBD_CDC_DataIn+0xbe>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800cbca:	78fa      	ldrb	r2, [r7, #3]
 800cbcc:	6879      	ldr	r1, [r7, #4]
 800cbce:	4613      	mov	r3, r2
 800cbd0:	009b      	lsls	r3, r3, #2
 800cbd2:	4413      	add	r3, r2
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	440b      	add	r3, r1
 800cbd8:	3318      	adds	r3, #24
 800cbda:	681a      	ldr	r2, [r3, #0]
 800cbdc:	78f9      	ldrb	r1, [r7, #3]
 800cbde:	68f8      	ldr	r0, [r7, #12]
 800cbe0:	460b      	mov	r3, r1
 800cbe2:	00db      	lsls	r3, r3, #3
 800cbe4:	440b      	add	r3, r1
 800cbe6:	009b      	lsls	r3, r3, #2
 800cbe8:	4403      	add	r3, r0
 800cbea:	3348      	adds	r3, #72	@ 0x48
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	fbb2 f1f3 	udiv	r1, r2, r3
 800cbf2:	fb01 f303 	mul.w	r3, r1, r3
 800cbf6:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d110      	bne.n	800cc1e <USBD_CDC_DataIn+0xbe>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800cbfc:	78fa      	ldrb	r2, [r7, #3]
 800cbfe:	6879      	ldr	r1, [r7, #4]
 800cc00:	4613      	mov	r3, r2
 800cc02:	009b      	lsls	r3, r3, #2
 800cc04:	4413      	add	r3, r2
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	440b      	add	r3, r1
 800cc0a:	3318      	adds	r3, #24
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800cc10:	78f9      	ldrb	r1, [r7, #3]
 800cc12:	2300      	movs	r3, #0
 800cc14:	2200      	movs	r2, #0
 800cc16:	6878      	ldr	r0, [r7, #4]
 800cc18:	f001 f99b 	bl	800df52 <USBD_LL_Transmit>
 800cc1c:	e016      	b.n	800cc4c <USBD_CDC_DataIn+0xec>
  }
  else
  {
    hcdc->TxState = 0U;
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	2200      	movs	r2, #0
 800cc22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt != NULL)
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc2c:	691b      	ldr	r3, [r3, #16]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d00c      	beq.n	800cc4c <USBD_CDC_DataIn+0xec>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt(ep_to_ch, hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc38:	691c      	ldr	r4, [r3, #16]
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	f8d3 1208 	ldr.w	r1, [r3, #520]	@ 0x208
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800cc46:	78fb      	ldrb	r3, [r7, #3]
 800cc48:	7df8      	ldrb	r0, [r7, #23]
 800cc4a:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800cc4c:	2300      	movs	r3, #0
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	371c      	adds	r7, #28
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd90      	pop	{r4, r7, pc}
 800cc56:	bf00      	nop
 800cc58:	200050b4 	.word	0x200050b4
 800cc5c:	200050cc 	.word	0x200050cc

0800cc60 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
 800cc68:	460b      	mov	r3, r1
 800cc6a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	60bb      	str	r3, [r7, #8]
  uint8_t ep_to_ch = 0;
 800cc70:	2300      	movs	r3, #0
 800cc72:	73fb      	strb	r3, [r7, #15]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc74:	2300      	movs	r3, #0
 800cc76:	73bb      	strb	r3, [r7, #14]
 800cc78:	e00b      	b.n	800cc92 <USBD_CDC_DataOut+0x32>
  {
    if (epnum == CDC_OUT_EP[i])
 800cc7a:	7bbb      	ldrb	r3, [r7, #14]
 800cc7c:	4a17      	ldr	r2, [pc, #92]	@ (800ccdc <USBD_CDC_DataOut+0x7c>)
 800cc7e:	5cd3      	ldrb	r3, [r2, r3]
 800cc80:	78fa      	ldrb	r2, [r7, #3]
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d102      	bne.n	800cc8c <USBD_CDC_DataOut+0x2c>
    {
      ep_to_ch = i;
 800cc86:	7bbb      	ldrb	r3, [r7, #14]
 800cc88:	73fb      	strb	r3, [r7, #15]
      break;
 800cc8a:	e005      	b.n	800cc98 <USBD_CDC_DataOut+0x38>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc8c:	7bbb      	ldrb	r3, [r7, #14]
 800cc8e:	3301      	adds	r3, #1
 800cc90:	73bb      	strb	r3, [r7, #14]
 800cc92:	7bbb      	ldrb	r3, [r7, #14]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d0f0      	beq.n	800cc7a <USBD_CDC_DataOut+0x1a>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800cc98:	7bfb      	ldrb	r3, [r7, #15]
 800cc9a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cc9e:	fb02 f303 	mul.w	r3, r2, r3
 800cca2:	4a0f      	ldr	r2, [pc, #60]	@ (800cce0 <USBD_CDC_DataOut+0x80>)
 800cca4:	4413      	add	r3, r2
 800cca6:	60bb      	str	r3, [r7, #8]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cca8:	78fb      	ldrb	r3, [r7, #3]
 800ccaa:	4619      	mov	r1, r3
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f001 f992 	bl	800dfd6 <USBD_LL_GetRxDataSize>
 800ccb2:	4602      	mov	r2, r0
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Receive(ep_to_ch, hcdc->RxBuffer, &hcdc->RxLength);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ccc0:	68db      	ldr	r3, [r3, #12]
 800ccc2:	68ba      	ldr	r2, [r7, #8]
 800ccc4:	f8d2 1204 	ldr.w	r1, [r2, #516]	@ 0x204
 800ccc8:	68ba      	ldr	r2, [r7, #8]
 800ccca:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ccce:	7bf8      	ldrb	r0, [r7, #15]
 800ccd0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ccd2:	2300      	movs	r3, #0
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3710      	adds	r7, #16
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	200050b8 	.word	0x200050b8
 800cce0:	200050cc 	.word	0x200050cc

0800cce4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cce4:	b590      	push	{r4, r7, lr}
 800cce6:	b085      	sub	sp, #20
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800ccec:	2300      	movs	r3, #0
 800ccee:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	73fb      	strb	r3, [r7, #15]
 800ccf4:	e02d      	b.n	800cd52 <USBD_CDC_EP0_RxReady+0x6e>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800ccf6:	7bfb      	ldrb	r3, [r7, #15]
 800ccf8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ccfc:	fb02 f303 	mul.w	r3, r2, r3
 800cd00:	4a18      	ldr	r2, [pc, #96]	@ (800cd64 <USBD_CDC_EP0_RxReady+0x80>)
 800cd02:	4413      	add	r3, r2
 800cd04:	60bb      	str	r3, [r7, #8]

    if (hcdc == NULL)
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d101      	bne.n	800cd10 <USBD_CDC_EP0_RxReady+0x2c>
    {
      return (uint8_t)USBD_FAIL;
 800cd0c:	2303      	movs	r3, #3
 800cd0e:	e024      	b.n	800cd5a <USBD_CDC_EP0_RxReady+0x76>
    }

    if ((pdev->pUserData_CDC_ACM != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d018      	beq.n	800cd4c <USBD_CDC_EP0_RxReady+0x68>
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cd20:	2bff      	cmp	r3, #255	@ 0xff
 800cd22:	d013      	beq.n	800cd4c <USBD_CDC_EP0_RxReady+0x68>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(i, hcdc->CmdOpCode, (uint8_t *)hcdc->data[i], (uint16_t)hcdc->CmdLength);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd2a:	689c      	ldr	r4, [r3, #8]
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	f893 1200 	ldrb.w	r1, [r3, #512]	@ 0x200
 800cd32:	7bfb      	ldrb	r3, [r7, #15]
 800cd34:	025b      	lsls	r3, r3, #9
 800cd36:	68ba      	ldr	r2, [r7, #8]
 800cd38:	441a      	add	r2, r3
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800cd40:	7bf8      	ldrb	r0, [r7, #15]
 800cd42:	47a0      	blx	r4
      hcdc->CmdOpCode = 0xFFU;
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	22ff      	movs	r2, #255	@ 0xff
 800cd48:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cd4c:	7bfb      	ldrb	r3, [r7, #15]
 800cd4e:	3301      	adds	r3, #1
 800cd50:	73fb      	strb	r3, [r7, #15]
 800cd52:	7bfb      	ldrb	r3, [r7, #15]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d0ce      	beq.n	800ccf6 <USBD_CDC_EP0_RxReady+0x12>
    }
  }

  return (uint8_t)USBD_OK;
 800cd58:	2300      	movs	r3, #0
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	3714      	adds	r7, #20
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd90      	pop	{r4, r7, pc}
 800cd62:	bf00      	nop
 800cd64:	200050cc 	.word	0x200050cc

0800cd68 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	224b      	movs	r2, #75	@ 0x4b
 800cd74:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800cd76:	4b03      	ldr	r3, [pc, #12]	@ (800cd84 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800cd78:	4618      	mov	r0, r3
 800cd7a:	370c      	adds	r7, #12
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr
 800cd84:	200002d0 	.word	0x200002d0

0800cd88 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b083      	sub	sp, #12
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	224b      	movs	r2, #75	@ 0x4b
 800cd94:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800cd96:	4b03      	ldr	r3, [pc, #12]	@ (800cda4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	370c      	adds	r7, #12
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr
 800cda4:	20000284 	.word	0x20000284

0800cda8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b083      	sub	sp, #12
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	224b      	movs	r2, #75	@ 0x4b
 800cdb4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800cdb6:	4b03      	ldr	r3, [pc, #12]	@ (800cdc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	370c      	adds	r7, #12
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc2:	4770      	bx	lr
 800cdc4:	200002d0 	.word	0x200002d0

0800cdc8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800cdc8:	b480      	push	{r7}
 800cdca:	b083      	sub	sp, #12
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	220a      	movs	r2, #10
 800cdd4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800cdd6:	4b03      	ldr	r3, [pc, #12]	@ (800cde4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	370c      	adds	r7, #12
 800cddc:	46bd      	mov	sp, r7
 800cdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde2:	4770      	bx	lr
 800cde4:	2000023c 	.word	0x2000023c

0800cde8 <USBD_CDC_ACM_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_ACM_RegisterInterface(USBD_HandleTypeDef *pdev,
                                       USBD_CDC_ACM_ItfTypeDef *fops)
{
 800cde8:	b480      	push	{r7}
 800cdea:	b083      	sub	sp, #12
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
 800cdf0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d101      	bne.n	800cdfc <USBD_CDC_ACM_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cdf8:	2303      	movs	r3, #3
 800cdfa:	e004      	b.n	800ce06 <USBD_CDC_ACM_RegisterInterface+0x1e>
  }

  pdev->pUserData_CDC_ACM = fops;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	683a      	ldr	r2, [r7, #0]
 800ce00:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 800ce04:	2300      	movs	r3, #0
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	370c      	adds	r7, #12
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce10:	4770      	bx	lr
	...

0800ce14 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b087      	sub	sp, #28
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	60b9      	str	r1, [r7, #8]
 800ce1c:	607a      	str	r2, [r7, #4]
 800ce1e:	603b      	str	r3, [r7, #0]
 800ce20:	4603      	mov	r3, r0
 800ce22:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800ce24:	2300      	movs	r3, #0
 800ce26:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800ce28:	7bfb      	ldrb	r3, [r7, #15]
 800ce2a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ce2e:	fb02 f303 	mul.w	r3, r2, r3
 800ce32:	4a09      	ldr	r2, [pc, #36]	@ (800ce58 <USBD_CDC_SetTxBuffer+0x44>)
 800ce34:	4413      	add	r3, r2
 800ce36:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	687a      	ldr	r2, [r7, #4]
 800ce3c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	683a      	ldr	r2, [r7, #0]
 800ce44:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800ce48:	2300      	movs	r3, #0
}
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	371c      	adds	r7, #28
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce54:	4770      	bx	lr
 800ce56:	bf00      	nop
 800ce58:	200050cc 	.word	0x200050cc

0800ce5c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b087      	sub	sp, #28
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	4603      	mov	r3, r0
 800ce64:	60b9      	str	r1, [r7, #8]
 800ce66:	607a      	str	r2, [r7, #4]
 800ce68:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800ce6e:	7bfb      	ldrb	r3, [r7, #15]
 800ce70:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ce74:	fb02 f303 	mul.w	r3, r2, r3
 800ce78:	4a06      	ldr	r2, [pc, #24]	@ (800ce94 <USBD_CDC_SetRxBuffer+0x38>)
 800ce7a:	4413      	add	r3, r2
 800ce7c:	617b      	str	r3, [r7, #20]

  hcdc->RxBuffer = pbuff;
 800ce7e:	697b      	ldr	r3, [r7, #20]
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ce86:	2300      	movs	r3, #0
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	371c      	adds	r7, #28
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr
 800ce94:	200050cc 	.word	0x200050cc

0800ce98 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b084      	sub	sp, #16
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	4603      	mov	r3, r0
 800cea0:	6039      	str	r1, [r7, #0]
 800cea2:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cea4:	2300      	movs	r3, #0
 800cea6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800cea8:	2301      	movs	r3, #1
 800ceaa:	73fb      	strb	r3, [r7, #15]

  hcdc = &CDC_ACM_Class_Data[ch];
 800ceac:	79fb      	ldrb	r3, [r7, #7]
 800ceae:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ceb2:	fb02 f303 	mul.w	r3, r2, r3
 800ceb6:	4a17      	ldr	r2, [pc, #92]	@ (800cf14 <USBD_CDC_TransmitPacket+0x7c>)
 800ceb8:	4413      	add	r3, r2
 800ceba:	60bb      	str	r3, [r7, #8]

  if (hcdc->TxState == 0U)
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d121      	bne.n	800cf0a <USBD_CDC_TransmitPacket+0x72>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	2201      	movs	r2, #1
 800ceca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP[ch] & 0xFU].total_length = hcdc->TxLength;
 800cece:	79fb      	ldrb	r3, [r7, #7]
 800ced0:	4a11      	ldr	r2, [pc, #68]	@ (800cf18 <USBD_CDC_TransmitPacket+0x80>)
 800ced2:	5cd3      	ldrb	r3, [r2, r3]
 800ced4:	f003 020f 	and.w	r2, r3, #15
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800cede:	6838      	ldr	r0, [r7, #0]
 800cee0:	4613      	mov	r3, r2
 800cee2:	009b      	lsls	r3, r3, #2
 800cee4:	4413      	add	r3, r2
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	4403      	add	r3, r0
 800ceea:	3318      	adds	r3, #24
 800ceec:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP[ch], hcdc->TxBuffer, hcdc->TxLength);
 800ceee:	79fb      	ldrb	r3, [r7, #7]
 800cef0:	4a09      	ldr	r2, [pc, #36]	@ (800cf18 <USBD_CDC_TransmitPacket+0x80>)
 800cef2:	5cd1      	ldrb	r1, [r2, r3]
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800cf00:	6838      	ldr	r0, [r7, #0]
 800cf02:	f001 f826 	bl	800df52 <USBD_LL_Transmit>

    ret = USBD_OK;
 800cf06:	2300      	movs	r3, #0
 800cf08:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cf0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	3710      	adds	r7, #16
 800cf10:	46bd      	mov	sp, r7
 800cf12:	bd80      	pop	{r7, pc}
 800cf14:	200050cc 	.word	0x200050cc
 800cf18:	200050b4 	.word	0x200050b4

0800cf1c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b084      	sub	sp, #16
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	4603      	mov	r3, r0
 800cf24:	6039      	str	r1, [r7, #0]
 800cf26:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cf28:	2300      	movs	r3, #0
 800cf2a:	60fb      	str	r3, [r7, #12]

  hcdc = &CDC_ACM_Class_Data[ch];
 800cf2c:	79fb      	ldrb	r3, [r7, #7]
 800cf2e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cf32:	fb02 f303 	mul.w	r3, r2, r3
 800cf36:	4a11      	ldr	r2, [pc, #68]	@ (800cf7c <USBD_CDC_ReceivePacket+0x60>)
 800cf38:	4413      	add	r3, r2
 800cf3a:	60fb      	str	r3, [r7, #12]

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	7c1b      	ldrb	r3, [r3, #16]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d10b      	bne.n	800cf5c <USBD_CDC_ReceivePacket+0x40>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800cf44:	79fb      	ldrb	r3, [r7, #7]
 800cf46:	4a0e      	ldr	r2, [pc, #56]	@ (800cf80 <USBD_CDC_ReceivePacket+0x64>)
 800cf48:	5cd1      	ldrb	r1, [r2, r3]
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cf50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cf54:	6838      	ldr	r0, [r7, #0]
 800cf56:	f001 f81d 	bl	800df94 <USBD_LL_PrepareReceive>
 800cf5a:	e009      	b.n	800cf70 <USBD_CDC_ReceivePacket+0x54>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800cf5c:	79fb      	ldrb	r3, [r7, #7]
 800cf5e:	4a08      	ldr	r2, [pc, #32]	@ (800cf80 <USBD_CDC_ReceivePacket+0x64>)
 800cf60:	5cd1      	ldrb	r1, [r2, r3]
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cf68:	2340      	movs	r3, #64	@ 0x40
 800cf6a:	6838      	ldr	r0, [r7, #0]
 800cf6c:	f001 f812 	bl	800df94 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	200050cc 	.word	0x200050cc
 800cf80:	200050b8 	.word	0x200050b8

0800cf84 <USBD_Update_CDC_ACM_DESC>:
                              uint8_t com_itf,
                              uint8_t in_ep,
                              uint8_t cmd_ep,
                              uint8_t out_ep,
                              uint8_t str_idx)
{
 800cf84:	b480      	push	{r7}
 800cf86:	b085      	sub	sp, #20
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
 800cf8c:	4608      	mov	r0, r1
 800cf8e:	4611      	mov	r1, r2
 800cf90:	461a      	mov	r2, r3
 800cf92:	4603      	mov	r3, r0
 800cf94:	70fb      	strb	r3, [r7, #3]
 800cf96:	460b      	mov	r3, r1
 800cf98:	70bb      	strb	r3, [r7, #2]
 800cf9a:	4613      	mov	r3, r2
 800cf9c:	707b      	strb	r3, [r7, #1]
  desc += 9;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	3309      	adds	r3, #9
 800cfa2:	607b      	str	r3, [r7, #4]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	73fb      	strb	r3, [r7, #15]
 800cfa8:	e05b      	b.n	800d062 <USBD_Update_CDC_ACM_DESC+0xde>
  {
    desc[2] = cmd_itf;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	3302      	adds	r3, #2
 800cfae:	78fa      	ldrb	r2, [r7, #3]
 800cfb0:	701a      	strb	r2, [r3, #0]
    desc[16] = str_idx;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	3310      	adds	r3, #16
 800cfb6:	f897 2020 	ldrb.w	r2, [r7, #32]
 800cfba:	701a      	strb	r2, [r3, #0]
    desc[10] = cmd_itf;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	330a      	adds	r3, #10
 800cfc0:	78fa      	ldrb	r2, [r7, #3]
 800cfc2:	701a      	strb	r2, [r3, #0]
    desc[26] = com_itf;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	331a      	adds	r3, #26
 800cfc8:	78ba      	ldrb	r2, [r7, #2]
 800cfca:	701a      	strb	r2, [r3, #0]
    desc[34] = cmd_itf;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	3322      	adds	r3, #34	@ 0x22
 800cfd0:	78fa      	ldrb	r2, [r7, #3]
 800cfd2:	701a      	strb	r2, [r3, #0]
    desc[35] = com_itf;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	3323      	adds	r3, #35	@ 0x23
 800cfd8:	78ba      	ldrb	r2, [r7, #2]
 800cfda:	701a      	strb	r2, [r3, #0]
    desc[38] = cmd_ep;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	3326      	adds	r3, #38	@ 0x26
 800cfe0:	7e3a      	ldrb	r2, [r7, #24]
 800cfe2:	701a      	strb	r2, [r3, #0]
    desc[45] = com_itf;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	332d      	adds	r3, #45	@ 0x2d
 800cfe8:	78ba      	ldrb	r2, [r7, #2]
 800cfea:	701a      	strb	r2, [r3, #0]
    desc[54] = out_ep;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	3336      	adds	r3, #54	@ 0x36
 800cff0:	7f3a      	ldrb	r2, [r7, #28]
 800cff2:	701a      	strb	r2, [r3, #0]
    desc[61] = in_ep;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	333d      	adds	r3, #61	@ 0x3d
 800cff8:	787a      	ldrb	r2, [r7, #1]
 800cffa:	701a      	strb	r2, [r3, #0]

    desc += 66;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	3342      	adds	r3, #66	@ 0x42
 800d000:	607b      	str	r3, [r7, #4]
    CDC_IN_EP[i] = in_ep;
 800d002:	7bfb      	ldrb	r3, [r7, #15]
 800d004:	491c      	ldr	r1, [pc, #112]	@ (800d078 <USBD_Update_CDC_ACM_DESC+0xf4>)
 800d006:	787a      	ldrb	r2, [r7, #1]
 800d008:	54ca      	strb	r2, [r1, r3]
    CDC_OUT_EP[i] = out_ep;
 800d00a:	7bfb      	ldrb	r3, [r7, #15]
 800d00c:	491b      	ldr	r1, [pc, #108]	@ (800d07c <USBD_Update_CDC_ACM_DESC+0xf8>)
 800d00e:	7f3a      	ldrb	r2, [r7, #28]
 800d010:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_EP[i] = cmd_ep;
 800d012:	7bfb      	ldrb	r3, [r7, #15]
 800d014:	491a      	ldr	r1, [pc, #104]	@ (800d080 <USBD_Update_CDC_ACM_DESC+0xfc>)
 800d016:	7e3a      	ldrb	r2, [r7, #24]
 800d018:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_ITF_NBR[i] = cmd_itf;
 800d01a:	7bfb      	ldrb	r3, [r7, #15]
 800d01c:	4919      	ldr	r1, [pc, #100]	@ (800d084 <USBD_Update_CDC_ACM_DESC+0x100>)
 800d01e:	78fa      	ldrb	r2, [r7, #3]
 800d020:	54ca      	strb	r2, [r1, r3]
    CDC_COM_ITF_NBR[i] = com_itf;
 800d022:	7bfb      	ldrb	r3, [r7, #15]
 800d024:	4918      	ldr	r1, [pc, #96]	@ (800d088 <USBD_Update_CDC_ACM_DESC+0x104>)
 800d026:	78ba      	ldrb	r2, [r7, #2]
 800d028:	54ca      	strb	r2, [r1, r3]
    CDC_STR_DESC_IDX[i] = str_idx;
 800d02a:	7bfb      	ldrb	r3, [r7, #15]
 800d02c:	4917      	ldr	r1, [pc, #92]	@ (800d08c <USBD_Update_CDC_ACM_DESC+0x108>)
 800d02e:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d032:	54ca      	strb	r2, [r1, r3]

    in_ep += 2;
 800d034:	787b      	ldrb	r3, [r7, #1]
 800d036:	3302      	adds	r3, #2
 800d038:	707b      	strb	r3, [r7, #1]
    cmd_ep = in_ep + 1;
 800d03a:	787b      	ldrb	r3, [r7, #1]
 800d03c:	3301      	adds	r3, #1
 800d03e:	763b      	strb	r3, [r7, #24]
    out_ep++;
 800d040:	7f3b      	ldrb	r3, [r7, #28]
 800d042:	3301      	adds	r3, #1
 800d044:	773b      	strb	r3, [r7, #28]
    str_idx++;
 800d046:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d04a:	3301      	adds	r3, #1
 800d04c:	f887 3020 	strb.w	r3, [r7, #32]

    cmd_itf += 2;
 800d050:	78fb      	ldrb	r3, [r7, #3]
 800d052:	3302      	adds	r3, #2
 800d054:	70fb      	strb	r3, [r7, #3]
    com_itf = cmd_itf + 1;
 800d056:	78fb      	ldrb	r3, [r7, #3]
 800d058:	3301      	adds	r3, #1
 800d05a:	70bb      	strb	r3, [r7, #2]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800d05c:	7bfb      	ldrb	r3, [r7, #15]
 800d05e:	3301      	adds	r3, #1
 800d060:	73fb      	strb	r3, [r7, #15]
 800d062:	7bfb      	ldrb	r3, [r7, #15]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d0a0      	beq.n	800cfaa <USBD_Update_CDC_ACM_DESC+0x26>
  }
}
 800d068:	bf00      	nop
 800d06a:	bf00      	nop
 800d06c:	3714      	adds	r7, #20
 800d06e:	46bd      	mov	sp, r7
 800d070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d074:	4770      	bx	lr
 800d076:	bf00      	nop
 800d078:	200050b4 	.word	0x200050b4
 800d07c:	200050b8 	.word	0x200050b8
 800d080:	200050bc 	.word	0x200050bc
 800d084:	200050c0 	.word	0x200050c0
 800d088:	200050c4 	.word	0x200050c4
 800d08c:	200050c8 	.word	0x200050c8

0800d090 <CDC_Init>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init(uint8_t cdc_ch)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b082      	sub	sp, #8
 800d094:	af00      	add	r7, sp, #0
 800d096:	4603      	mov	r3, r0
 800d098:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */

  /* ##-1- Set Application Buffers */
  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, RX_Buffer[cdc_ch]);
 800d09a:	79fb      	ldrb	r3, [r7, #7]
 800d09c:	01db      	lsls	r3, r3, #7
 800d09e:	4a06      	ldr	r2, [pc, #24]	@ (800d0b8 <CDC_Init+0x28>)
 800d0a0:	441a      	add	r2, r3
 800d0a2:	79fb      	ldrb	r3, [r7, #7]
 800d0a4:	4905      	ldr	r1, [pc, #20]	@ (800d0bc <CDC_Init+0x2c>)
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f7ff fed8 	bl	800ce5c <USBD_CDC_SetRxBuffer>
  //  {
  //    /* Starting Error */
  //    Error_Handler();
  //  }

  return (USBD_OK);
 800d0ac:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	3708      	adds	r7, #8
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}
 800d0b6:	bf00      	nop
 800d0b8:	200094ec 	.word	0x200094ec
 800d0bc:	2000968c 	.word	0x2000968c

0800d0c0 <CDC_DeInit>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit(uint8_t cdc_ch)
{
 800d0c0:	b480      	push	{r7}
 800d0c2:	b083      	sub	sp, #12
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	71fb      	strb	r3, [r7, #7]
  //  if (HAL_UART_DeInit(CDC_CH_To_UART_Handle(cdc_ch)) != HAL_OK)
  //  {
  //    /* Initialization Error */
  //    Error_Handler();
  //  }
  return (USBD_OK);
 800d0ca:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	370c      	adds	r7, #12
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr

0800d0d8 <CDC_Control>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control(uint8_t cdc_ch, uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b082      	sub	sp, #8
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	603a      	str	r2, [r7, #0]
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	71fb      	strb	r3, [r7, #7]
 800d0e6:	460b      	mov	r3, r1
 800d0e8:	71bb      	strb	r3, [r7, #6]
 800d0ea:	4613      	mov	r3, r2
 800d0ec:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 800d0ee:	79bb      	ldrb	r3, [r7, #6]
 800d0f0:	2b23      	cmp	r3, #35	@ 0x23
 800d0f2:	f200 80c3 	bhi.w	800d27c <CDC_Control+0x1a4>
 800d0f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d0fc <CDC_Control+0x24>)
 800d0f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0fc:	0800d27d 	.word	0x0800d27d
 800d100:	0800d27d 	.word	0x0800d27d
 800d104:	0800d27d 	.word	0x0800d27d
 800d108:	0800d27d 	.word	0x0800d27d
 800d10c:	0800d27d 	.word	0x0800d27d
 800d110:	0800d27d 	.word	0x0800d27d
 800d114:	0800d27d 	.word	0x0800d27d
 800d118:	0800d27d 	.word	0x0800d27d
 800d11c:	0800d27d 	.word	0x0800d27d
 800d120:	0800d27d 	.word	0x0800d27d
 800d124:	0800d27d 	.word	0x0800d27d
 800d128:	0800d27d 	.word	0x0800d27d
 800d12c:	0800d27d 	.word	0x0800d27d
 800d130:	0800d27d 	.word	0x0800d27d
 800d134:	0800d27d 	.word	0x0800d27d
 800d138:	0800d27d 	.word	0x0800d27d
 800d13c:	0800d27d 	.word	0x0800d27d
 800d140:	0800d27d 	.word	0x0800d27d
 800d144:	0800d27d 	.word	0x0800d27d
 800d148:	0800d27d 	.word	0x0800d27d
 800d14c:	0800d27d 	.word	0x0800d27d
 800d150:	0800d27d 	.word	0x0800d27d
 800d154:	0800d27d 	.word	0x0800d27d
 800d158:	0800d27d 	.word	0x0800d27d
 800d15c:	0800d27d 	.word	0x0800d27d
 800d160:	0800d27d 	.word	0x0800d27d
 800d164:	0800d27d 	.word	0x0800d27d
 800d168:	0800d27d 	.word	0x0800d27d
 800d16c:	0800d27d 	.word	0x0800d27d
 800d170:	0800d27d 	.word	0x0800d27d
 800d174:	0800d27d 	.word	0x0800d27d
 800d178:	0800d27d 	.word	0x0800d27d
 800d17c:	0800d18d 	.word	0x0800d18d
 800d180:	0800d207 	.word	0x0800d207
 800d184:	0800d27d 	.word	0x0800d27d
 800d188:	0800d27d 	.word	0x0800d27d
    /*                                        3 - Mark                             */
    /*                                        4 - Space                            */
    /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
    /*******************************************************************************/
  case CDC_SET_LINE_CODING:
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d18c:	683b      	ldr	r3, [r7, #0]
 800d18e:	781b      	ldrb	r3, [r3, #0]
 800d190:	461a      	mov	r2, r3
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	3301      	adds	r3, #1
 800d196:	781b      	ldrb	r3, [r3, #0]
 800d198:	021b      	lsls	r3, r3, #8
 800d19a:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	3302      	adds	r3, #2
 800d1a0:	781b      	ldrb	r3, [r3, #0]
 800d1a2:	041b      	lsls	r3, r3, #16
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d1a4:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	3303      	adds	r3, #3
 800d1aa:	781b      	ldrb	r3, [r3, #0]
 800d1ac:	061b      	lsls	r3, r3, #24
 800d1ae:	431a      	orrs	r2, r3
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d1b0:	79fb      	ldrb	r3, [r7, #7]
 800d1b2:	4611      	mov	r1, r2
 800d1b4:	4a34      	ldr	r2, [pc, #208]	@ (800d288 <CDC_Control+0x1b0>)
 800d1b6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    Line_Coding[cdc_ch].format = pbuf[4];
 800d1ba:	79fb      	ldrb	r3, [r7, #7]
 800d1bc:	683a      	ldr	r2, [r7, #0]
 800d1be:	7911      	ldrb	r1, [r2, #4]
 800d1c0:	4a31      	ldr	r2, [pc, #196]	@ (800d288 <CDC_Control+0x1b0>)
 800d1c2:	00db      	lsls	r3, r3, #3
 800d1c4:	4413      	add	r3, r2
 800d1c6:	460a      	mov	r2, r1
 800d1c8:	711a      	strb	r2, [r3, #4]
    Line_Coding[cdc_ch].paritytype = pbuf[5];
 800d1ca:	79fb      	ldrb	r3, [r7, #7]
 800d1cc:	683a      	ldr	r2, [r7, #0]
 800d1ce:	7951      	ldrb	r1, [r2, #5]
 800d1d0:	4a2d      	ldr	r2, [pc, #180]	@ (800d288 <CDC_Control+0x1b0>)
 800d1d2:	00db      	lsls	r3, r3, #3
 800d1d4:	4413      	add	r3, r2
 800d1d6:	460a      	mov	r2, r1
 800d1d8:	715a      	strb	r2, [r3, #5]
    Line_Coding[cdc_ch].datatype = pbuf[6];
 800d1da:	79fb      	ldrb	r3, [r7, #7]
 800d1dc:	683a      	ldr	r2, [r7, #0]
 800d1de:	7991      	ldrb	r1, [r2, #6]
 800d1e0:	4a29      	ldr	r2, [pc, #164]	@ (800d288 <CDC_Control+0x1b0>)
 800d1e2:	00db      	lsls	r3, r3, #3
 800d1e4:	4413      	add	r3, r2
 800d1e6:	460a      	mov	r2, r1
 800d1e8:	719a      	strb	r2, [r3, #6]

    switch (cdc_ch)
 800d1ea:	79fb      	ldrb	r3, [r7, #7]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d108      	bne.n	800d202 <CDC_Control+0x12a>
    {
    case 0:
      UpDateUart(&huart6, Line_Coding[cdc_ch].bitrate);
 800d1f0:	79fb      	ldrb	r3, [r7, #7]
 800d1f2:	4a25      	ldr	r2, [pc, #148]	@ (800d288 <CDC_Control+0x1b0>)
 800d1f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d1f8:	4619      	mov	r1, r3
 800d1fa:	4824      	ldr	r0, [pc, #144]	@ (800d28c <CDC_Control+0x1b4>)
 800d1fc:	f7f4 fbdc 	bl	80019b8 <UpDateUart>
      break;
 800d200:	e000      	b.n	800d204 <CDC_Control+0x12c>
    
    default:
      break;
 800d202:	bf00      	nop
    }
    // Change_UART_Setting(cdc_ch);
    break;
 800d204:	e03b      	b.n	800d27e <CDC_Control+0x1a6>

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(Line_Coding[cdc_ch].bitrate);
 800d206:	79fb      	ldrb	r3, [r7, #7]
 800d208:	4a1f      	ldr	r2, [pc, #124]	@ (800d288 <CDC_Control+0x1b0>)
 800d20a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d20e:	b2da      	uxtb	r2, r3
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 8);
 800d214:	79fb      	ldrb	r3, [r7, #7]
 800d216:	4a1c      	ldr	r2, [pc, #112]	@ (800d288 <CDC_Control+0x1b0>)
 800d218:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d21c:	0a1a      	lsrs	r2, r3, #8
 800d21e:	683b      	ldr	r3, [r7, #0]
 800d220:	3301      	adds	r3, #1
 800d222:	b2d2      	uxtb	r2, r2
 800d224:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 16);
 800d226:	79fb      	ldrb	r3, [r7, #7]
 800d228:	4a17      	ldr	r2, [pc, #92]	@ (800d288 <CDC_Control+0x1b0>)
 800d22a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d22e:	0c1a      	lsrs	r2, r3, #16
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	3302      	adds	r3, #2
 800d234:	b2d2      	uxtb	r2, r2
 800d236:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 24);
 800d238:	79fb      	ldrb	r3, [r7, #7]
 800d23a:	4a13      	ldr	r2, [pc, #76]	@ (800d288 <CDC_Control+0x1b0>)
 800d23c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d240:	0e1a      	lsrs	r2, r3, #24
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	3303      	adds	r3, #3
 800d246:	b2d2      	uxtb	r2, r2
 800d248:	701a      	strb	r2, [r3, #0]
    pbuf[4] = Line_Coding[cdc_ch].format;
 800d24a:	79fb      	ldrb	r3, [r7, #7]
 800d24c:	683a      	ldr	r2, [r7, #0]
 800d24e:	3204      	adds	r2, #4
 800d250:	490d      	ldr	r1, [pc, #52]	@ (800d288 <CDC_Control+0x1b0>)
 800d252:	00db      	lsls	r3, r3, #3
 800d254:	440b      	add	r3, r1
 800d256:	791b      	ldrb	r3, [r3, #4]
 800d258:	7013      	strb	r3, [r2, #0]
    pbuf[5] = Line_Coding[cdc_ch].paritytype;
 800d25a:	79fb      	ldrb	r3, [r7, #7]
 800d25c:	683a      	ldr	r2, [r7, #0]
 800d25e:	3205      	adds	r2, #5
 800d260:	4909      	ldr	r1, [pc, #36]	@ (800d288 <CDC_Control+0x1b0>)
 800d262:	00db      	lsls	r3, r3, #3
 800d264:	440b      	add	r3, r1
 800d266:	795b      	ldrb	r3, [r3, #5]
 800d268:	7013      	strb	r3, [r2, #0]
    pbuf[6] = Line_Coding[cdc_ch].datatype;
 800d26a:	79fb      	ldrb	r3, [r7, #7]
 800d26c:	683a      	ldr	r2, [r7, #0]
 800d26e:	3206      	adds	r2, #6
 800d270:	4905      	ldr	r1, [pc, #20]	@ (800d288 <CDC_Control+0x1b0>)
 800d272:	00db      	lsls	r3, r3, #3
 800d274:	440b      	add	r3, r1
 800d276:	799b      	ldrb	r3, [r3, #6]
 800d278:	7013      	strb	r3, [r2, #0]
    break;
 800d27a:	e000      	b.n	800d27e <CDC_Control+0x1a6>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d27c:	bf00      	nop
  }

  return (USBD_OK);
 800d27e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d280:	4618      	mov	r0, r3
 800d282:	3708      	adds	r7, #8
 800d284:	46bd      	mov	sp, r7
 800d286:	bd80      	pop	{r7, pc}
 800d288:	2000956c 	.word	0x2000956c
 800d28c:	200049a8 	.word	0x200049a8

0800d290 <CDC_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b086      	sub	sp, #24
 800d294:	af00      	add	r7, sp, #0
 800d296:	4603      	mov	r3, r0
 800d298:	60b9      	str	r1, [r7, #8]
 800d29a:	607a      	str	r2, [r7, #4]
 800d29c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 6 */
  uint32_t l = (*Len > MAX_CDC_PKT_SIZE) ? MAX_CDC_PKT_SIZE : *Len;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	2b40      	cmp	r3, #64	@ 0x40
 800d2a4:	bf28      	it	cs
 800d2a6:	2340      	movcs	r3, #64	@ 0x40
 800d2a8:	617b      	str	r3, [r7, #20]

  if (fifo_cnt < MAX_CDC_DEPTH)
 800d2aa:	4b41      	ldr	r3, [pc, #260]	@ (800d3b0 <CDC_Receive+0x120>)
 800d2ac:	781b      	ldrb	r3, [r3, #0]
  {
      memcpy(cdc_fifo[fifo_w], Buf, l);
 800d2ae:	4b41      	ldr	r3, [pc, #260]	@ (800d3b4 <CDC_Receive+0x124>)
 800d2b0:	781b      	ldrb	r3, [r3, #0]
 800d2b2:	b2db      	uxtb	r3, r3
 800d2b4:	019b      	lsls	r3, r3, #6
 800d2b6:	4a40      	ldr	r2, [pc, #256]	@ (800d3b8 <CDC_Receive+0x128>)
 800d2b8:	4413      	add	r3, r2
 800d2ba:	697a      	ldr	r2, [r7, #20]
 800d2bc:	68b9      	ldr	r1, [r7, #8]
 800d2be:	4618      	mov	r0, r3
 800d2c0:	f005 fbd2 	bl	8012a68 <memcpy>
      cdc_len[fifo_w] = l;
 800d2c4:	4b3b      	ldr	r3, [pc, #236]	@ (800d3b4 <CDC_Receive+0x124>)
 800d2c6:	781b      	ldrb	r3, [r3, #0]
 800d2c8:	b2db      	uxtb	r3, r3
 800d2ca:	461a      	mov	r2, r3
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	b299      	uxth	r1, r3
 800d2d0:	4b3a      	ldr	r3, [pc, #232]	@ (800d3bc <CDC_Receive+0x12c>)
 800d2d2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      fifo_w = (fifo_w + 1) % MAX_CDC_DEPTH;
 800d2d6:	4b37      	ldr	r3, [pc, #220]	@ (800d3b4 <CDC_Receive+0x124>)
 800d2d8:	781b      	ldrb	r3, [r3, #0]
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	3301      	adds	r3, #1
 800d2de:	425a      	negs	r2, r3
 800d2e0:	b2db      	uxtb	r3, r3
 800d2e2:	b2d2      	uxtb	r2, r2
 800d2e4:	bf58      	it	pl
 800d2e6:	4253      	negpl	r3, r2
 800d2e8:	b2da      	uxtb	r2, r3
 800d2ea:	4b32      	ldr	r3, [pc, #200]	@ (800d3b4 <CDC_Receive+0x124>)
 800d2ec:	701a      	strb	r2, [r3, #0]
      fifo_cnt++;
 800d2ee:	4b30      	ldr	r3, [pc, #192]	@ (800d3b0 <CDC_Receive+0x120>)
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	b2da      	uxtb	r2, r3
 800d2f8:	4b2d      	ldr	r3, [pc, #180]	@ (800d3b0 <CDC_Receive+0x120>)
 800d2fa:	701a      	strb	r2, [r3, #0]
  }

  memset(CMD_BUFFER[CMD_POINTER], ' ' , MAX_DISP_LEN);    // 清屏，所以需要用空格填充
 800d2fc:	4b30      	ldr	r3, [pc, #192]	@ (800d3c0 <CDC_Receive+0x130>)
 800d2fe:	781b      	ldrb	r3, [r3, #0]
 800d300:	461a      	mov	r2, r3
 800d302:	4613      	mov	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	4413      	add	r3, r2
 800d308:	009a      	lsls	r2, r3, #2
 800d30a:	4413      	add	r3, r2
 800d30c:	4a2d      	ldr	r2, [pc, #180]	@ (800d3c4 <CDC_Receive+0x134>)
 800d30e:	4413      	add	r3, r2
 800d310:	2218      	movs	r2, #24
 800d312:	2120      	movs	r1, #32
 800d314:	4618      	mov	r0, r3
 800d316:	f005 fb73 	bl	8012a00 <memset>
  memcpy(CMD_BUFFER[CMD_POINTER], Buf, ((int)*Len>MAX_DISP_LEN) ? MAX_DISP_LEN:(int)*Len);
 800d31a:	4b29      	ldr	r3, [pc, #164]	@ (800d3c0 <CDC_Receive+0x130>)
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	461a      	mov	r2, r3
 800d320:	4613      	mov	r3, r2
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	4413      	add	r3, r2
 800d326:	009a      	lsls	r2, r3, #2
 800d328:	4413      	add	r3, r2
 800d32a:	4a26      	ldr	r2, [pc, #152]	@ (800d3c4 <CDC_Receive+0x134>)
 800d32c:	1898      	adds	r0, r3, r2
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	2b18      	cmp	r3, #24
 800d334:	bfa8      	it	ge
 800d336:	2318      	movge	r3, #24
 800d338:	461a      	mov	r2, r3
 800d33a:	68b9      	ldr	r1, [r7, #8]
 800d33c:	f005 fb94 	bl	8012a68 <memcpy>
  CMD_DIR[CMD_POINTER] = 1;
 800d340:	4b1f      	ldr	r3, [pc, #124]	@ (800d3c0 <CDC_Receive+0x130>)
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	461a      	mov	r2, r3
 800d346:	4b20      	ldr	r3, [pc, #128]	@ (800d3c8 <CDC_Receive+0x138>)
 800d348:	2101      	movs	r1, #1
 800d34a:	5499      	strb	r1, [r3, r2]
  CMD_LEN[CMD_POINTER] = *Len;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	6819      	ldr	r1, [r3, #0]
 800d350:	4b1b      	ldr	r3, [pc, #108]	@ (800d3c0 <CDC_Receive+0x130>)
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	461a      	mov	r2, r3
 800d356:	b2c9      	uxtb	r1, r1
 800d358:	4b1c      	ldr	r3, [pc, #112]	@ (800d3cc <CDC_Receive+0x13c>)
 800d35a:	5499      	strb	r1, [r3, r2]
  TX_CNT+=*Len;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	b29a      	uxth	r2, r3
 800d362:	4b1b      	ldr	r3, [pc, #108]	@ (800d3d0 <CDC_Receive+0x140>)
 800d364:	881b      	ldrh	r3, [r3, #0]
 800d366:	4413      	add	r3, r2
 800d368:	b29a      	uxth	r2, r3
 800d36a:	4b19      	ldr	r3, [pc, #100]	@ (800d3d0 <CDC_Receive+0x140>)
 800d36c:	801a      	strh	r2, [r3, #0]
  CMD_POINTER = (CMD_POINTER + 1) % MAX_DISP_ROW;
 800d36e:	4b14      	ldr	r3, [pc, #80]	@ (800d3c0 <CDC_Receive+0x130>)
 800d370:	781b      	ldrb	r3, [r3, #0]
 800d372:	1c5a      	adds	r2, r3, #1
 800d374:	4b17      	ldr	r3, [pc, #92]	@ (800d3d4 <CDC_Receive+0x144>)
 800d376:	fb83 1302 	smull	r1, r3, r3, r2
 800d37a:	4413      	add	r3, r2
 800d37c:	1099      	asrs	r1, r3, #2
 800d37e:	17d3      	asrs	r3, r2, #31
 800d380:	1ac9      	subs	r1, r1, r3
 800d382:	460b      	mov	r3, r1
 800d384:	00db      	lsls	r3, r3, #3
 800d386:	1a5b      	subs	r3, r3, r1
 800d388:	1ad1      	subs	r1, r2, r3
 800d38a:	b2ca      	uxtb	r2, r1
 800d38c:	4b0c      	ldr	r3, [pc, #48]	@ (800d3c0 <CDC_Receive+0x130>)
 800d38e:	701a      	strb	r2, [r3, #0]

  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, &Buf[0]);
 800d390:	7bfb      	ldrb	r3, [r7, #15]
 800d392:	68ba      	ldr	r2, [r7, #8]
 800d394:	4910      	ldr	r1, [pc, #64]	@ (800d3d8 <CDC_Receive+0x148>)
 800d396:	4618      	mov	r0, r3
 800d398:	f7ff fd60 	bl	800ce5c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(cdc_ch, &hUsbDevice);
 800d39c:	7bfb      	ldrb	r3, [r7, #15]
 800d39e:	490e      	ldr	r1, [pc, #56]	@ (800d3d8 <CDC_Receive+0x148>)
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	f7ff fdbb 	bl	800cf1c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d3a6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3718      	adds	r7, #24
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}
 800d3b0:	200094ea 	.word	0x200094ea
 800d3b4:	200094e8 	.word	0x200094e8
 800d3b8:	200052e8 	.word	0x200052e8
 800d3bc:	200092e8 	.word	0x200092e8
 800d3c0:	2000076b 	.word	0x2000076b
 800d3c4:	200006ac 	.word	0x200006ac
 800d3c8:	20000764 	.word	0x20000764
 800d3cc:	2000075c 	.word	0x2000075c
 800d3d0:	2000076c 	.word	0x2000076c
 800d3d4:	92492493 	.word	0x92492493
 800d3d8:	2000968c 	.word	0x2000968c

0800d3dc <CDC_TransmitCplt>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d3dc:	b480      	push	{r7}
 800d3de:	b085      	sub	sp, #20
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	60b9      	str	r1, [r7, #8]
 800d3e4:	607a      	str	r2, [r7, #4]
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	73fb      	strb	r3, [r7, #15]
 800d3ec:	4613      	mov	r3, r2
 800d3ee:	73bb      	strb	r3, [r7, #14]
  return (USBD_OK);
 800d3f0:	2300      	movs	r3, #0
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	3714      	adds	r7, #20
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fc:	4770      	bx	lr
	...

0800d400 <CDC_Transmit>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit(uint8_t ch, uint8_t *Buf, uint16_t Len)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b084      	sub	sp, #16
 800d404:	af00      	add	r7, sp, #0
 800d406:	4603      	mov	r3, r0
 800d408:	6039      	str	r1, [r7, #0]
 800d40a:	71fb      	strb	r3, [r7, #7]
 800d40c:	4613      	mov	r3, r2
 800d40e:	80bb      	strh	r3, [r7, #4]
  uint8_t result = USBD_OK;
 800d410:	2300      	movs	r3, #0
 800d412:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  extern USBD_CDC_ACM_HandleTypeDef CDC_ACM_Class_Data[];
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800d414:	2300      	movs	r3, #0
 800d416:	60bb      	str	r3, [r7, #8]
  hcdc = &CDC_ACM_Class_Data[ch];
 800d418:	79fb      	ldrb	r3, [r7, #7]
 800d41a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d41e:	fb02 f303 	mul.w	r3, r2, r3
 800d422:	4a0e      	ldr	r2, [pc, #56]	@ (800d45c <CDC_Transmit+0x5c>)
 800d424:	4413      	add	r3, r2
 800d426:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0)
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d001      	beq.n	800d436 <CDC_Transmit+0x36>
  {
    return USBD_BUSY;
 800d432:	2301      	movs	r3, #1
 800d434:	e00d      	b.n	800d452 <CDC_Transmit+0x52>
  }
  USBD_CDC_SetTxBuffer(ch, &hUsbDevice, Buf, Len);
 800d436:	88bb      	ldrh	r3, [r7, #4]
 800d438:	79f8      	ldrb	r0, [r7, #7]
 800d43a:	683a      	ldr	r2, [r7, #0]
 800d43c:	4908      	ldr	r1, [pc, #32]	@ (800d460 <CDC_Transmit+0x60>)
 800d43e:	f7ff fce9 	bl	800ce14 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(ch, &hUsbDevice);
 800d442:	79fb      	ldrb	r3, [r7, #7]
 800d444:	4906      	ldr	r1, [pc, #24]	@ (800d460 <CDC_Transmit+0x60>)
 800d446:	4618      	mov	r0, r3
 800d448:	f7ff fd26 	bl	800ce98 <USBD_CDC_TransmitPacket>
 800d44c:	4603      	mov	r3, r0
 800d44e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d450:	7bfb      	ldrb	r3, [r7, #15]
}
 800d452:	4618      	mov	r0, r3
 800d454:	3710      	adds	r7, #16
 800d456:	46bd      	mov	sp, r7
 800d458:	bd80      	pop	{r7, pc}
 800d45a:	bf00      	nop
 800d45c:	200050cc 	.word	0x200050cc
 800d460:	2000968c 	.word	0x2000968c

0800d464 <USBD_COMPOSITE_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b082      	sub	sp, #8
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]
 800d46c:	460b      	mov	r3, r1
 800d46e:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.Init(pdev, cfgidx);
 800d470:	4b08      	ldr	r3, [pc, #32]	@ (800d494 <USBD_COMPOSITE_Init+0x30>)
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	78fa      	ldrb	r2, [r7, #3]
 800d476:	4611      	mov	r1, r2
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.Init(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.Init(pdev, cfgidx);
 800d47c:	4b06      	ldr	r3, [pc, #24]	@ (800d498 <USBD_COMPOSITE_Init+0x34>)
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	78fa      	ldrb	r2, [r7, #3]
 800d482:	4611      	mov	r1, r2
 800d484:	6878      	ldr	r0, [r7, #4]
 800d486:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.Init(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d488:	2300      	movs	r3, #0
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3708      	adds	r7, #8
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}
 800d492:	bf00      	nop
 800d494:	20000248 	.word	0x20000248
 800d498:	200003cc 	.word	0x200003cc

0800d49c <USBD_COMPOSITE_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b082      	sub	sp, #8
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
 800d4a4:	460b      	mov	r3, r1
 800d4a6:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.DeInit(pdev, cfgidx);
 800d4a8:	4b08      	ldr	r3, [pc, #32]	@ (800d4cc <USBD_COMPOSITE_DeInit+0x30>)
 800d4aa:	685b      	ldr	r3, [r3, #4]
 800d4ac:	78fa      	ldrb	r2, [r7, #3]
 800d4ae:	4611      	mov	r1, r2
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.DeInit(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.DeInit(pdev, cfgidx);
 800d4b4:	4b06      	ldr	r3, [pc, #24]	@ (800d4d0 <USBD_COMPOSITE_DeInit+0x34>)
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	78fa      	ldrb	r2, [r7, #3]
 800d4ba:	4611      	mov	r1, r2
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.DeInit(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d4c0:	2300      	movs	r3, #0
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3708      	adds	r7, #8
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	20000248 	.word	0x20000248
 800d4d0:	200003cc 	.word	0x200003cc

0800d4d4 <USBD_COMPOSITE_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Setup(USBD_HandleTypeDef *pdev,
                                    USBD_SetupReqTypedef *req)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b084      	sub	sp, #16
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d4de:	2300      	movs	r3, #0
 800d4e0:	73fb      	strb	r3, [r7, #15]
 800d4e2:	e019      	b.n	800d518 <USBD_COMPOSITE_Setup+0x44>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	889b      	ldrh	r3, [r3, #4]
 800d4e8:	b2da      	uxtb	r2, r3
 800d4ea:	7bfb      	ldrb	r3, [r7, #15]
 800d4ec:	4915      	ldr	r1, [pc, #84]	@ (800d544 <USBD_COMPOSITE_Setup+0x70>)
 800d4ee:	5ccb      	ldrb	r3, [r1, r3]
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	d007      	beq.n	800d504 <USBD_COMPOSITE_Setup+0x30>
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	889b      	ldrh	r3, [r3, #4]
 800d4f8:	b2da      	uxtb	r2, r3
 800d4fa:	7bfb      	ldrb	r3, [r7, #15]
 800d4fc:	4912      	ldr	r1, [pc, #72]	@ (800d548 <USBD_COMPOSITE_Setup+0x74>)
 800d4fe:	5ccb      	ldrb	r3, [r1, r3]
 800d500:	429a      	cmp	r2, r3
 800d502:	d106      	bne.n	800d512 <USBD_COMPOSITE_Setup+0x3e>
    {
      return USBD_CDC_ACM.Setup(pdev, req);
 800d504:	4b11      	ldr	r3, [pc, #68]	@ (800d54c <USBD_COMPOSITE_Setup+0x78>)
 800d506:	689b      	ldr	r3, [r3, #8]
 800d508:	6839      	ldr	r1, [r7, #0]
 800d50a:	6878      	ldr	r0, [r7, #4]
 800d50c:	4798      	blx	r3
 800d50e:	4603      	mov	r3, r0
 800d510:	e014      	b.n	800d53c <USBD_COMPOSITE_Setup+0x68>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d512:	7bfb      	ldrb	r3, [r7, #15]
 800d514:	3301      	adds	r3, #1
 800d516:	73fb      	strb	r3, [r7, #15]
 800d518:	7bfb      	ldrb	r3, [r7, #15]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d0e2      	beq.n	800d4e4 <USBD_COMPOSITE_Setup+0x10>
  {
    return USBD_HID_KEYBOARD.Setup(pdev, req);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (LOBYTE(req->wIndex) == CUSTOM_HID_ITF_NBR)
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	889b      	ldrh	r3, [r3, #4]
 800d522:	b2da      	uxtb	r2, r3
 800d524:	4b0a      	ldr	r3, [pc, #40]	@ (800d550 <USBD_COMPOSITE_Setup+0x7c>)
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	429a      	cmp	r2, r3
 800d52a:	d106      	bne.n	800d53a <USBD_COMPOSITE_Setup+0x66>
  {
    return USBD_HID_CUSTOM.Setup(pdev, req);
 800d52c:	4b09      	ldr	r3, [pc, #36]	@ (800d554 <USBD_COMPOSITE_Setup+0x80>)
 800d52e:	689b      	ldr	r3, [r3, #8]
 800d530:	6839      	ldr	r1, [r7, #0]
 800d532:	6878      	ldr	r0, [r7, #4]
 800d534:	4798      	blx	r3
 800d536:	4603      	mov	r3, r0
 800d538:	e000      	b.n	800d53c <USBD_COMPOSITE_Setup+0x68>
  {
    USBD_PRNT.Setup(pdev, req);
  }
#endif

  return USBD_FAIL;
 800d53a:	2303      	movs	r3, #3
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	3710      	adds	r7, #16
 800d540:	46bd      	mov	sp, r7
 800d542:	bd80      	pop	{r7, pc}
 800d544:	200050c0 	.word	0x200050c0
 800d548:	200050c4 	.word	0x200050c4
 800d54c:	20000248 	.word	0x20000248
 800d550:	20009bb0 	.word	0x20009bb0
 800d554:	200003cc 	.word	0x200003cc

0800d558 <USBD_COMPOSITE_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b084      	sub	sp, #16
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
 800d560:	460b      	mov	r3, r1
 800d562:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d564:	2300      	movs	r3, #0
 800d566:	73fb      	strb	r3, [r7, #15]
 800d568:	e01a      	b.n	800d5a0 <USBD_COMPOSITE_DataIn+0x48>
  {
    if (epnum == (CDC_IN_EP[i] & 0x7F) || epnum == (CDC_CMD_EP[i] & 0x7F))
 800d56a:	78fa      	ldrb	r2, [r7, #3]
 800d56c:	7bfb      	ldrb	r3, [r7, #15]
 800d56e:	4918      	ldr	r1, [pc, #96]	@ (800d5d0 <USBD_COMPOSITE_DataIn+0x78>)
 800d570:	5ccb      	ldrb	r3, [r1, r3]
 800d572:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d576:	429a      	cmp	r2, r3
 800d578:	d007      	beq.n	800d58a <USBD_COMPOSITE_DataIn+0x32>
 800d57a:	78fa      	ldrb	r2, [r7, #3]
 800d57c:	7bfb      	ldrb	r3, [r7, #15]
 800d57e:	4915      	ldr	r1, [pc, #84]	@ (800d5d4 <USBD_COMPOSITE_DataIn+0x7c>)
 800d580:	5ccb      	ldrb	r3, [r1, r3]
 800d582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d586:	429a      	cmp	r2, r3
 800d588:	d107      	bne.n	800d59a <USBD_COMPOSITE_DataIn+0x42>
    {
      return USBD_CDC_ACM.DataIn(pdev, epnum);
 800d58a:	4b13      	ldr	r3, [pc, #76]	@ (800d5d8 <USBD_COMPOSITE_DataIn+0x80>)
 800d58c:	695b      	ldr	r3, [r3, #20]
 800d58e:	78fa      	ldrb	r2, [r7, #3]
 800d590:	4611      	mov	r1, r2
 800d592:	6878      	ldr	r0, [r7, #4]
 800d594:	4798      	blx	r3
 800d596:	4603      	mov	r3, r0
 800d598:	e015      	b.n	800d5c6 <USBD_COMPOSITE_DataIn+0x6e>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d59a:	7bfb      	ldrb	r3, [r7, #15]
 800d59c:	3301      	adds	r3, #1
 800d59e:	73fb      	strb	r3, [r7, #15]
 800d5a0:	7bfb      	ldrb	r3, [r7, #15]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d0e1      	beq.n	800d56a <USBD_COMPOSITE_DataIn+0x12>
  {
    return USBD_HID_KEYBOARD.DataIn(pdev, epnum);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == (CUSTOM_HID_IN_EP & 0x7F))
 800d5a6:	78fa      	ldrb	r2, [r7, #3]
 800d5a8:	4b0c      	ldr	r3, [pc, #48]	@ (800d5dc <USBD_COMPOSITE_DataIn+0x84>)
 800d5aa:	781b      	ldrb	r3, [r3, #0]
 800d5ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d107      	bne.n	800d5c4 <USBD_COMPOSITE_DataIn+0x6c>
  {
    return USBD_HID_CUSTOM.DataIn(pdev, epnum);
 800d5b4:	4b0a      	ldr	r3, [pc, #40]	@ (800d5e0 <USBD_COMPOSITE_DataIn+0x88>)
 800d5b6:	695b      	ldr	r3, [r3, #20]
 800d5b8:	78fa      	ldrb	r2, [r7, #3]
 800d5ba:	4611      	mov	r1, r2
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	4798      	blx	r3
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	e000      	b.n	800d5c6 <USBD_COMPOSITE_DataIn+0x6e>
  {
    USBD_PRNT.DataIn(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d5c4:	2303      	movs	r3, #3
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3710      	adds	r7, #16
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}
 800d5ce:	bf00      	nop
 800d5d0:	200050b4 	.word	0x200050b4
 800d5d4:	200050bc 	.word	0x200050bc
 800d5d8:	20000248 	.word	0x20000248
 800d5dc:	200003ca 	.word	0x200003ca
 800d5e0:	200003cc 	.word	0x200003cc

0800d5e4 <USBD_COMPOSITE_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b082      	sub	sp, #8
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.EP0_RxReady(pdev);
 800d5ec:	4b06      	ldr	r3, [pc, #24]	@ (800d608 <USBD_COMPOSITE_EP0_RxReady+0x24>)
 800d5ee:	691b      	ldr	r3, [r3, #16]
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	4798      	blx	r3
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.EP0_RxReady(pdev);
 800d5f4:	4b05      	ldr	r3, [pc, #20]	@ (800d60c <USBD_COMPOSITE_EP0_RxReady+0x28>)
 800d5f6:	691b      	ldr	r3, [r3, #16]
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	4798      	blx	r3
  USBD_DFU.EP0_RxReady(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3708      	adds	r7, #8
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
 800d606:	bf00      	nop
 800d608:	20000248 	.word	0x20000248
 800d60c:	200003cc 	.word	0x200003cc

0800d610 <USBD_COMPOSITE_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800d610:	b480      	push	{r7}
 800d612:	b083      	sub	sp, #12
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  USBD_DFU.EP0_TxSent(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d618:	2300      	movs	r3, #0
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	370c      	adds	r7, #12
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <USBD_COMPOSITE_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_SOF(USBD_HandleTypeDef *pdev)
{
 800d626:	b480      	push	{r7}
 800d628:	b083      	sub	sp, #12
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
  USBD_DFU.SOF(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d62e:	2300      	movs	r3, #0
}
 800d630:	4618      	mov	r0, r3
 800d632:	370c      	adds	r7, #12
 800d634:	46bd      	mov	sp, r7
 800d636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63a:	4770      	bx	lr

0800d63c <USBD_COMPOSITE_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d63c:	b480      	push	{r7}
 800d63e:	b083      	sub	sp, #12
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
 800d644:	460b      	mov	r3, r1
 800d646:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d648:	2300      	movs	r3, #0
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	370c      	adds	r7, #12
 800d64e:	46bd      	mov	sp, r7
 800d650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d654:	4770      	bx	lr

0800d656 <USBD_COMPOSITE_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d656:	b480      	push	{r7}
 800d658:	b083      	sub	sp, #12
 800d65a:	af00      	add	r7, sp, #0
 800d65c:	6078      	str	r0, [r7, #4]
 800d65e:	460b      	mov	r3, r1
 800d660:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d662:	2300      	movs	r3, #0
}
 800d664:	4618      	mov	r0, r3
 800d666:	370c      	adds	r7, #12
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr

0800d670 <USBD_COMPOSITE_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b084      	sub	sp, #16
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	460b      	mov	r3, r1
 800d67a:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d67c:	2300      	movs	r3, #0
 800d67e:	73fb      	strb	r3, [r7, #15]
 800d680:	e010      	b.n	800d6a4 <USBD_COMPOSITE_DataOut+0x34>
  {
    if (epnum == CDC_OUT_EP[i])
 800d682:	7bfb      	ldrb	r3, [r7, #15]
 800d684:	4a12      	ldr	r2, [pc, #72]	@ (800d6d0 <USBD_COMPOSITE_DataOut+0x60>)
 800d686:	5cd3      	ldrb	r3, [r2, r3]
 800d688:	78fa      	ldrb	r2, [r7, #3]
 800d68a:	429a      	cmp	r2, r3
 800d68c:	d107      	bne.n	800d69e <USBD_COMPOSITE_DataOut+0x2e>
    {
      return USBD_CDC_ACM.DataOut(pdev, epnum);
 800d68e:	4b11      	ldr	r3, [pc, #68]	@ (800d6d4 <USBD_COMPOSITE_DataOut+0x64>)
 800d690:	699b      	ldr	r3, [r3, #24]
 800d692:	78fa      	ldrb	r2, [r7, #3]
 800d694:	4611      	mov	r1, r2
 800d696:	6878      	ldr	r0, [r7, #4]
 800d698:	4798      	blx	r3
 800d69a:	4603      	mov	r3, r0
 800d69c:	e013      	b.n	800d6c6 <USBD_COMPOSITE_DataOut+0x56>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d69e:	7bfb      	ldrb	r3, [r7, #15]
 800d6a0:	3301      	adds	r3, #1
 800d6a2:	73fb      	strb	r3, [r7, #15]
 800d6a4:	7bfb      	ldrb	r3, [r7, #15]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d0eb      	beq.n	800d682 <USBD_COMPOSITE_DataOut+0x12>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == CUSTOM_HID_OUT_EP)
 800d6aa:	4b0b      	ldr	r3, [pc, #44]	@ (800d6d8 <USBD_COMPOSITE_DataOut+0x68>)
 800d6ac:	781b      	ldrb	r3, [r3, #0]
 800d6ae:	78fa      	ldrb	r2, [r7, #3]
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	d107      	bne.n	800d6c4 <USBD_COMPOSITE_DataOut+0x54>
  {
    return USBD_HID_CUSTOM.DataOut(pdev, epnum);
 800d6b4:	4b09      	ldr	r3, [pc, #36]	@ (800d6dc <USBD_COMPOSITE_DataOut+0x6c>)
 800d6b6:	699b      	ldr	r3, [r3, #24]
 800d6b8:	78fa      	ldrb	r2, [r7, #3]
 800d6ba:	4611      	mov	r1, r2
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	4798      	blx	r3
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	e000      	b.n	800d6c6 <USBD_COMPOSITE_DataOut+0x56>
  {
    USBD_PRNT.DataOut(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d6c4:	2303      	movs	r3, #3
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3710      	adds	r7, #16
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	bd80      	pop	{r7, pc}
 800d6ce:	bf00      	nop
 800d6d0:	200050b8 	.word	0x200050b8
 800d6d4:	20000248 	.word	0x20000248
 800d6d8:	200003cb 	.word	0x200003cb
 800d6dc:	200003cc 	.word	0x200003cc

0800d6e0 <USBD_COMPOSITE_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetHSCfgDesc(uint16_t *length)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b083      	sub	sp, #12
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	226b      	movs	r2, #107	@ 0x6b
 800d6ec:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d6ee:	4b03      	ldr	r3, [pc, #12]	@ (800d6fc <USBD_COMPOSITE_GetHSCfgDesc+0x1c>)
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	370c      	adds	r7, #12
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fa:	4770      	bx	lr
 800d6fc:	200095e0 	.word	0x200095e0

0800d700 <USBD_COMPOSITE_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetFSCfgDesc(uint16_t *length)
{
 800d700:	b480      	push	{r7}
 800d702:	b083      	sub	sp, #12
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	226b      	movs	r2, #107	@ 0x6b
 800d70c:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
 800d70e:	4b03      	ldr	r3, [pc, #12]	@ (800d71c <USBD_COMPOSITE_GetFSCfgDesc+0x1c>)
}
 800d710:	4618      	mov	r0, r3
 800d712:	370c      	adds	r7, #12
 800d714:	46bd      	mov	sp, r7
 800d716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71a:	4770      	bx	lr
 800d71c:	20009574 	.word	0x20009574

0800d720 <USBD_COMPOSITE_GetOtherSpeedCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d720:	b480      	push	{r7}
 800d722:	b083      	sub	sp, #12
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
#if (USBD_USE_HS == 1)
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
#else
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	226b      	movs	r2, #107	@ 0x6b
 800d72c:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d72e:	4b03      	ldr	r3, [pc, #12]	@ (800d73c <USBD_COMPOSITE_GetOtherSpeedCfgDesc+0x1c>)
#endif
}
 800d730:	4618      	mov	r0, r3
 800d732:	370c      	adds	r7, #12
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr
 800d73c:	200095e0 	.word	0x200095e0

0800d740 <USBD_COMPOSITE_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_COMPOSITE_GetDeviceQualifierDesc(uint16_t *length)
{
 800d740:	b480      	push	{r7}
 800d742:	b083      	sub	sp, #12
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_DeviceQualifierDesc);
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	220a      	movs	r2, #10
 800d74c:	801a      	strh	r2, [r3, #0]
  return USBD_COMPOSITE_DeviceQualifierDesc;
 800d74e:	4b03      	ldr	r3, [pc, #12]	@ (800d75c <USBD_COMPOSITE_GetDeviceQualifierDesc+0x1c>)
}
 800d750:	4618      	mov	r0, r3
 800d752:	370c      	adds	r7, #12
 800d754:	46bd      	mov	sp, r7
 800d756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75a:	4770      	bx	lr
 800d75c:	20000370 	.word	0x20000370

0800d760 <USBD_COMPOSITE_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_COMPOSITE_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b08a      	sub	sp, #40	@ 0x28
 800d764:	af00      	add	r7, sp, #0
 800d766:	60f8      	str	r0, [r7, #12]
 800d768:	460b      	mov	r3, r1
 800d76a:	607a      	str	r2, [r7, #4]
 800d76c:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[64];

  /* Check if the requested string interface is supported */
  if (index <= USBD_Track_String_Index)
 800d76e:	4b20      	ldr	r3, [pc, #128]	@ (800d7f0 <USBD_COMPOSITE_GetUsrStringDesc+0x90>)
 800d770:	781b      	ldrb	r3, [r3, #0]
 800d772:	7afa      	ldrb	r2, [r7, #11]
 800d774:	429a      	cmp	r2, r3
 800d776:	d835      	bhi.n	800d7e4 <USBD_COMPOSITE_GetUsrStringDesc+0x84>
  {
#if (USBD_USE_CDC_ACM == 1)
    char str_buffer[16] = "";
 800d778:	f107 0314 	add.w	r3, r7, #20
 800d77c:	2200      	movs	r2, #0
 800d77e:	601a      	str	r2, [r3, #0]
 800d780:	605a      	str	r2, [r3, #4]
 800d782:	609a      	str	r2, [r3, #8]
 800d784:	60da      	str	r2, [r3, #12]
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d786:	2300      	movs	r3, #0
 800d788:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d78c:	e01a      	b.n	800d7c4 <USBD_COMPOSITE_GetUsrStringDesc+0x64>
    {
      if (index == CDC_STR_DESC_IDX[i])
 800d78e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d792:	4a18      	ldr	r2, [pc, #96]	@ (800d7f4 <USBD_COMPOSITE_GetUsrStringDesc+0x94>)
 800d794:	5cd3      	ldrb	r3, [r2, r3]
 800d796:	7afa      	ldrb	r2, [r7, #11]
 800d798:	429a      	cmp	r2, r3
 800d79a:	d10e      	bne.n	800d7ba <USBD_COMPOSITE_GetUsrStringDesc+0x5a>
      {
        snprintf(str_buffer, sizeof(str_buffer), CDC_ACM_STR_DESC, i);
 800d79c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7a0:	f107 0014 	add.w	r0, r7, #20
 800d7a4:	4a14      	ldr	r2, [pc, #80]	@ (800d7f8 <USBD_COMPOSITE_GetUsrStringDesc+0x98>)
 800d7a6:	2110      	movs	r1, #16
 800d7a8:	f005 f8d2 	bl	8012950 <sniprintf>
        USBD_GetString((uint8_t *)str_buffer, USBD_StrDesc, length);
 800d7ac:	f107 0314 	add.w	r3, r7, #20
 800d7b0:	687a      	ldr	r2, [r7, #4]
 800d7b2:	4912      	ldr	r1, [pc, #72]	@ (800d7fc <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	f001 fcf6 	bl	800f1a6 <USBD_GetString>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d7ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7be:	3301      	adds	r3, #1
 800d7c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d7c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d0e0      	beq.n	800d78e <USBD_COMPOSITE_GetUsrStringDesc+0x2e>
    {
      USBD_GetString((uint8_t *)HID_KEYBOARD_STR_DESC, USBD_StrDesc, length);
    }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    if (index == CUSTOM_HID_STR_DESC_IDX)
 800d7cc:	4b0c      	ldr	r3, [pc, #48]	@ (800d800 <USBD_COMPOSITE_GetUsrStringDesc+0xa0>)
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	7afa      	ldrb	r2, [r7, #11]
 800d7d2:	429a      	cmp	r2, r3
 800d7d4:	d104      	bne.n	800d7e0 <USBD_COMPOSITE_GetUsrStringDesc+0x80>
    {
      USBD_GetString((uint8_t *)CUSTOM_HID_STR_DESC, USBD_StrDesc, length);
 800d7d6:	687a      	ldr	r2, [r7, #4]
 800d7d8:	4908      	ldr	r1, [pc, #32]	@ (800d7fc <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d7da:	480a      	ldr	r0, [pc, #40]	@ (800d804 <USBD_COMPOSITE_GetUsrStringDesc+0xa4>)
 800d7dc:	f001 fce3 	bl	800f1a6 <USBD_GetString>
    if (index == PRINTER_STR_DESC_IDX)
    {
      USBD_GetString((uint8_t *)PRNT_STR_DESC, USBD_StrDesc, length);
    }
#endif
    return USBD_StrDesc;
 800d7e0:	4b06      	ldr	r3, [pc, #24]	@ (800d7fc <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d7e2:	e000      	b.n	800d7e6 <USBD_COMPOSITE_GetUsrStringDesc+0x86>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    return NULL;
 800d7e4:	2300      	movs	r3, #0
  }
}
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	3728      	adds	r7, #40	@ 0x28
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
 800d7ee:	bf00      	nop
 800d7f0:	2000036c 	.word	0x2000036c
 800d7f4:	200050c8 	.word	0x200050c8
 800d7f8:	080137fc 	.word	0x080137fc
 800d7fc:	2000964c 	.word	0x2000964c
 800d800:	20009bb1 	.word	0x20009bb1
 800d804:	0801380c 	.word	0x0801380c

0800d808 <USBD_COMPOSITE_Mount_Class>:
#endif

void USBD_COMPOSITE_Mount_Class(void)
{
 800d808:	b590      	push	{r4, r7, lr}
 800d80a:	b089      	sub	sp, #36	@ 0x24
 800d80c:	af04      	add	r7, sp, #16
  uint16_t len = 0;
 800d80e:	2300      	movs	r3, #0
 800d810:	80bb      	strh	r3, [r7, #4]
  uint8_t *ptr = NULL;
 800d812:	2300      	movs	r3, #0
 800d814:	60fb      	str	r3, [r7, #12]

  uint8_t in_ep_track = 0x81;
 800d816:	2381      	movs	r3, #129	@ 0x81
 800d818:	72fb      	strb	r3, [r7, #11]
  uint8_t out_ep_track = 0x01;
 800d81a:	2301      	movs	r3, #1
 800d81c:	72bb      	strb	r3, [r7, #10]
  uint8_t interface_no_track = 0x00;
 800d81e:	2300      	movs	r3, #0
 800d820:	727b      	strb	r3, [r7, #9]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_HID_CUSTOM == 1)
  ptr = USBD_HID_CUSTOM.GetFSConfigDescriptor(&len);
 800d822:	4b74      	ldr	r3, [pc, #464]	@ (800d9f4 <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d826:	1d3a      	adds	r2, r7, #4
 800d828:	4610      	mov	r0, r2
 800d82a:	4798      	blx	r3
 800d82c:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d82e:	4b72      	ldr	r3, [pc, #456]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	7ab8      	ldrb	r0, [r7, #10]
 800d834:	7afa      	ldrb	r2, [r7, #11]
 800d836:	7a79      	ldrb	r1, [r7, #9]
 800d838:	9300      	str	r3, [sp, #0]
 800d83a:	4603      	mov	r3, r0
 800d83c:	68f8      	ldr	r0, [r7, #12]
 800d83e:	f002 f99b 	bl	800fb78 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	3309      	adds	r3, #9
 800d846:	88ba      	ldrh	r2, [r7, #4]
 800d848:	3a09      	subs	r2, #9
 800d84a:	4619      	mov	r1, r3
 800d84c:	486b      	ldr	r0, [pc, #428]	@ (800d9fc <USBD_COMPOSITE_Mount_Class+0x1f4>)
 800d84e:	f005 f90b 	bl	8012a68 <memcpy>

  ptr = USBD_HID_CUSTOM.GetHSConfigDescriptor(&len);
 800d852:	4b68      	ldr	r3, [pc, #416]	@ (800d9f4 <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d856:	1d3a      	adds	r2, r7, #4
 800d858:	4610      	mov	r0, r2
 800d85a:	4798      	blx	r3
 800d85c:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d85e:	4b66      	ldr	r3, [pc, #408]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d860:	781b      	ldrb	r3, [r3, #0]
 800d862:	7ab8      	ldrb	r0, [r7, #10]
 800d864:	7afa      	ldrb	r2, [r7, #11]
 800d866:	7a79      	ldrb	r1, [r7, #9]
 800d868:	9300      	str	r3, [sp, #0]
 800d86a:	4603      	mov	r3, r0
 800d86c:	68f8      	ldr	r0, [r7, #12]
 800d86e:	f002 f983 	bl	800fb78 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	3309      	adds	r3, #9
 800d876:	88ba      	ldrh	r2, [r7, #4]
 800d878:	3a09      	subs	r2, #9
 800d87a:	4619      	mov	r1, r3
 800d87c:	4860      	ldr	r0, [pc, #384]	@ (800da00 <USBD_COMPOSITE_Mount_Class+0x1f8>)
 800d87e:	f005 f8f3 	bl	8012a68 <memcpy>

  in_ep_track += 1;
 800d882:	7afb      	ldrb	r3, [r7, #11]
 800d884:	3301      	adds	r3, #1
 800d886:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1;
 800d888:	7abb      	ldrb	r3, [r7, #10]
 800d88a:	3301      	adds	r3, #1
 800d88c:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 1;
 800d88e:	7a7b      	ldrb	r3, [r7, #9]
 800d890:	3301      	adds	r3, #1
 800d892:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += 1;
 800d894:	4b58      	ldr	r3, [pc, #352]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d896:	781b      	ldrb	r3, [r3, #0]
 800d898:	3301      	adds	r3, #1
 800d89a:	b2da      	uxtb	r2, r3
 800d89c:	4b56      	ldr	r3, [pc, #344]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d89e:	701a      	strb	r2, [r3, #0]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_CDC_ACM == 1)
  ptr = USBD_CDC_ACM.GetFSConfigDescriptor(&len);
 800d8a0:	4b58      	ldr	r3, [pc, #352]	@ (800da04 <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8a4:	1d3a      	adds	r2, r7, #4
 800d8a6:	4610      	mov	r0, r2
 800d8a8:	4798      	blx	r3
 800d8aa:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d8ac:	7a7b      	ldrb	r3, [r7, #9]
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	b2d8      	uxtb	r0, r3
 800d8b2:	7afb      	ldrb	r3, [r7, #11]
 800d8b4:	3301      	adds	r3, #1
 800d8b6:	b2db      	uxtb	r3, r3
 800d8b8:	4a4f      	ldr	r2, [pc, #316]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d8ba:	7812      	ldrb	r2, [r2, #0]
 800d8bc:	7afc      	ldrb	r4, [r7, #11]
 800d8be:	7a79      	ldrb	r1, [r7, #9]
 800d8c0:	9202      	str	r2, [sp, #8]
 800d8c2:	7aba      	ldrb	r2, [r7, #10]
 800d8c4:	9201      	str	r2, [sp, #4]
 800d8c6:	9300      	str	r3, [sp, #0]
 800d8c8:	4623      	mov	r3, r4
 800d8ca:	4602      	mov	r2, r0
 800d8cc:	68f8      	ldr	r0, [r7, #12]
 800d8ce:	f7ff fb59 	bl	800cf84 <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	3309      	adds	r3, #9
 800d8d6:	88ba      	ldrh	r2, [r7, #4]
 800d8d8:	3a09      	subs	r2, #9
 800d8da:	4619      	mov	r1, r3
 800d8dc:	484a      	ldr	r0, [pc, #296]	@ (800da08 <USBD_COMPOSITE_Mount_Class+0x200>)
 800d8de:	f005 f8c3 	bl	8012a68 <memcpy>

  ptr = USBD_CDC_ACM.GetHSConfigDescriptor(&len);
 800d8e2:	4b48      	ldr	r3, [pc, #288]	@ (800da04 <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d8e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8e6:	1d3a      	adds	r2, r7, #4
 800d8e8:	4610      	mov	r0, r2
 800d8ea:	4798      	blx	r3
 800d8ec:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d8ee:	7a7b      	ldrb	r3, [r7, #9]
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	b2d8      	uxtb	r0, r3
 800d8f4:	7afb      	ldrb	r3, [r7, #11]
 800d8f6:	3301      	adds	r3, #1
 800d8f8:	b2db      	uxtb	r3, r3
 800d8fa:	4a3f      	ldr	r2, [pc, #252]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d8fc:	7812      	ldrb	r2, [r2, #0]
 800d8fe:	7afc      	ldrb	r4, [r7, #11]
 800d900:	7a79      	ldrb	r1, [r7, #9]
 800d902:	9202      	str	r2, [sp, #8]
 800d904:	7aba      	ldrb	r2, [r7, #10]
 800d906:	9201      	str	r2, [sp, #4]
 800d908:	9300      	str	r3, [sp, #0]
 800d90a:	4623      	mov	r3, r4
 800d90c:	4602      	mov	r2, r0
 800d90e:	68f8      	ldr	r0, [r7, #12]
 800d910:	f7ff fb38 	bl	800cf84 <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	3309      	adds	r3, #9
 800d918:	88ba      	ldrh	r2, [r7, #4]
 800d91a:	3a09      	subs	r2, #9
 800d91c:	4619      	mov	r1, r3
 800d91e:	483b      	ldr	r0, [pc, #236]	@ (800da0c <USBD_COMPOSITE_Mount_Class+0x204>)
 800d920:	f005 f8a2 	bl	8012a68 <memcpy>

  in_ep_track += 2 * USBD_CDC_ACM_COUNT;
 800d924:	7afb      	ldrb	r3, [r7, #11]
 800d926:	3302      	adds	r3, #2
 800d928:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1 * USBD_CDC_ACM_COUNT;
 800d92a:	7abb      	ldrb	r3, [r7, #10]
 800d92c:	3301      	adds	r3, #1
 800d92e:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 2 * USBD_CDC_ACM_COUNT;
 800d930:	7a7b      	ldrb	r3, [r7, #9]
 800d932:	3302      	adds	r3, #2
 800d934:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += USBD_CDC_ACM_COUNT;
 800d936:	4b30      	ldr	r3, [pc, #192]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d938:	781b      	ldrb	r3, [r3, #0]
 800d93a:	3301      	adds	r3, #1
 800d93c:	b2da      	uxtb	r2, r3
 800d93e:	4b2e      	ldr	r3, [pc, #184]	@ (800d9f8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d940:	701a      	strb	r2, [r3, #0]
#endif

  uint16_t CFG_SIZE = sizeof(USBD_COMPOSITE_CFG_DESC_t);
 800d942:	236b      	movs	r3, #107	@ 0x6b
 800d944:	80fb      	strh	r3, [r7, #6]
  ptr = USBD_COMPOSITE_HSCfgDesc.CONFIG_DESC;
 800d946:	4b32      	ldr	r3, [pc, #200]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x208>)
 800d948:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	2209      	movs	r2, #9
 800d94e:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	3301      	adds	r3, #1
 800d954:	2202      	movs	r2, #2
 800d956:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	3302      	adds	r3, #2
 800d95c:	88fa      	ldrh	r2, [r7, #6]
 800d95e:	b2d2      	uxtb	r2, r2
 800d960:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d962:	88fb      	ldrh	r3, [r7, #6]
 800d964:	0a1b      	lsrs	r3, r3, #8
 800d966:	b29a      	uxth	r2, r3
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	3303      	adds	r3, #3
 800d96c:	b2d2      	uxtb	r2, r2
 800d96e:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	3304      	adds	r3, #4
 800d974:	7a7a      	ldrb	r2, [r7, #9]
 800d976:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	3305      	adds	r3, #5
 800d97c:	2201      	movs	r2, #1
 800d97e:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	3306      	adds	r3, #6
 800d984:	2200      	movs	r2, #0
 800d986:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	3307      	adds	r3, #7
 800d98c:	22c0      	movs	r2, #192	@ 0xc0
 800d98e:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	3308      	adds	r3, #8
 800d994:	2232      	movs	r2, #50	@ 0x32
 800d996:	701a      	strb	r2, [r3, #0]

  ptr = USBD_COMPOSITE_FSCfgDesc.CONFIG_DESC;
 800d998:	4b1e      	ldr	r3, [pc, #120]	@ (800da14 <USBD_COMPOSITE_Mount_Class+0x20c>)
 800d99a:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	2209      	movs	r2, #9
 800d9a0:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	3301      	adds	r3, #1
 800d9a6:	2202      	movs	r2, #2
 800d9a8:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	3302      	adds	r3, #2
 800d9ae:	88fa      	ldrh	r2, [r7, #6]
 800d9b0:	b2d2      	uxtb	r2, r2
 800d9b2:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d9b4:	88fb      	ldrh	r3, [r7, #6]
 800d9b6:	0a1b      	lsrs	r3, r3, #8
 800d9b8:	b29a      	uxth	r2, r3
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	3303      	adds	r3, #3
 800d9be:	b2d2      	uxtb	r2, r2
 800d9c0:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	3304      	adds	r3, #4
 800d9c6:	7a7a      	ldrb	r2, [r7, #9]
 800d9c8:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	3305      	adds	r3, #5
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	3306      	adds	r3, #6
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	3307      	adds	r3, #7
 800d9de:	22c0      	movs	r2, #192	@ 0xc0
 800d9e0:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	3308      	adds	r3, #8
 800d9e6:	2232      	movs	r2, #50	@ 0x32
 800d9e8:	701a      	strb	r2, [r3, #0]

  (void)out_ep_track;
  (void)in_ep_track;
}
 800d9ea:	bf00      	nop
 800d9ec:	3714      	adds	r7, #20
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd90      	pop	{r4, r7, pc}
 800d9f2:	bf00      	nop
 800d9f4:	200003cc 	.word	0x200003cc
 800d9f8:	2000036c 	.word	0x2000036c
 800d9fc:	2000957d 	.word	0x2000957d
 800da00:	200095e9 	.word	0x200095e9
 800da04:	20000248 	.word	0x20000248
 800da08:	2000959d 	.word	0x2000959d
 800da0c:	20009609 	.word	0x20009609
 800da10:	200095e0 	.word	0x200095e0
 800da14:	20009574 	.word	0x20009574

0800da18 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  USBD_COMPOSITE_Mount_Class();
 800da1c:	f7ff fef4 	bl	800d808 <USBD_COMPOSITE_Mount_Class>
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_HS) != USBD_OK)
  {
    Error_Handler();
  }
#else
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_FS) != USBD_OK)
 800da20:	2200      	movs	r2, #0
 800da22:	4917      	ldr	r1, [pc, #92]	@ (800da80 <MX_USB_DEVICE_Init+0x68>)
 800da24:	4817      	ldr	r0, [pc, #92]	@ (800da84 <MX_USB_DEVICE_Init+0x6c>)
 800da26:	f000 fb15 	bl	800e054 <USBD_Init>
 800da2a:	4603      	mov	r3, r0
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d001      	beq.n	800da34 <MX_USB_DEVICE_Init+0x1c>
  {
    Error_Handler();
 800da30:	f7f3 fcac 	bl	800138c <Error_Handler>
  }
#endif
  if (USBD_RegisterClass(&hUsbDevice, &USBD_COMPOSITE) != USBD_OK)
 800da34:	4914      	ldr	r1, [pc, #80]	@ (800da88 <MX_USB_DEVICE_Init+0x70>)
 800da36:	4813      	ldr	r0, [pc, #76]	@ (800da84 <MX_USB_DEVICE_Init+0x6c>)
 800da38:	f000 fb38 	bl	800e0ac <USBD_RegisterClass>
 800da3c:	4603      	mov	r3, r0
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d001      	beq.n	800da46 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800da42:	f7f3 fca3 	bl	800138c <Error_Handler>
  }
#if (USBD_USE_CDC_ACM == 1)
  if (USBD_CDC_ACM_RegisterInterface(&hUsbDevice, &USBD_CDC_ACM_fops) != USBD_OK)
 800da46:	4911      	ldr	r1, [pc, #68]	@ (800da8c <MX_USB_DEVICE_Init+0x74>)
 800da48:	480e      	ldr	r0, [pc, #56]	@ (800da84 <MX_USB_DEVICE_Init+0x6c>)
 800da4a:	f7ff f9cd 	bl	800cde8 <USBD_CDC_ACM_RegisterInterface>
 800da4e:	4603      	mov	r3, r0
 800da50:	2b00      	cmp	r3, #0
 800da52:	d001      	beq.n	800da58 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800da54:	f7f3 fc9a 	bl	800138c <Error_Handler>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDevice, &USBD_CustomHID_fops) != USBD_OK)
 800da58:	490d      	ldr	r1, [pc, #52]	@ (800da90 <MX_USB_DEVICE_Init+0x78>)
 800da5a:	480a      	ldr	r0, [pc, #40]	@ (800da84 <MX_USB_DEVICE_Init+0x6c>)
 800da5c:	f002 f876 	bl	800fb4c <USBD_CUSTOM_HID_RegisterInterface>
 800da60:	4603      	mov	r3, r0
 800da62:	2b00      	cmp	r3, #0
 800da64:	d001      	beq.n	800da6a <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
 800da66:	f7f3 fc91 	bl	800138c <Error_Handler>
  if (USBD_PRNT_RegisterInterface(&hUsbDevice, &USBD_PRNT_fops) != USBD_OK)
  {
    Error_Handler();
  }
#endif
  if (USBD_Start(&hUsbDevice) != USBD_OK)
 800da6a:	4806      	ldr	r0, [pc, #24]	@ (800da84 <MX_USB_DEVICE_Init+0x6c>)
 800da6c:	f000 fb5c 	bl	800e128 <USBD_Start>
 800da70:	4603      	mov	r3, r0
 800da72:	2b00      	cmp	r3, #0
 800da74:	d001      	beq.n	800da7a <MX_USB_DEVICE_Init+0x62>
  {
    Error_Handler();
 800da76:	f7f3 fc89 	bl	800138c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800da7a:	bf00      	nop
 800da7c:	bd80      	pop	{r7, pc}
 800da7e:	bf00      	nop
 800da80:	2000037c 	.word	0x2000037c
 800da84:	2000968c 	.word	0x2000968c
 800da88:	20000330 	.word	0x20000330
 800da8c:	2000031c 	.word	0x2000031c
 800da90:	20000508 	.word	0x20000508

0800da94 <HAL_PCDEx_SetTxFiFoInBytes>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 1 */
#if(!STM32F1_DEVICE)
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b082      	sub	sp, #8
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
 800da9c:	460b      	mov	r3, r1
 800da9e:	70fb      	strb	r3, [r7, #3]
 800daa0:	4613      	mov	r3, r2
 800daa2:	803b      	strh	r3, [r7, #0]
	return HAL_PCDEx_SetTxFiFo(hpcd, fifo, (size/4));
 800daa4:	883b      	ldrh	r3, [r7, #0]
 800daa6:	089b      	lsrs	r3, r3, #2
 800daa8:	b29a      	uxth	r2, r3
 800daaa:	78fb      	ldrb	r3, [r7, #3]
 800daac:	4619      	mov	r1, r3
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f7f9 f8b0 	bl	8006c14 <HAL_PCDEx_SetTxFiFo>
 800dab4:	4603      	mov	r3, r0
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3708      	adds	r7, #8
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}

0800dabe <HAL_PCDEx_SetRxFiFoInBytes>:

HAL_StatusTypeDef HAL_PCDEx_SetRxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800dabe:	b580      	push	{r7, lr}
 800dac0:	b082      	sub	sp, #8
 800dac2:	af00      	add	r7, sp, #0
 800dac4:	6078      	str	r0, [r7, #4]
 800dac6:	460b      	mov	r3, r1
 800dac8:	807b      	strh	r3, [r7, #2]
	return HAL_PCDEx_SetRxFiFo(hpcd, (size/4));
 800daca:	887b      	ldrh	r3, [r7, #2]
 800dacc:	089b      	lsrs	r3, r3, #2
 800dace:	b29b      	uxth	r3, r3
 800dad0:	4619      	mov	r1, r3
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f7f9 f8e5 	bl	8006ca2 <HAL_PCDEx_SetRxFiFo>
 800dad8:	4603      	mov	r3, r0
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3708      	adds	r7, #8
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}

0800dae2 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dae2:	b580      	push	{r7, lr}
 800dae4:	b082      	sub	sp, #8
 800dae6:	af00      	add	r7, sp, #0
 800dae8:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef *)hpcd->pData, (uint8_t *)hpcd->Setup);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800daf6:	4619      	mov	r1, r3
 800daf8:	4610      	mov	r0, r2
 800dafa:	f000 fb60 	bl	800e1be <USBD_LL_SetupStage>
}
 800dafe:	bf00      	nop
 800db00:	3708      	adds	r7, #8
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}

0800db06 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db06:	b580      	push	{r7, lr}
 800db08:	b082      	sub	sp, #8
 800db0a:	af00      	add	r7, sp, #0
 800db0c:	6078      	str	r0, [r7, #4]
 800db0e:	460b      	mov	r3, r1
 800db10:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800db18:	78fa      	ldrb	r2, [r7, #3]
 800db1a:	6879      	ldr	r1, [r7, #4]
 800db1c:	4613      	mov	r3, r2
 800db1e:	00db      	lsls	r3, r3, #3
 800db20:	4413      	add	r3, r2
 800db22:	009b      	lsls	r3, r3, #2
 800db24:	440b      	add	r3, r1
 800db26:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800db2a:	681a      	ldr	r2, [r3, #0]
 800db2c:	78fb      	ldrb	r3, [r7, #3]
 800db2e:	4619      	mov	r1, r3
 800db30:	f000 fb9a 	bl	800e268 <USBD_LL_DataOutStage>
}
 800db34:	bf00      	nop
 800db36:	3708      	adds	r7, #8
 800db38:	46bd      	mov	sp, r7
 800db3a:	bd80      	pop	{r7, pc}

0800db3c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b082      	sub	sp, #8
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
 800db44:	460b      	mov	r3, r1
 800db46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800db4e:	78fa      	ldrb	r2, [r7, #3]
 800db50:	6879      	ldr	r1, [r7, #4]
 800db52:	4613      	mov	r3, r2
 800db54:	00db      	lsls	r3, r3, #3
 800db56:	4413      	add	r3, r2
 800db58:	009b      	lsls	r3, r3, #2
 800db5a:	440b      	add	r3, r1
 800db5c:	334c      	adds	r3, #76	@ 0x4c
 800db5e:	681a      	ldr	r2, [r3, #0]
 800db60:	78fb      	ldrb	r3, [r7, #3]
 800db62:	4619      	mov	r1, r3
 800db64:	f000 fbe3 	bl	800e32e <USBD_LL_DataInStage>
}
 800db68:	bf00      	nop
 800db6a:	3708      	adds	r7, #8
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b082      	sub	sp, #8
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef *)hpcd->pData);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db7e:	4618      	mov	r0, r3
 800db80:	f000 fcf2 	bl	800e568 <USBD_LL_SOF>
}
 800db84:	bf00      	nop
 800db86:	3708      	adds	r7, #8
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}

0800db8c <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b084      	sub	sp, #16
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800db94:	2301      	movs	r3, #1
 800db96:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_FULL)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	68db      	ldr	r3, [r3, #12]
 800db9c:	2b02      	cmp	r3, #2
 800db9e:	d102      	bne.n	800dba6 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_FULL; 
 800dba0:	2301      	movs	r3, #1
 800dba2:	73fb      	strb	r3, [r7, #15]
 800dba4:	e008      	b.n	800dbb8 <HAL_PCD_ResetCallback+0x2c>
  }
  #if(!STM32F1_DEVICE)
  else if (hpcd->Init.speed == PCD_SPEED_HIGH)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	68db      	ldr	r3, [r3, #12]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d102      	bne.n	800dbb4 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_HIGH;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	73fb      	strb	r3, [r7, #15]
 800dbb2:	e001      	b.n	800dbb8 <HAL_PCD_ResetCallback+0x2c>
  }
  #endif
  else
  {
    Error_Handler();
 800dbb4:	f7f3 fbea 	bl	800138c <Error_Handler>
  }
  /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef *)hpcd->pData, speed);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dbbe:	7bfa      	ldrb	r2, [r7, #15]
 800dbc0:	4611      	mov	r1, r2
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f000 fc92 	bl	800e4ec <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef *)hpcd->pData);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f000 fc43 	bl	800e45a <USBD_LL_Reset>
}
 800dbd4:	bf00      	nop
 800dbd6:	3710      	adds	r7, #16
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}

0800dbdc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b082      	sub	sp, #8
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef *)hpcd->pData);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dbea:	4618      	mov	r0, r3
 800dbec:	f000 fc8e 	bl	800e50c <USBD_LL_Suspend>
#if (!STM32F1_DEVICE)
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	687a      	ldr	r2, [r7, #4]
 800dbfc:	6812      	ldr	r2, [r2, #0]
 800dbfe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dc02:	f043 0301 	orr.w	r3, r3, #1
 800dc06:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	6a1b      	ldr	r3, [r3, #32]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d005      	beq.n	800dc1c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dc10:	4b04      	ldr	r3, [pc, #16]	@ (800dc24 <HAL_PCD_SuspendCallback+0x48>)
 800dc12:	691b      	ldr	r3, [r3, #16]
 800dc14:	4a03      	ldr	r2, [pc, #12]	@ (800dc24 <HAL_PCD_SuspendCallback+0x48>)
 800dc16:	f043 0306 	orr.w	r3, r3, #6
 800dc1a:	6113      	str	r3, [r2, #16]
  }
#endif
  /* USER CODE END 2 */
}
 800dc1c:	bf00      	nop
 800dc1e:	3708      	adds	r7, #8
 800dc20:	46bd      	mov	sp, r7
 800dc22:	bd80      	pop	{r7, pc}
 800dc24:	e000ed00 	.word	0xe000ed00

0800dc28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b082      	sub	sp, #8
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef *)hpcd->pData);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc36:	4618      	mov	r0, r3
 800dc38:	f000 fc7e 	bl	800e538 <USBD_LL_Resume>
}
 800dc3c:	bf00      	nop
 800dc3e:	3708      	adds	r7, #8
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b082      	sub	sp, #8
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	460b      	mov	r3, r1
 800dc4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc56:	78fa      	ldrb	r2, [r7, #3]
 800dc58:	4611      	mov	r1, r2
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f000 fccc 	bl	800e5f8 <USBD_LL_IsoOUTIncomplete>
}
 800dc60:	bf00      	nop
 800dc62:	3708      	adds	r7, #8
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}

0800dc68 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b082      	sub	sp, #8
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
 800dc70:	460b      	mov	r3, r1
 800dc72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc7a:	78fa      	ldrb	r2, [r7, #3]
 800dc7c:	4611      	mov	r1, r2
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f000 fc94 	bl	800e5ac <USBD_LL_IsoINIncomplete>
}
 800dc84:	bf00      	nop
 800dc86:	3708      	adds	r7, #8
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	bd80      	pop	{r7, pc}

0800dc8c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b082      	sub	sp, #8
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef *)hpcd->pData);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f000 fcd2 	bl	800e644 <USBD_LL_DevConnected>
}
 800dca0:	bf00      	nop
 800dca2:	3708      	adds	r7, #8
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}

0800dca8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b082      	sub	sp, #8
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef *)hpcd->pData);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f000 fccf 	bl	800e65a <USBD_LL_DevDisconnected>
}
 800dcbc:	bf00      	nop
 800dcbe:	3708      	adds	r7, #8
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	bd80      	pop	{r7, pc}

0800dcc4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b084      	sub	sp, #16
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
#else
  /**FULL SPEED USB */
#if (STM32F1_DEVICE) /** for STM32F1 or similar */
  hpcd_USB_OTG_PTR = &hpcd_USB_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
#else
  hpcd_USB_OTG_PTR = &hpcd_USB_OTG_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
 800dccc:	4b27      	ldr	r3, [pc, #156]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dcce:	4a28      	ldr	r2, [pc, #160]	@ (800dd70 <USBD_LL_Init+0xac>)
 800dcd0:	601a      	str	r2, [r3, #0]
#endif

  if (pdev->id == DEVICE_FS)
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	781b      	ldrb	r3, [r3, #0]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d143      	bne.n	800dd62 <USBD_LL_Init+0x9e>
  {
    /* Link the driver to the stack. */
    hpcd_USB_OTG_PTR->pData = pdev;
 800dcda:	4b24      	ldr	r3, [pc, #144]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	687a      	ldr	r2, [r7, #4]
 800dce0:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    pdev->pData = hpcd_USB_OTG_PTR;
 800dce4:	4b21      	ldr	r3, [pc, #132]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dce6:	681a      	ldr	r2, [r3, #0]
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
      pma_track += 8;
    }
#endif
#else /** if HAL_PCDEx_SetRxFiFo() is used by HAL driver */

    HAL_PCDEx_SetRxFiFoInBytes(hpcd_USB_OTG_PTR, 512); // ALL OUT EP Buffer
 800dcee:	4b1f      	ldr	r3, [pc, #124]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f7ff fee1 	bl	800dabe <HAL_PCDEx_SetRxFiFoInBytes>

    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, 0, 64); // EP0 IN
 800dcfc:	4b1b      	ldr	r3, [pc, #108]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2240      	movs	r2, #64	@ 0x40
 800dd02:	2100      	movs	r1, #0
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7ff fec5 	bl	800da94 <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (HID_KEYBOARD_IN_EP & 0x7F), 64);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CUSTOM_HID_IN_EP & 0x7F), 64);
 800dd0a:	4b18      	ldr	r3, [pc, #96]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dd0c:	6818      	ldr	r0, [r3, #0]
 800dd0e:	4b19      	ldr	r3, [pc, #100]	@ (800dd74 <USBD_LL_Init+0xb0>)
 800dd10:	781b      	ldrb	r3, [r3, #0]
 800dd12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd16:	b2db      	uxtb	r3, r3
 800dd18:	2240      	movs	r2, #64	@ 0x40
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	f7ff feba 	bl	800da94 <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_PRNTR == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (PRNT_IN_EP & 0x7F), 128);
#endif
#if (USBD_USE_CDC_ACM == 1)
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800dd20:	2300      	movs	r3, #0
 800dd22:	73fb      	strb	r3, [r7, #15]
 800dd24:	e01a      	b.n	800dd5c <USBD_LL_Init+0x98>
    {
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_IN_EP[i] & 0x7F), 128);
 800dd26:	4b11      	ldr	r3, [pc, #68]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dd28:	6818      	ldr	r0, [r3, #0]
 800dd2a:	7bfb      	ldrb	r3, [r7, #15]
 800dd2c:	4a12      	ldr	r2, [pc, #72]	@ (800dd78 <USBD_LL_Init+0xb4>)
 800dd2e:	5cd3      	ldrb	r3, [r2, r3]
 800dd30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd34:	b2db      	uxtb	r3, r3
 800dd36:	2280      	movs	r2, #128	@ 0x80
 800dd38:	4619      	mov	r1, r3
 800dd3a:	f7ff feab 	bl	800da94 <HAL_PCDEx_SetTxFiFoInBytes>
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_CMD_EP[i] & 0x7F), 64);
 800dd3e:	4b0b      	ldr	r3, [pc, #44]	@ (800dd6c <USBD_LL_Init+0xa8>)
 800dd40:	6818      	ldr	r0, [r3, #0]
 800dd42:	7bfb      	ldrb	r3, [r7, #15]
 800dd44:	4a0d      	ldr	r2, [pc, #52]	@ (800dd7c <USBD_LL_Init+0xb8>)
 800dd46:	5cd3      	ldrb	r3, [r2, r3]
 800dd48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd4c:	b2db      	uxtb	r3, r3
 800dd4e:	2240      	movs	r2, #64	@ 0x40
 800dd50:	4619      	mov	r1, r3
 800dd52:	f7ff fe9f 	bl	800da94 <HAL_PCDEx_SetTxFiFoInBytes>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800dd56:	7bfb      	ldrb	r3, [r7, #15]
 800dd58:	3301      	adds	r3, #1
 800dd5a:	73fb      	strb	r3, [r7, #15]
 800dd5c:	7bfb      	ldrb	r3, [r7, #15]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d0e1      	beq.n	800dd26 <USBD_LL_Init+0x62>
  HAL_PCD_RegisterDataOutStageCallback(hpcd_USB_OTG_PTR, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(hpcd_USB_OTG_PTR, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  return USBD_OK;
 800dd62:	2300      	movs	r3, #0
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3710      	adds	r7, #16
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}
 800dd6c:	200099a8 	.word	0x200099a8
 800dd70:	20004aac 	.word	0x20004aac
 800dd74:	200003ca 	.word	0x200003ca
 800dd78:	200050b4 	.word	0x200050b4
 800dd7c:	200050bc 	.word	0x200050bc

0800dd80 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b084      	sub	sp, #16
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dd96:	4618      	mov	r0, r3
 800dd98:	f7f7 fe40 	bl	8005a1c <HAL_PCD_Start>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dda0:	7bfb      	ldrb	r3, [r7, #15]
 800dda2:	4618      	mov	r0, r3
 800dda4:	f000 f92a 	bl	800dffc <USBD_Get_USB_Status>
 800dda8:	4603      	mov	r3, r0
 800ddaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ddac:	7bbb      	ldrb	r3, [r7, #14]
}
 800ddae:	4618      	mov	r0, r3
 800ddb0:	3710      	adds	r7, #16
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}

0800ddb6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ddb6:	b580      	push	{r7, lr}
 800ddb8:	b084      	sub	sp, #16
 800ddba:	af00      	add	r7, sp, #0
 800ddbc:	6078      	str	r0, [r7, #4]
 800ddbe:	4608      	mov	r0, r1
 800ddc0:	4611      	mov	r1, r2
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	70fb      	strb	r3, [r7, #3]
 800ddc8:	460b      	mov	r3, r1
 800ddca:	70bb      	strb	r3, [r7, #2]
 800ddcc:	4613      	mov	r3, r2
 800ddce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800ddde:	78bb      	ldrb	r3, [r7, #2]
 800dde0:	883a      	ldrh	r2, [r7, #0]
 800dde2:	78f9      	ldrb	r1, [r7, #3]
 800dde4:	f7f8 fb11 	bl	800640a <HAL_PCD_EP_Open>
 800dde8:	4603      	mov	r3, r0
 800ddea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800ddec:	7bfb      	ldrb	r3, [r7, #15]
 800ddee:	4618      	mov	r0, r3
 800ddf0:	f000 f904 	bl	800dffc <USBD_Get_USB_Status>
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ddf8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3710      	adds	r7, #16
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}

0800de02 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de02:	b580      	push	{r7, lr}
 800de04:	b084      	sub	sp, #16
 800de06:	af00      	add	r7, sp, #0
 800de08:	6078      	str	r0, [r7, #4]
 800de0a:	460b      	mov	r3, r1
 800de0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de0e:	2300      	movs	r3, #0
 800de10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de12:	2300      	movs	r3, #0
 800de14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800de1c:	78fa      	ldrb	r2, [r7, #3]
 800de1e:	4611      	mov	r1, r2
 800de20:	4618      	mov	r0, r3
 800de22:	f7f8 fb5a 	bl	80064da <HAL_PCD_EP_Close>
 800de26:	4603      	mov	r3, r0
 800de28:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de2a:	7bfb      	ldrb	r3, [r7, #15]
 800de2c:	4618      	mov	r0, r3
 800de2e:	f000 f8e5 	bl	800dffc <USBD_Get_USB_Status>
 800de32:	4603      	mov	r3, r0
 800de34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de36:	7bbb      	ldrb	r3, [r7, #14]
}
 800de38:	4618      	mov	r0, r3
 800de3a:	3710      	adds	r7, #16
 800de3c:	46bd      	mov	sp, r7
 800de3e:	bd80      	pop	{r7, pc}

0800de40 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
 800de48:	460b      	mov	r3, r1
 800de4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de4c:	2300      	movs	r3, #0
 800de4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de50:	2300      	movs	r3, #0
 800de52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800de5a:	78fa      	ldrb	r2, [r7, #3]
 800de5c:	4611      	mov	r1, r2
 800de5e:	4618      	mov	r0, r3
 800de60:	f7f8 fc32 	bl	80066c8 <HAL_PCD_EP_SetStall>
 800de64:	4603      	mov	r3, r0
 800de66:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de68:	7bfb      	ldrb	r3, [r7, #15]
 800de6a:	4618      	mov	r0, r3
 800de6c:	f000 f8c6 	bl	800dffc <USBD_Get_USB_Status>
 800de70:	4603      	mov	r3, r0
 800de72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de74:	7bbb      	ldrb	r3, [r7, #14]
}
 800de76:	4618      	mov	r0, r3
 800de78:	3710      	adds	r7, #16
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}

0800de7e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de7e:	b580      	push	{r7, lr}
 800de80:	b084      	sub	sp, #16
 800de82:	af00      	add	r7, sp, #0
 800de84:	6078      	str	r0, [r7, #4]
 800de86:	460b      	mov	r3, r1
 800de88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de8a:	2300      	movs	r3, #0
 800de8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de8e:	2300      	movs	r3, #0
 800de90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800de98:	78fa      	ldrb	r2, [r7, #3]
 800de9a:	4611      	mov	r1, r2
 800de9c:	4618      	mov	r0, r3
 800de9e:	f7f8 fc77 	bl	8006790 <HAL_PCD_EP_ClrStall>
 800dea2:	4603      	mov	r3, r0
 800dea4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dea6:	7bfb      	ldrb	r3, [r7, #15]
 800dea8:	4618      	mov	r0, r3
 800deaa:	f000 f8a7 	bl	800dffc <USBD_Get_USB_Status>
 800deae:	4603      	mov	r3, r0
 800deb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800deb2:	7bbb      	ldrb	r3, [r7, #14]
}
 800deb4:	4618      	mov	r0, r3
 800deb6:	3710      	adds	r7, #16
 800deb8:	46bd      	mov	sp, r7
 800deba:	bd80      	pop	{r7, pc}

0800debc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800debc:	b480      	push	{r7}
 800debe:	b085      	sub	sp, #20
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
 800dec4:	460b      	mov	r3, r1
 800dec6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dece:	60fb      	str	r3, [r7, #12]

  if ((ep_addr & 0x80) == 0x80)
 800ded0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	da0b      	bge.n	800def0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ded8:	78fb      	ldrb	r3, [r7, #3]
 800deda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dede:	68f9      	ldr	r1, [r7, #12]
 800dee0:	4613      	mov	r3, r2
 800dee2:	00db      	lsls	r3, r3, #3
 800dee4:	4413      	add	r3, r2
 800dee6:	009b      	lsls	r3, r3, #2
 800dee8:	440b      	add	r3, r1
 800deea:	333e      	adds	r3, #62	@ 0x3e
 800deec:	781b      	ldrb	r3, [r3, #0]
 800deee:	e00b      	b.n	800df08 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800def0:	78fb      	ldrb	r3, [r7, #3]
 800def2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800def6:	68f9      	ldr	r1, [r7, #12]
 800def8:	4613      	mov	r3, r2
 800defa:	00db      	lsls	r3, r3, #3
 800defc:	4413      	add	r3, r2
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	440b      	add	r3, r1
 800df02:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800df06:	781b      	ldrb	r3, [r3, #0]
  }
}
 800df08:	4618      	mov	r0, r3
 800df0a:	3714      	adds	r7, #20
 800df0c:	46bd      	mov	sp, r7
 800df0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df12:	4770      	bx	lr

0800df14 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b084      	sub	sp, #16
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
 800df1c:	460b      	mov	r3, r1
 800df1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df20:	2300      	movs	r3, #0
 800df22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df24:	2300      	movs	r3, #0
 800df26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800df2e:	78fa      	ldrb	r2, [r7, #3]
 800df30:	4611      	mov	r1, r2
 800df32:	4618      	mov	r0, r3
 800df34:	f7f8 fa44 	bl	80063c0 <HAL_PCD_SetAddress>
 800df38:	4603      	mov	r3, r0
 800df3a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800df3c:	7bfb      	ldrb	r3, [r7, #15]
 800df3e:	4618      	mov	r0, r3
 800df40:	f000 f85c 	bl	800dffc <USBD_Get_USB_Status>
 800df44:	4603      	mov	r3, r0
 800df46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df48:	7bbb      	ldrb	r3, [r7, #14]
}
 800df4a:	4618      	mov	r0, r3
 800df4c:	3710      	adds	r7, #16
 800df4e:	46bd      	mov	sp, r7
 800df50:	bd80      	pop	{r7, pc}

0800df52 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800df52:	b580      	push	{r7, lr}
 800df54:	b086      	sub	sp, #24
 800df56:	af00      	add	r7, sp, #0
 800df58:	60f8      	str	r0, [r7, #12]
 800df5a:	607a      	str	r2, [r7, #4]
 800df5c:	603b      	str	r3, [r7, #0]
 800df5e:	460b      	mov	r3, r1
 800df60:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df62:	2300      	movs	r3, #0
 800df64:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df66:	2300      	movs	r3, #0
 800df68:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800df70:	7af9      	ldrb	r1, [r7, #11]
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	687a      	ldr	r2, [r7, #4]
 800df76:	f7f8 fb5d 	bl	8006634 <HAL_PCD_EP_Transmit>
 800df7a:	4603      	mov	r3, r0
 800df7c:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800df7e:	7dfb      	ldrb	r3, [r7, #23]
 800df80:	4618      	mov	r0, r3
 800df82:	f000 f83b 	bl	800dffc <USBD_Get_USB_Status>
 800df86:	4603      	mov	r3, r0
 800df88:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800df8a:	7dbb      	ldrb	r3, [r7, #22]
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3718      	adds	r7, #24
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}

0800df94 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b086      	sub	sp, #24
 800df98:	af00      	add	r7, sp, #0
 800df9a:	60f8      	str	r0, [r7, #12]
 800df9c:	607a      	str	r2, [r7, #4]
 800df9e:	603b      	str	r3, [r7, #0]
 800dfa0:	460b      	mov	r3, r1
 800dfa2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800dfb2:	7af9      	ldrb	r1, [r7, #11]
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	687a      	ldr	r2, [r7, #4]
 800dfb8:	f7f8 fad9 	bl	800656e <HAL_PCD_EP_Receive>
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dfc0:	7dfb      	ldrb	r3, [r7, #23]
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	f000 f81a 	bl	800dffc <USBD_Get_USB_Status>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dfcc:	7dbb      	ldrb	r3, [r7, #22]
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3718      	adds	r7, #24
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}

0800dfd6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dfd6:	b580      	push	{r7, lr}
 800dfd8:	b082      	sub	sp, #8
 800dfda:	af00      	add	r7, sp, #0
 800dfdc:	6078      	str	r0, [r7, #4]
 800dfde:	460b      	mov	r3, r1
 800dfe0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef *)pdev->pData, ep_addr);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dfe8:	78fa      	ldrb	r2, [r7, #3]
 800dfea:	4611      	mov	r1, r2
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7f8 fb09 	bl	8006604 <HAL_PCD_EP_GetRxCount>
 800dff2:	4603      	mov	r3, r0
}
 800dff4:	4618      	mov	r0, r3
 800dff6:	3708      	adds	r7, #8
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}

0800dffc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dffc:	b480      	push	{r7}
 800dffe:	b085      	sub	sp, #20
 800e000:	af00      	add	r7, sp, #0
 800e002:	4603      	mov	r3, r0
 800e004:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e006:	2300      	movs	r3, #0
 800e008:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e00a:	79fb      	ldrb	r3, [r7, #7]
 800e00c:	2b03      	cmp	r3, #3
 800e00e:	d817      	bhi.n	800e040 <USBD_Get_USB_Status+0x44>
 800e010:	a201      	add	r2, pc, #4	@ (adr r2, 800e018 <USBD_Get_USB_Status+0x1c>)
 800e012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e016:	bf00      	nop
 800e018:	0800e029 	.word	0x0800e029
 800e01c:	0800e02f 	.word	0x0800e02f
 800e020:	0800e035 	.word	0x0800e035
 800e024:	0800e03b 	.word	0x0800e03b
  {
  case HAL_OK:
    usb_status = USBD_OK;
 800e028:	2300      	movs	r3, #0
 800e02a:	73fb      	strb	r3, [r7, #15]
    break;
 800e02c:	e00b      	b.n	800e046 <USBD_Get_USB_Status+0x4a>
  case HAL_ERROR:
    usb_status = USBD_FAIL;
 800e02e:	2303      	movs	r3, #3
 800e030:	73fb      	strb	r3, [r7, #15]
    break;
 800e032:	e008      	b.n	800e046 <USBD_Get_USB_Status+0x4a>
  case HAL_BUSY:
    usb_status = USBD_BUSY;
 800e034:	2301      	movs	r3, #1
 800e036:	73fb      	strb	r3, [r7, #15]
    break;
 800e038:	e005      	b.n	800e046 <USBD_Get_USB_Status+0x4a>
  case HAL_TIMEOUT:
    usb_status = USBD_FAIL;
 800e03a:	2303      	movs	r3, #3
 800e03c:	73fb      	strb	r3, [r7, #15]
    break;
 800e03e:	e002      	b.n	800e046 <USBD_Get_USB_Status+0x4a>
  default:
    usb_status = USBD_FAIL;
 800e040:	2303      	movs	r3, #3
 800e042:	73fb      	strb	r3, [r7, #15]
    break;
 800e044:	bf00      	nop
  }
  return usb_status;
 800e046:	7bfb      	ldrb	r3, [r7, #15]
}
 800e048:	4618      	mov	r0, r3
 800e04a:	3714      	adds	r7, #20
 800e04c:	46bd      	mov	sp, r7
 800e04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e052:	4770      	bx	lr

0800e054 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b086      	sub	sp, #24
 800e058:	af00      	add	r7, sp, #0
 800e05a:	60f8      	str	r0, [r7, #12]
 800e05c:	60b9      	str	r1, [r7, #8]
 800e05e:	4613      	mov	r3, r2
 800e060:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d101      	bne.n	800e06c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e068:	2303      	movs	r3, #3
 800e06a:	e01b      	b.n	800e0a4 <USBD_Init+0x50>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	2200      	movs	r2, #0
 800e070:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pConfDesc = NULL;
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	2200      	movs	r2, #0
 800e078:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d003      	beq.n	800e08a <USBD_Init+0x36>
  {
    pdev->pDesc = pdesc;
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	68ba      	ldr	r2, [r7, #8]
 800e086:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2201      	movs	r2, #1
 800e08e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	79fa      	ldrb	r2, [r7, #7]
 800e096:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e098:	68f8      	ldr	r0, [r7, #12]
 800e09a:	f7ff fe13 	bl	800dcc4 <USBD_LL_Init>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e0a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	3718      	adds	r7, #24
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	bd80      	pop	{r7, pc}

0800e0ac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b084      	sub	sp, #16
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
 800e0b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d101      	bne.n	800e0c4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e0c0:	2303      	movs	r3, #3
 800e0c2:	e02d      	b.n	800e120 <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	683a      	ldr	r2, [r7, #0]
 800e0c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Get Device Configuration Descriptor */
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	7c1b      	ldrb	r3, [r3, #16]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d112      	bne.n	800e0fa <USBD_RegisterClass+0x4e>
  {
	  if (pdev->pClass->GetHSConfigDescriptor != NULL)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d01e      	beq.n	800e11e <USBD_RegisterClass+0x72>
	  {
		  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0e8:	f107 020e 	add.w	r2, r7, #14
 800e0ec:	4610      	mov	r0, r2
 800e0ee:	4798      	blx	r3
 800e0f0:	4602      	mov	r2, r0
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 800e0f8:	e011      	b.n	800e11e <USBD_RegisterClass+0x72>
	  }
  }
  else if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e102:	2b00      	cmp	r3, #0
 800e104:	d00b      	beq.n	800e11e <USBD_RegisterClass+0x72>
  {
	  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e10e:	f107 020e 	add.w	r2, r7, #14
 800e112:	4610      	mov	r0, r2
 800e114:	4798      	blx	r3
 800e116:	4602      	mov	r2, r0
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
  }

  return USBD_OK;
 800e11e:	2300      	movs	r3, #0
}
 800e120:	4618      	mov	r0, r3
 800e122:	3710      	adds	r7, #16
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}

0800e128 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b082      	sub	sp, #8
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f7ff fe25 	bl	800dd80 <USBD_LL_Start>
 800e136:	4603      	mov	r3, r0
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3708      	adds	r7, #8
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bd80      	pop	{r7, pc}

0800e140 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e140:	b480      	push	{r7}
 800e142:	b083      	sub	sp, #12
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e148:	2300      	movs	r3, #0
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	370c      	adds	r7, #12
 800e14e:	46bd      	mov	sp, r7
 800e150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e154:	4770      	bx	lr

0800e156 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e156:	b580      	push	{r7, lr}
 800e158:	b084      	sub	sp, #16
 800e15a:	af00      	add	r7, sp, #0
 800e15c:	6078      	str	r0, [r7, #4]
 800e15e:	460b      	mov	r3, r1
 800e160:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e162:	2303      	movs	r3, #3
 800e164:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d009      	beq.n	800e184 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	78fa      	ldrb	r2, [r7, #3]
 800e17a:	4611      	mov	r1, r2
 800e17c:	6878      	ldr	r0, [r7, #4]
 800e17e:	4798      	blx	r3
 800e180:	4603      	mov	r3, r0
 800e182:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e184:	7bfb      	ldrb	r3, [r7, #15]
}
 800e186:	4618      	mov	r0, r3
 800e188:	3710      	adds	r7, #16
 800e18a:	46bd      	mov	sp, r7
 800e18c:	bd80      	pop	{r7, pc}

0800e18e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e18e:	b580      	push	{r7, lr}
 800e190:	b082      	sub	sp, #8
 800e192:	af00      	add	r7, sp, #0
 800e194:	6078      	str	r0, [r7, #4]
 800e196:	460b      	mov	r3, r1
 800e198:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d007      	beq.n	800e1b4 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1aa:	685b      	ldr	r3, [r3, #4]
 800e1ac:	78fa      	ldrb	r2, [r7, #3]
 800e1ae:	4611      	mov	r1, r2
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	4798      	blx	r3
  }

  return USBD_OK;
 800e1b4:	2300      	movs	r3, #0
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3708      	adds	r7, #8
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}

0800e1be <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e1be:	b580      	push	{r7, lr}
 800e1c0:	b084      	sub	sp, #16
 800e1c2:	af00      	add	r7, sp, #0
 800e1c4:	6078      	str	r0, [r7, #4]
 800e1c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e1ce:	6839      	ldr	r1, [r7, #0]
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f000 ff9d 	bl	800f110 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	2201      	movs	r2, #1
 800e1da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e1f2:	f003 031f 	and.w	r3, r3, #31
 800e1f6:	2b02      	cmp	r3, #2
 800e1f8:	d01a      	beq.n	800e230 <USBD_LL_SetupStage+0x72>
 800e1fa:	2b02      	cmp	r3, #2
 800e1fc:	d822      	bhi.n	800e244 <USBD_LL_SetupStage+0x86>
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d002      	beq.n	800e208 <USBD_LL_SetupStage+0x4a>
 800e202:	2b01      	cmp	r3, #1
 800e204:	d00a      	beq.n	800e21c <USBD_LL_SetupStage+0x5e>
 800e206:	e01d      	b.n	800e244 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e20e:	4619      	mov	r1, r3
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f000 fa5d 	bl	800e6d0 <USBD_StdDevReq>
 800e216:	4603      	mov	r3, r0
 800e218:	73fb      	strb	r3, [r7, #15]
      break;
 800e21a:	e020      	b.n	800e25e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e222:	4619      	mov	r1, r3
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f000 fac1 	bl	800e7ac <USBD_StdItfReq>
 800e22a:	4603      	mov	r3, r0
 800e22c:	73fb      	strb	r3, [r7, #15]
      break;
 800e22e:	e016      	b.n	800e25e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e236:	4619      	mov	r1, r3
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f000 fb00 	bl	800e83e <USBD_StdEPReq>
 800e23e:	4603      	mov	r3, r0
 800e240:	73fb      	strb	r3, [r7, #15]
      break;
 800e242:	e00c      	b.n	800e25e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e24a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e24e:	b2db      	uxtb	r3, r3
 800e250:	4619      	mov	r1, r3
 800e252:	6878      	ldr	r0, [r7, #4]
 800e254:	f7ff fdf4 	bl	800de40 <USBD_LL_StallEP>
 800e258:	4603      	mov	r3, r0
 800e25a:	73fb      	strb	r3, [r7, #15]
      break;
 800e25c:	bf00      	nop
  }

  return ret;
 800e25e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e260:	4618      	mov	r0, r3
 800e262:	3710      	adds	r7, #16
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}

0800e268 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b086      	sub	sp, #24
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	60f8      	str	r0, [r7, #12]
 800e270:	460b      	mov	r3, r1
 800e272:	607a      	str	r2, [r7, #4]
 800e274:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e276:	7afb      	ldrb	r3, [r7, #11]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d138      	bne.n	800e2ee <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e282:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e28a:	2b03      	cmp	r3, #3
 800e28c:	d14a      	bne.n	800e324 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e28e:	693b      	ldr	r3, [r7, #16]
 800e290:	689a      	ldr	r2, [r3, #8]
 800e292:	693b      	ldr	r3, [r7, #16]
 800e294:	68db      	ldr	r3, [r3, #12]
 800e296:	429a      	cmp	r2, r3
 800e298:	d913      	bls.n	800e2c2 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e29a:	693b      	ldr	r3, [r7, #16]
 800e29c:	689a      	ldr	r2, [r3, #8]
 800e29e:	693b      	ldr	r3, [r7, #16]
 800e2a0:	68db      	ldr	r3, [r3, #12]
 800e2a2:	1ad2      	subs	r2, r2, r3
 800e2a4:	693b      	ldr	r3, [r7, #16]
 800e2a6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e2a8:	693b      	ldr	r3, [r7, #16]
 800e2aa:	68da      	ldr	r2, [r3, #12]
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	689b      	ldr	r3, [r3, #8]
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	bf28      	it	cs
 800e2b4:	4613      	movcs	r3, r2
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	6879      	ldr	r1, [r7, #4]
 800e2ba:	68f8      	ldr	r0, [r7, #12]
 800e2bc:	f001 f92c 	bl	800f518 <USBD_CtlContinueRx>
 800e2c0:	e030      	b.n	800e324 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2c8:	b2db      	uxtb	r3, r3
 800e2ca:	2b03      	cmp	r3, #3
 800e2cc:	d10b      	bne.n	800e2e6 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2d4:	691b      	ldr	r3, [r3, #16]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d005      	beq.n	800e2e6 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2e0:	691b      	ldr	r3, [r3, #16]
 800e2e2:	68f8      	ldr	r0, [r7, #12]
 800e2e4:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e2e6:	68f8      	ldr	r0, [r7, #12]
 800e2e8:	f001 f927 	bl	800f53a <USBD_CtlSendStatus>
 800e2ec:	e01a      	b.n	800e324 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2f4:	b2db      	uxtb	r3, r3
 800e2f6:	2b03      	cmp	r3, #3
 800e2f8:	d114      	bne.n	800e324 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e300:	699b      	ldr	r3, [r3, #24]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d00e      	beq.n	800e324 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e30c:	699b      	ldr	r3, [r3, #24]
 800e30e:	7afa      	ldrb	r2, [r7, #11]
 800e310:	4611      	mov	r1, r2
 800e312:	68f8      	ldr	r0, [r7, #12]
 800e314:	4798      	blx	r3
 800e316:	4603      	mov	r3, r0
 800e318:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e31a:	7dfb      	ldrb	r3, [r7, #23]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d001      	beq.n	800e324 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e320:	7dfb      	ldrb	r3, [r7, #23]
 800e322:	e000      	b.n	800e326 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e324:	2300      	movs	r3, #0
}
 800e326:	4618      	mov	r0, r3
 800e328:	3718      	adds	r7, #24
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}

0800e32e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e32e:	b580      	push	{r7, lr}
 800e330:	b086      	sub	sp, #24
 800e332:	af00      	add	r7, sp, #0
 800e334:	60f8      	str	r0, [r7, #12]
 800e336:	460b      	mov	r3, r1
 800e338:	607a      	str	r2, [r7, #4]
 800e33a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e33c:	7afb      	ldrb	r3, [r7, #11]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d16b      	bne.n	800e41a <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	3314      	adds	r3, #20
 800e346:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e34e:	2b02      	cmp	r3, #2
 800e350:	d156      	bne.n	800e400 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e352:	693b      	ldr	r3, [r7, #16]
 800e354:	689a      	ldr	r2, [r3, #8]
 800e356:	693b      	ldr	r3, [r7, #16]
 800e358:	68db      	ldr	r3, [r3, #12]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d914      	bls.n	800e388 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e35e:	693b      	ldr	r3, [r7, #16]
 800e360:	689a      	ldr	r2, [r3, #8]
 800e362:	693b      	ldr	r3, [r7, #16]
 800e364:	68db      	ldr	r3, [r3, #12]
 800e366:	1ad2      	subs	r2, r2, r3
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e36c:	693b      	ldr	r3, [r7, #16]
 800e36e:	689b      	ldr	r3, [r3, #8]
 800e370:	461a      	mov	r2, r3
 800e372:	6879      	ldr	r1, [r7, #4]
 800e374:	68f8      	ldr	r0, [r7, #12]
 800e376:	f001 f8a1 	bl	800f4bc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e37a:	2300      	movs	r3, #0
 800e37c:	2200      	movs	r2, #0
 800e37e:	2100      	movs	r1, #0
 800e380:	68f8      	ldr	r0, [r7, #12]
 800e382:	f7ff fe07 	bl	800df94 <USBD_LL_PrepareReceive>
 800e386:	e03b      	b.n	800e400 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e388:	693b      	ldr	r3, [r7, #16]
 800e38a:	68da      	ldr	r2, [r3, #12]
 800e38c:	693b      	ldr	r3, [r7, #16]
 800e38e:	689b      	ldr	r3, [r3, #8]
 800e390:	429a      	cmp	r2, r3
 800e392:	d11c      	bne.n	800e3ce <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e394:	693b      	ldr	r3, [r7, #16]
 800e396:	685a      	ldr	r2, [r3, #4]
 800e398:	693b      	ldr	r3, [r7, #16]
 800e39a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e39c:	429a      	cmp	r2, r3
 800e39e:	d316      	bcc.n	800e3ce <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e3a0:	693b      	ldr	r3, [r7, #16]
 800e3a2:	685a      	ldr	r2, [r3, #4]
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e3aa:	429a      	cmp	r2, r3
 800e3ac:	d20f      	bcs.n	800e3ce <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	2100      	movs	r1, #0
 800e3b2:	68f8      	ldr	r0, [r7, #12]
 800e3b4:	f001 f882 	bl	800f4bc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	2100      	movs	r1, #0
 800e3c6:	68f8      	ldr	r0, [r7, #12]
 800e3c8:	f7ff fde4 	bl	800df94 <USBD_LL_PrepareReceive>
 800e3cc:	e018      	b.n	800e400 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3d4:	b2db      	uxtb	r3, r3
 800e3d6:	2b03      	cmp	r3, #3
 800e3d8:	d10b      	bne.n	800e3f2 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3e0:	68db      	ldr	r3, [r3, #12]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d005      	beq.n	800e3f2 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3ec:	68db      	ldr	r3, [r3, #12]
 800e3ee:	68f8      	ldr	r0, [r7, #12]
 800e3f0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e3f2:	2180      	movs	r1, #128	@ 0x80
 800e3f4:	68f8      	ldr	r0, [r7, #12]
 800e3f6:	f7ff fd23 	bl	800de40 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e3fa:	68f8      	ldr	r0, [r7, #12]
 800e3fc:	f001 f8b0 	bl	800f560 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e406:	2b01      	cmp	r3, #1
 800e408:	d122      	bne.n	800e450 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e40a:	68f8      	ldr	r0, [r7, #12]
 800e40c:	f7ff fe98 	bl	800e140 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	2200      	movs	r2, #0
 800e414:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e418:	e01a      	b.n	800e450 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e420:	b2db      	uxtb	r3, r3
 800e422:	2b03      	cmp	r3, #3
 800e424:	d114      	bne.n	800e450 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e42c:	695b      	ldr	r3, [r3, #20]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d00e      	beq.n	800e450 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e438:	695b      	ldr	r3, [r3, #20]
 800e43a:	7afa      	ldrb	r2, [r7, #11]
 800e43c:	4611      	mov	r1, r2
 800e43e:	68f8      	ldr	r0, [r7, #12]
 800e440:	4798      	blx	r3
 800e442:	4603      	mov	r3, r0
 800e444:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e446:	7dfb      	ldrb	r3, [r7, #23]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d001      	beq.n	800e450 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e44c:	7dfb      	ldrb	r3, [r7, #23]
 800e44e:	e000      	b.n	800e452 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e450:	2300      	movs	r3, #0
}
 800e452:	4618      	mov	r0, r3
 800e454:	3718      	adds	r7, #24
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}

0800e45a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b082      	sub	sp, #8
 800e45e:	af00      	add	r7, sp, #0
 800e460:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	2201      	movs	r2, #1
 800e466:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2200      	movs	r2, #0
 800e46e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2200      	movs	r2, #0
 800e476:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2200      	movs	r2, #0
 800e47c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e486:	2b00      	cmp	r3, #0
 800e488:	d101      	bne.n	800e48e <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e48a:	2303      	movs	r3, #3
 800e48c:	e02a      	b.n	800e4e4 <USBD_LL_Reset+0x8a>
  }

	if (pdev->pClass->DeInit != NULL)
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e494:	685b      	ldr	r3, [r3, #4]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d009      	beq.n	800e4ae <USBD_LL_Reset+0x54>
	{
	  (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4a0:	685b      	ldr	r3, [r3, #4]
 800e4a2:	687a      	ldr	r2, [r7, #4]
 800e4a4:	6852      	ldr	r2, [r2, #4]
 800e4a6:	b2d2      	uxtb	r2, r2
 800e4a8:	4611      	mov	r1, r2
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	4798      	blx	r3
	}

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e4ae:	2340      	movs	r3, #64	@ 0x40
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	2100      	movs	r1, #0
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f7ff fc7e 	bl	800ddb6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	2201      	movs	r2, #1
 800e4be:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	2240      	movs	r2, #64	@ 0x40
 800e4c6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e4ca:	2340      	movs	r3, #64	@ 0x40
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	2180      	movs	r1, #128	@ 0x80
 800e4d0:	6878      	ldr	r0, [r7, #4]
 800e4d2:	f7ff fc70 	bl	800ddb6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2201      	movs	r2, #1
 800e4da:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2240      	movs	r2, #64	@ 0x40
 800e4e0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e4e2:	2300      	movs	r3, #0
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	3708      	adds	r7, #8
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}

0800e4ec <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e4ec:	b480      	push	{r7}
 800e4ee:	b083      	sub	sp, #12
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
 800e4f4:	460b      	mov	r3, r1
 800e4f6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	78fa      	ldrb	r2, [r7, #3]
 800e4fc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e4fe:	2300      	movs	r3, #0
}
 800e500:	4618      	mov	r0, r3
 800e502:	370c      	adds	r7, #12
 800e504:	46bd      	mov	sp, r7
 800e506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50a:	4770      	bx	lr

0800e50c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b083      	sub	sp, #12
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e51a:	b2da      	uxtb	r2, r3
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2204      	movs	r2, #4
 800e526:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e52a:	2300      	movs	r3, #0
}
 800e52c:	4618      	mov	r0, r3
 800e52e:	370c      	adds	r7, #12
 800e530:	46bd      	mov	sp, r7
 800e532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e536:	4770      	bx	lr

0800e538 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e538:	b480      	push	{r7}
 800e53a:	b083      	sub	sp, #12
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e546:	b2db      	uxtb	r3, r3
 800e548:	2b04      	cmp	r3, #4
 800e54a:	d106      	bne.n	800e55a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e552:	b2da      	uxtb	r2, r3
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e55a:	2300      	movs	r3, #0
}
 800e55c:	4618      	mov	r0, r3
 800e55e:	370c      	adds	r7, #12
 800e560:	46bd      	mov	sp, r7
 800e562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e566:	4770      	bx	lr

0800e568 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b082      	sub	sp, #8
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e576:	2b00      	cmp	r3, #0
 800e578:	d101      	bne.n	800e57e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e57a:	2303      	movs	r3, #3
 800e57c:	e012      	b.n	800e5a4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e584:	b2db      	uxtb	r3, r3
 800e586:	2b03      	cmp	r3, #3
 800e588:	d10b      	bne.n	800e5a2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e590:	69db      	ldr	r3, [r3, #28]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d005      	beq.n	800e5a2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e59c:	69db      	ldr	r3, [r3, #28]
 800e59e:	6878      	ldr	r0, [r7, #4]
 800e5a0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e5a2:	2300      	movs	r3, #0
}
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	3708      	adds	r7, #8
 800e5a8:	46bd      	mov	sp, r7
 800e5aa:	bd80      	pop	{r7, pc}

0800e5ac <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b082      	sub	sp, #8
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	6078      	str	r0, [r7, #4]
 800e5b4:	460b      	mov	r3, r1
 800e5b6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d101      	bne.n	800e5c6 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e5c2:	2303      	movs	r3, #3
 800e5c4:	e014      	b.n	800e5f0 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5cc:	b2db      	uxtb	r3, r3
 800e5ce:	2b03      	cmp	r3, #3
 800e5d0:	d10d      	bne.n	800e5ee <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5d8:	6a1b      	ldr	r3, [r3, #32]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d007      	beq.n	800e5ee <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5e4:	6a1b      	ldr	r3, [r3, #32]
 800e5e6:	78fa      	ldrb	r2, [r7, #3]
 800e5e8:	4611      	mov	r1, r2
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e5ee:	2300      	movs	r3, #0
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3708      	adds	r7, #8
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b082      	sub	sp, #8
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	460b      	mov	r3, r1
 800e602:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d101      	bne.n	800e612 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e60e:	2303      	movs	r3, #3
 800e610:	e014      	b.n	800e63c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e618:	b2db      	uxtb	r3, r3
 800e61a:	2b03      	cmp	r3, #3
 800e61c:	d10d      	bne.n	800e63a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e626:	2b00      	cmp	r3, #0
 800e628:	d007      	beq.n	800e63a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e632:	78fa      	ldrb	r2, [r7, #3]
 800e634:	4611      	mov	r1, r2
 800e636:	6878      	ldr	r0, [r7, #4]
 800e638:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e63a:	2300      	movs	r3, #0
}
 800e63c:	4618      	mov	r0, r3
 800e63e:	3708      	adds	r7, #8
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}

0800e644 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e644:	b480      	push	{r7}
 800e646:	b083      	sub	sp, #12
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e64c:	2300      	movs	r3, #0
}
 800e64e:	4618      	mov	r0, r3
 800e650:	370c      	adds	r7, #12
 800e652:	46bd      	mov	sp, r7
 800e654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e658:	4770      	bx	lr

0800e65a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e65a:	b580      	push	{r7, lr}
 800e65c:	b082      	sub	sp, #8
 800e65e:	af00      	add	r7, sp, #0
 800e660:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2201      	movs	r2, #1
 800e666:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e670:	2b00      	cmp	r3, #0
 800e672:	d009      	beq.n	800e688 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e67a:	685b      	ldr	r3, [r3, #4]
 800e67c:	687a      	ldr	r2, [r7, #4]
 800e67e:	6852      	ldr	r2, [r2, #4]
 800e680:	b2d2      	uxtb	r2, r2
 800e682:	4611      	mov	r1, r2
 800e684:	6878      	ldr	r0, [r7, #4]
 800e686:	4798      	blx	r3
  }

  return USBD_OK;
 800e688:	2300      	movs	r3, #0
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	3708      	adds	r7, #8
 800e68e:	46bd      	mov	sp, r7
 800e690:	bd80      	pop	{r7, pc}

0800e692 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e692:	b480      	push	{r7}
 800e694:	b087      	sub	sp, #28
 800e696:	af00      	add	r7, sp, #0
 800e698:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	781b      	ldrb	r3, [r3, #0]
 800e6a2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e6a4:	697b      	ldr	r3, [r7, #20]
 800e6a6:	3301      	adds	r3, #1
 800e6a8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	781b      	ldrb	r3, [r3, #0]
 800e6ae:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e6b0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e6b4:	021b      	lsls	r3, r3, #8
 800e6b6:	b21a      	sxth	r2, r3
 800e6b8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e6bc:	4313      	orrs	r3, r2
 800e6be:	b21b      	sxth	r3, r3
 800e6c0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e6c2:	89fb      	ldrh	r3, [r7, #14]
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	371c      	adds	r7, #28
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ce:	4770      	bx	lr

0800e6d0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b084      	sub	sp, #16
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
 800e6d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	781b      	ldrb	r3, [r3, #0]
 800e6e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e6e6:	2b40      	cmp	r3, #64	@ 0x40
 800e6e8:	d005      	beq.n	800e6f6 <USBD_StdDevReq+0x26>
 800e6ea:	2b40      	cmp	r3, #64	@ 0x40
 800e6ec:	d853      	bhi.n	800e796 <USBD_StdDevReq+0xc6>
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d00b      	beq.n	800e70a <USBD_StdDevReq+0x3a>
 800e6f2:	2b20      	cmp	r3, #32
 800e6f4:	d14f      	bne.n	800e796 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6fc:	689b      	ldr	r3, [r3, #8]
 800e6fe:	6839      	ldr	r1, [r7, #0]
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	4798      	blx	r3
 800e704:	4603      	mov	r3, r0
 800e706:	73fb      	strb	r3, [r7, #15]
      break;
 800e708:	e04a      	b.n	800e7a0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	785b      	ldrb	r3, [r3, #1]
 800e70e:	2b09      	cmp	r3, #9
 800e710:	d83b      	bhi.n	800e78a <USBD_StdDevReq+0xba>
 800e712:	a201      	add	r2, pc, #4	@ (adr r2, 800e718 <USBD_StdDevReq+0x48>)
 800e714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e718:	0800e76d 	.word	0x0800e76d
 800e71c:	0800e781 	.word	0x0800e781
 800e720:	0800e78b 	.word	0x0800e78b
 800e724:	0800e777 	.word	0x0800e777
 800e728:	0800e78b 	.word	0x0800e78b
 800e72c:	0800e74b 	.word	0x0800e74b
 800e730:	0800e741 	.word	0x0800e741
 800e734:	0800e78b 	.word	0x0800e78b
 800e738:	0800e763 	.word	0x0800e763
 800e73c:	0800e755 	.word	0x0800e755
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e740:	6839      	ldr	r1, [r7, #0]
 800e742:	6878      	ldr	r0, [r7, #4]
 800e744:	f000 f9de 	bl	800eb04 <USBD_GetDescriptor>
          break;
 800e748:	e024      	b.n	800e794 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e74a:	6839      	ldr	r1, [r7, #0]
 800e74c:	6878      	ldr	r0, [r7, #4]
 800e74e:	f000 fb55 	bl	800edfc <USBD_SetAddress>
          break;
 800e752:	e01f      	b.n	800e794 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e754:	6839      	ldr	r1, [r7, #0]
 800e756:	6878      	ldr	r0, [r7, #4]
 800e758:	f000 fb94 	bl	800ee84 <USBD_SetConfig>
 800e75c:	4603      	mov	r3, r0
 800e75e:	73fb      	strb	r3, [r7, #15]
          break;
 800e760:	e018      	b.n	800e794 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e762:	6839      	ldr	r1, [r7, #0]
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f000 fc33 	bl	800efd0 <USBD_GetConfig>
          break;
 800e76a:	e013      	b.n	800e794 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e76c:	6839      	ldr	r1, [r7, #0]
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f000 fc64 	bl	800f03c <USBD_GetStatus>
          break;
 800e774:	e00e      	b.n	800e794 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e776:	6839      	ldr	r1, [r7, #0]
 800e778:	6878      	ldr	r0, [r7, #4]
 800e77a:	f000 fc93 	bl	800f0a4 <USBD_SetFeature>
          break;
 800e77e:	e009      	b.n	800e794 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e780:	6839      	ldr	r1, [r7, #0]
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	f000 fca2 	bl	800f0cc <USBD_ClrFeature>
          break;
 800e788:	e004      	b.n	800e794 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e78a:	6839      	ldr	r1, [r7, #0]
 800e78c:	6878      	ldr	r0, [r7, #4]
 800e78e:	f000 fcf9 	bl	800f184 <USBD_CtlError>
          break;
 800e792:	bf00      	nop
      }
      break;
 800e794:	e004      	b.n	800e7a0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e796:	6839      	ldr	r1, [r7, #0]
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f000 fcf3 	bl	800f184 <USBD_CtlError>
      break;
 800e79e:	bf00      	nop
  }

  return ret;
 800e7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	3710      	adds	r7, #16
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	bf00      	nop

0800e7ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b084      	sub	sp, #16
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	6078      	str	r0, [r7, #4]
 800e7b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	781b      	ldrb	r3, [r3, #0]
 800e7be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e7c2:	2b40      	cmp	r3, #64	@ 0x40
 800e7c4:	d005      	beq.n	800e7d2 <USBD_StdItfReq+0x26>
 800e7c6:	2b40      	cmp	r3, #64	@ 0x40
 800e7c8:	d82f      	bhi.n	800e82a <USBD_StdItfReq+0x7e>
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d001      	beq.n	800e7d2 <USBD_StdItfReq+0x26>
 800e7ce:	2b20      	cmp	r3, #32
 800e7d0:	d12b      	bne.n	800e82a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7d8:	b2db      	uxtb	r3, r3
 800e7da:	3b01      	subs	r3, #1
 800e7dc:	2b02      	cmp	r3, #2
 800e7de:	d81d      	bhi.n	800e81c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e7e0:	683b      	ldr	r3, [r7, #0]
 800e7e2:	889b      	ldrh	r3, [r3, #4]
 800e7e4:	b2db      	uxtb	r3, r3
 800e7e6:	2b0f      	cmp	r3, #15
 800e7e8:	d813      	bhi.n	800e812 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7f0:	689b      	ldr	r3, [r3, #8]
 800e7f2:	6839      	ldr	r1, [r7, #0]
 800e7f4:	6878      	ldr	r0, [r7, #4]
 800e7f6:	4798      	blx	r3
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	88db      	ldrh	r3, [r3, #6]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d110      	bne.n	800e826 <USBD_StdItfReq+0x7a>
 800e804:	7bfb      	ldrb	r3, [r7, #15]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d10d      	bne.n	800e826 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	f000 fe95 	bl	800f53a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e810:	e009      	b.n	800e826 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e812:	6839      	ldr	r1, [r7, #0]
 800e814:	6878      	ldr	r0, [r7, #4]
 800e816:	f000 fcb5 	bl	800f184 <USBD_CtlError>
          break;
 800e81a:	e004      	b.n	800e826 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e81c:	6839      	ldr	r1, [r7, #0]
 800e81e:	6878      	ldr	r0, [r7, #4]
 800e820:	f000 fcb0 	bl	800f184 <USBD_CtlError>
          break;
 800e824:	e000      	b.n	800e828 <USBD_StdItfReq+0x7c>
          break;
 800e826:	bf00      	nop
      }
      break;
 800e828:	e004      	b.n	800e834 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e82a:	6839      	ldr	r1, [r7, #0]
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f000 fca9 	bl	800f184 <USBD_CtlError>
      break;
 800e832:	bf00      	nop
  }

  return ret;
 800e834:	7bfb      	ldrb	r3, [r7, #15]
}
 800e836:	4618      	mov	r0, r3
 800e838:	3710      	adds	r7, #16
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}

0800e83e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e83e:	b580      	push	{r7, lr}
 800e840:	b084      	sub	sp, #16
 800e842:	af00      	add	r7, sp, #0
 800e844:	6078      	str	r0, [r7, #4]
 800e846:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e848:	2300      	movs	r3, #0
 800e84a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	889b      	ldrh	r3, [r3, #4]
 800e850:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e85a:	2b40      	cmp	r3, #64	@ 0x40
 800e85c:	d007      	beq.n	800e86e <USBD_StdEPReq+0x30>
 800e85e:	2b40      	cmp	r3, #64	@ 0x40
 800e860:	f200 8145 	bhi.w	800eaee <USBD_StdEPReq+0x2b0>
 800e864:	2b00      	cmp	r3, #0
 800e866:	d00c      	beq.n	800e882 <USBD_StdEPReq+0x44>
 800e868:	2b20      	cmp	r3, #32
 800e86a:	f040 8140 	bne.w	800eaee <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e874:	689b      	ldr	r3, [r3, #8]
 800e876:	6839      	ldr	r1, [r7, #0]
 800e878:	6878      	ldr	r0, [r7, #4]
 800e87a:	4798      	blx	r3
 800e87c:	4603      	mov	r3, r0
 800e87e:	73fb      	strb	r3, [r7, #15]
      break;
 800e880:	e13a      	b.n	800eaf8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	785b      	ldrb	r3, [r3, #1]
 800e886:	2b03      	cmp	r3, #3
 800e888:	d007      	beq.n	800e89a <USBD_StdEPReq+0x5c>
 800e88a:	2b03      	cmp	r3, #3
 800e88c:	f300 8129 	bgt.w	800eae2 <USBD_StdEPReq+0x2a4>
 800e890:	2b00      	cmp	r3, #0
 800e892:	d07f      	beq.n	800e994 <USBD_StdEPReq+0x156>
 800e894:	2b01      	cmp	r3, #1
 800e896:	d03c      	beq.n	800e912 <USBD_StdEPReq+0xd4>
 800e898:	e123      	b.n	800eae2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8a0:	b2db      	uxtb	r3, r3
 800e8a2:	2b02      	cmp	r3, #2
 800e8a4:	d002      	beq.n	800e8ac <USBD_StdEPReq+0x6e>
 800e8a6:	2b03      	cmp	r3, #3
 800e8a8:	d016      	beq.n	800e8d8 <USBD_StdEPReq+0x9a>
 800e8aa:	e02c      	b.n	800e906 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e8ac:	7bbb      	ldrb	r3, [r7, #14]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d00d      	beq.n	800e8ce <USBD_StdEPReq+0x90>
 800e8b2:	7bbb      	ldrb	r3, [r7, #14]
 800e8b4:	2b80      	cmp	r3, #128	@ 0x80
 800e8b6:	d00a      	beq.n	800e8ce <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e8b8:	7bbb      	ldrb	r3, [r7, #14]
 800e8ba:	4619      	mov	r1, r3
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f7ff fabf 	bl	800de40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e8c2:	2180      	movs	r1, #128	@ 0x80
 800e8c4:	6878      	ldr	r0, [r7, #4]
 800e8c6:	f7ff fabb 	bl	800de40 <USBD_LL_StallEP>
 800e8ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e8cc:	e020      	b.n	800e910 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e8ce:	6839      	ldr	r1, [r7, #0]
 800e8d0:	6878      	ldr	r0, [r7, #4]
 800e8d2:	f000 fc57 	bl	800f184 <USBD_CtlError>
              break;
 800e8d6:	e01b      	b.n	800e910 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	885b      	ldrh	r3, [r3, #2]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d10e      	bne.n	800e8fe <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e8e0:	7bbb      	ldrb	r3, [r7, #14]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d00b      	beq.n	800e8fe <USBD_StdEPReq+0xc0>
 800e8e6:	7bbb      	ldrb	r3, [r7, #14]
 800e8e8:	2b80      	cmp	r3, #128	@ 0x80
 800e8ea:	d008      	beq.n	800e8fe <USBD_StdEPReq+0xc0>
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	88db      	ldrh	r3, [r3, #6]
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d104      	bne.n	800e8fe <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e8f4:	7bbb      	ldrb	r3, [r7, #14]
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f7ff faa1 	bl	800de40 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e8fe:	6878      	ldr	r0, [r7, #4]
 800e900:	f000 fe1b 	bl	800f53a <USBD_CtlSendStatus>

              break;
 800e904:	e004      	b.n	800e910 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e906:	6839      	ldr	r1, [r7, #0]
 800e908:	6878      	ldr	r0, [r7, #4]
 800e90a:	f000 fc3b 	bl	800f184 <USBD_CtlError>
              break;
 800e90e:	bf00      	nop
          }
          break;
 800e910:	e0ec      	b.n	800eaec <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e918:	b2db      	uxtb	r3, r3
 800e91a:	2b02      	cmp	r3, #2
 800e91c:	d002      	beq.n	800e924 <USBD_StdEPReq+0xe6>
 800e91e:	2b03      	cmp	r3, #3
 800e920:	d016      	beq.n	800e950 <USBD_StdEPReq+0x112>
 800e922:	e030      	b.n	800e986 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e924:	7bbb      	ldrb	r3, [r7, #14]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d00d      	beq.n	800e946 <USBD_StdEPReq+0x108>
 800e92a:	7bbb      	ldrb	r3, [r7, #14]
 800e92c:	2b80      	cmp	r3, #128	@ 0x80
 800e92e:	d00a      	beq.n	800e946 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e930:	7bbb      	ldrb	r3, [r7, #14]
 800e932:	4619      	mov	r1, r3
 800e934:	6878      	ldr	r0, [r7, #4]
 800e936:	f7ff fa83 	bl	800de40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e93a:	2180      	movs	r1, #128	@ 0x80
 800e93c:	6878      	ldr	r0, [r7, #4]
 800e93e:	f7ff fa7f 	bl	800de40 <USBD_LL_StallEP>
 800e942:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e944:	e025      	b.n	800e992 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e946:	6839      	ldr	r1, [r7, #0]
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f000 fc1b 	bl	800f184 <USBD_CtlError>
              break;
 800e94e:	e020      	b.n	800e992 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	885b      	ldrh	r3, [r3, #2]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d11b      	bne.n	800e990 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e958:	7bbb      	ldrb	r3, [r7, #14]
 800e95a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d004      	beq.n	800e96c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e962:	7bbb      	ldrb	r3, [r7, #14]
 800e964:	4619      	mov	r1, r3
 800e966:	6878      	ldr	r0, [r7, #4]
 800e968:	f7ff fa89 	bl	800de7e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e96c:	6878      	ldr	r0, [r7, #4]
 800e96e:	f000 fde4 	bl	800f53a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e978:	689b      	ldr	r3, [r3, #8]
 800e97a:	6839      	ldr	r1, [r7, #0]
 800e97c:	6878      	ldr	r0, [r7, #4]
 800e97e:	4798      	blx	r3
 800e980:	4603      	mov	r3, r0
 800e982:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e984:	e004      	b.n	800e990 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e986:	6839      	ldr	r1, [r7, #0]
 800e988:	6878      	ldr	r0, [r7, #4]
 800e98a:	f000 fbfb 	bl	800f184 <USBD_CtlError>
              break;
 800e98e:	e000      	b.n	800e992 <USBD_StdEPReq+0x154>
              break;
 800e990:	bf00      	nop
          }
          break;
 800e992:	e0ab      	b.n	800eaec <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e99a:	b2db      	uxtb	r3, r3
 800e99c:	2b02      	cmp	r3, #2
 800e99e:	d002      	beq.n	800e9a6 <USBD_StdEPReq+0x168>
 800e9a0:	2b03      	cmp	r3, #3
 800e9a2:	d032      	beq.n	800ea0a <USBD_StdEPReq+0x1cc>
 800e9a4:	e097      	b.n	800ead6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e9a6:	7bbb      	ldrb	r3, [r7, #14]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d007      	beq.n	800e9bc <USBD_StdEPReq+0x17e>
 800e9ac:	7bbb      	ldrb	r3, [r7, #14]
 800e9ae:	2b80      	cmp	r3, #128	@ 0x80
 800e9b0:	d004      	beq.n	800e9bc <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e9b2:	6839      	ldr	r1, [r7, #0]
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f000 fbe5 	bl	800f184 <USBD_CtlError>
                break;
 800e9ba:	e091      	b.n	800eae0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e9bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	da0b      	bge.n	800e9dc <USBD_StdEPReq+0x19e>
 800e9c4:	7bbb      	ldrb	r3, [r7, #14]
 800e9c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e9ca:	4613      	mov	r3, r2
 800e9cc:	009b      	lsls	r3, r3, #2
 800e9ce:	4413      	add	r3, r2
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	3310      	adds	r3, #16
 800e9d4:	687a      	ldr	r2, [r7, #4]
 800e9d6:	4413      	add	r3, r2
 800e9d8:	3304      	adds	r3, #4
 800e9da:	e00b      	b.n	800e9f4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e9dc:	7bbb      	ldrb	r3, [r7, #14]
 800e9de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e9e2:	4613      	mov	r3, r2
 800e9e4:	009b      	lsls	r3, r3, #2
 800e9e6:	4413      	add	r3, r2
 800e9e8:	009b      	lsls	r3, r3, #2
 800e9ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e9ee:	687a      	ldr	r2, [r7, #4]
 800e9f0:	4413      	add	r3, r2
 800e9f2:	3304      	adds	r3, #4
 800e9f4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e9f6:	68bb      	ldr	r3, [r7, #8]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e9fc:	68bb      	ldr	r3, [r7, #8]
 800e9fe:	2202      	movs	r2, #2
 800ea00:	4619      	mov	r1, r3
 800ea02:	6878      	ldr	r0, [r7, #4]
 800ea04:	f000 fd3f 	bl	800f486 <USBD_CtlSendData>
              break;
 800ea08:	e06a      	b.n	800eae0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ea0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	da11      	bge.n	800ea36 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ea12:	7bbb      	ldrb	r3, [r7, #14]
 800ea14:	f003 020f 	and.w	r2, r3, #15
 800ea18:	6879      	ldr	r1, [r7, #4]
 800ea1a:	4613      	mov	r3, r2
 800ea1c:	009b      	lsls	r3, r3, #2
 800ea1e:	4413      	add	r3, r2
 800ea20:	009b      	lsls	r3, r3, #2
 800ea22:	440b      	add	r3, r1
 800ea24:	3324      	adds	r3, #36	@ 0x24
 800ea26:	881b      	ldrh	r3, [r3, #0]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d117      	bne.n	800ea5c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ea2c:	6839      	ldr	r1, [r7, #0]
 800ea2e:	6878      	ldr	r0, [r7, #4]
 800ea30:	f000 fba8 	bl	800f184 <USBD_CtlError>
                  break;
 800ea34:	e054      	b.n	800eae0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ea36:	7bbb      	ldrb	r3, [r7, #14]
 800ea38:	f003 020f 	and.w	r2, r3, #15
 800ea3c:	6879      	ldr	r1, [r7, #4]
 800ea3e:	4613      	mov	r3, r2
 800ea40:	009b      	lsls	r3, r3, #2
 800ea42:	4413      	add	r3, r2
 800ea44:	009b      	lsls	r3, r3, #2
 800ea46:	440b      	add	r3, r1
 800ea48:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ea4c:	881b      	ldrh	r3, [r3, #0]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d104      	bne.n	800ea5c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ea52:	6839      	ldr	r1, [r7, #0]
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f000 fb95 	bl	800f184 <USBD_CtlError>
                  break;
 800ea5a:	e041      	b.n	800eae0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ea5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	da0b      	bge.n	800ea7c <USBD_StdEPReq+0x23e>
 800ea64:	7bbb      	ldrb	r3, [r7, #14]
 800ea66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ea6a:	4613      	mov	r3, r2
 800ea6c:	009b      	lsls	r3, r3, #2
 800ea6e:	4413      	add	r3, r2
 800ea70:	009b      	lsls	r3, r3, #2
 800ea72:	3310      	adds	r3, #16
 800ea74:	687a      	ldr	r2, [r7, #4]
 800ea76:	4413      	add	r3, r2
 800ea78:	3304      	adds	r3, #4
 800ea7a:	e00b      	b.n	800ea94 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ea7c:	7bbb      	ldrb	r3, [r7, #14]
 800ea7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ea82:	4613      	mov	r3, r2
 800ea84:	009b      	lsls	r3, r3, #2
 800ea86:	4413      	add	r3, r2
 800ea88:	009b      	lsls	r3, r3, #2
 800ea8a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ea8e:	687a      	ldr	r2, [r7, #4]
 800ea90:	4413      	add	r3, r2
 800ea92:	3304      	adds	r3, #4
 800ea94:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ea96:	7bbb      	ldrb	r3, [r7, #14]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d002      	beq.n	800eaa2 <USBD_StdEPReq+0x264>
 800ea9c:	7bbb      	ldrb	r3, [r7, #14]
 800ea9e:	2b80      	cmp	r3, #128	@ 0x80
 800eaa0:	d103      	bne.n	800eaaa <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800eaa2:	68bb      	ldr	r3, [r7, #8]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	601a      	str	r2, [r3, #0]
 800eaa8:	e00e      	b.n	800eac8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800eaaa:	7bbb      	ldrb	r3, [r7, #14]
 800eaac:	4619      	mov	r1, r3
 800eaae:	6878      	ldr	r0, [r7, #4]
 800eab0:	f7ff fa04 	bl	800debc <USBD_LL_IsStallEP>
 800eab4:	4603      	mov	r3, r0
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d003      	beq.n	800eac2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800eaba:	68bb      	ldr	r3, [r7, #8]
 800eabc:	2201      	movs	r2, #1
 800eabe:	601a      	str	r2, [r3, #0]
 800eac0:	e002      	b.n	800eac8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800eac2:	68bb      	ldr	r3, [r7, #8]
 800eac4:	2200      	movs	r2, #0
 800eac6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	2202      	movs	r2, #2
 800eacc:	4619      	mov	r1, r3
 800eace:	6878      	ldr	r0, [r7, #4]
 800ead0:	f000 fcd9 	bl	800f486 <USBD_CtlSendData>
              break;
 800ead4:	e004      	b.n	800eae0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ead6:	6839      	ldr	r1, [r7, #0]
 800ead8:	6878      	ldr	r0, [r7, #4]
 800eada:	f000 fb53 	bl	800f184 <USBD_CtlError>
              break;
 800eade:	bf00      	nop
          }
          break;
 800eae0:	e004      	b.n	800eaec <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800eae2:	6839      	ldr	r1, [r7, #0]
 800eae4:	6878      	ldr	r0, [r7, #4]
 800eae6:	f000 fb4d 	bl	800f184 <USBD_CtlError>
          break;
 800eaea:	bf00      	nop
      }
      break;
 800eaec:	e004      	b.n	800eaf8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800eaee:	6839      	ldr	r1, [r7, #0]
 800eaf0:	6878      	ldr	r0, [r7, #4]
 800eaf2:	f000 fb47 	bl	800f184 <USBD_CtlError>
      break;
 800eaf6:	bf00      	nop
  }

  return ret;
 800eaf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800eafa:	4618      	mov	r0, r3
 800eafc:	3710      	adds	r7, #16
 800eafe:	46bd      	mov	sp, r7
 800eb00:	bd80      	pop	{r7, pc}
	...

0800eb04 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b084      	sub	sp, #16
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
 800eb0c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800eb12:	2300      	movs	r3, #0
 800eb14:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800eb16:	2300      	movs	r3, #0
 800eb18:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	885b      	ldrh	r3, [r3, #2]
 800eb1e:	0a1b      	lsrs	r3, r3, #8
 800eb20:	b29b      	uxth	r3, r3
 800eb22:	3b01      	subs	r3, #1
 800eb24:	2b06      	cmp	r3, #6
 800eb26:	f200 813b 	bhi.w	800eda0 <USBD_GetDescriptor+0x29c>
 800eb2a:	a201      	add	r2, pc, #4	@ (adr r2, 800eb30 <USBD_GetDescriptor+0x2c>)
 800eb2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb30:	0800eb4d 	.word	0x0800eb4d
 800eb34:	0800eb65 	.word	0x0800eb65
 800eb38:	0800eba5 	.word	0x0800eba5
 800eb3c:	0800eda1 	.word	0x0800eda1
 800eb40:	0800eda1 	.word	0x0800eda1
 800eb44:	0800ed41 	.word	0x0800ed41
 800eb48:	0800ed6d 	.word	0x0800ed6d
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	687a      	ldr	r2, [r7, #4]
 800eb56:	7c12      	ldrb	r2, [r2, #16]
 800eb58:	f107 0108 	add.w	r1, r7, #8
 800eb5c:	4610      	mov	r0, r2
 800eb5e:	4798      	blx	r3
 800eb60:	60f8      	str	r0, [r7, #12]
      break;
 800eb62:	e125      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	7c1b      	ldrb	r3, [r3, #16]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d10d      	bne.n	800eb88 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb74:	f107 0208 	add.w	r2, r7, #8
 800eb78:	4610      	mov	r0, r2
 800eb7a:	4798      	blx	r3
 800eb7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	3301      	adds	r3, #1
 800eb82:	2202      	movs	r2, #2
 800eb84:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800eb86:	e113      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb90:	f107 0208 	add.w	r2, r7, #8
 800eb94:	4610      	mov	r0, r2
 800eb96:	4798      	blx	r3
 800eb98:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	3301      	adds	r3, #1
 800eb9e:	2202      	movs	r2, #2
 800eba0:	701a      	strb	r2, [r3, #0]
      break;
 800eba2:	e105      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	885b      	ldrh	r3, [r3, #2]
 800eba8:	b2db      	uxtb	r3, r3
 800ebaa:	2b05      	cmp	r3, #5
 800ebac:	f200 80ac 	bhi.w	800ed08 <USBD_GetDescriptor+0x204>
 800ebb0:	a201      	add	r2, pc, #4	@ (adr r2, 800ebb8 <USBD_GetDescriptor+0xb4>)
 800ebb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebb6:	bf00      	nop
 800ebb8:	0800ebd1 	.word	0x0800ebd1
 800ebbc:	0800ec05 	.word	0x0800ec05
 800ebc0:	0800ec39 	.word	0x0800ec39
 800ebc4:	0800ec6d 	.word	0x0800ec6d
 800ebc8:	0800eca1 	.word	0x0800eca1
 800ebcc:	0800ecd5 	.word	0x0800ecd5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ebd6:	685b      	ldr	r3, [r3, #4]
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d00b      	beq.n	800ebf4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ebe2:	685b      	ldr	r3, [r3, #4]
 800ebe4:	687a      	ldr	r2, [r7, #4]
 800ebe6:	7c12      	ldrb	r2, [r2, #16]
 800ebe8:	f107 0108 	add.w	r1, r7, #8
 800ebec:	4610      	mov	r0, r2
 800ebee:	4798      	blx	r3
 800ebf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ebf2:	e0a4      	b.n	800ed3e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ebf4:	6839      	ldr	r1, [r7, #0]
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f000 fac4 	bl	800f184 <USBD_CtlError>
            err++;
 800ebfc:	7afb      	ldrb	r3, [r7, #11]
 800ebfe:	3301      	adds	r3, #1
 800ec00:	72fb      	strb	r3, [r7, #11]
          break;
 800ec02:	e09c      	b.n	800ed3e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec0a:	689b      	ldr	r3, [r3, #8]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d00b      	beq.n	800ec28 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec16:	689b      	ldr	r3, [r3, #8]
 800ec18:	687a      	ldr	r2, [r7, #4]
 800ec1a:	7c12      	ldrb	r2, [r2, #16]
 800ec1c:	f107 0108 	add.w	r1, r7, #8
 800ec20:	4610      	mov	r0, r2
 800ec22:	4798      	blx	r3
 800ec24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ec26:	e08a      	b.n	800ed3e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ec28:	6839      	ldr	r1, [r7, #0]
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f000 faaa 	bl	800f184 <USBD_CtlError>
            err++;
 800ec30:	7afb      	ldrb	r3, [r7, #11]
 800ec32:	3301      	adds	r3, #1
 800ec34:	72fb      	strb	r3, [r7, #11]
          break;
 800ec36:	e082      	b.n	800ed3e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec3e:	68db      	ldr	r3, [r3, #12]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d00b      	beq.n	800ec5c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec4a:	68db      	ldr	r3, [r3, #12]
 800ec4c:	687a      	ldr	r2, [r7, #4]
 800ec4e:	7c12      	ldrb	r2, [r2, #16]
 800ec50:	f107 0108 	add.w	r1, r7, #8
 800ec54:	4610      	mov	r0, r2
 800ec56:	4798      	blx	r3
 800ec58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ec5a:	e070      	b.n	800ed3e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ec5c:	6839      	ldr	r1, [r7, #0]
 800ec5e:	6878      	ldr	r0, [r7, #4]
 800ec60:	f000 fa90 	bl	800f184 <USBD_CtlError>
            err++;
 800ec64:	7afb      	ldrb	r3, [r7, #11]
 800ec66:	3301      	adds	r3, #1
 800ec68:	72fb      	strb	r3, [r7, #11]
          break;
 800ec6a:	e068      	b.n	800ed3e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec72:	691b      	ldr	r3, [r3, #16]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d00b      	beq.n	800ec90 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec7e:	691b      	ldr	r3, [r3, #16]
 800ec80:	687a      	ldr	r2, [r7, #4]
 800ec82:	7c12      	ldrb	r2, [r2, #16]
 800ec84:	f107 0108 	add.w	r1, r7, #8
 800ec88:	4610      	mov	r0, r2
 800ec8a:	4798      	blx	r3
 800ec8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ec8e:	e056      	b.n	800ed3e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ec90:	6839      	ldr	r1, [r7, #0]
 800ec92:	6878      	ldr	r0, [r7, #4]
 800ec94:	f000 fa76 	bl	800f184 <USBD_CtlError>
            err++;
 800ec98:	7afb      	ldrb	r3, [r7, #11]
 800ec9a:	3301      	adds	r3, #1
 800ec9c:	72fb      	strb	r3, [r7, #11]
          break;
 800ec9e:	e04e      	b.n	800ed3e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eca6:	695b      	ldr	r3, [r3, #20]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d00b      	beq.n	800ecc4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecb2:	695b      	ldr	r3, [r3, #20]
 800ecb4:	687a      	ldr	r2, [r7, #4]
 800ecb6:	7c12      	ldrb	r2, [r2, #16]
 800ecb8:	f107 0108 	add.w	r1, r7, #8
 800ecbc:	4610      	mov	r0, r2
 800ecbe:	4798      	blx	r3
 800ecc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ecc2:	e03c      	b.n	800ed3e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ecc4:	6839      	ldr	r1, [r7, #0]
 800ecc6:	6878      	ldr	r0, [r7, #4]
 800ecc8:	f000 fa5c 	bl	800f184 <USBD_CtlError>
            err++;
 800eccc:	7afb      	ldrb	r3, [r7, #11]
 800ecce:	3301      	adds	r3, #1
 800ecd0:	72fb      	strb	r3, [r7, #11]
          break;
 800ecd2:	e034      	b.n	800ed3e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecda:	699b      	ldr	r3, [r3, #24]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d00b      	beq.n	800ecf8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ece6:	699b      	ldr	r3, [r3, #24]
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	7c12      	ldrb	r2, [r2, #16]
 800ecec:	f107 0108 	add.w	r1, r7, #8
 800ecf0:	4610      	mov	r0, r2
 800ecf2:	4798      	blx	r3
 800ecf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ecf6:	e022      	b.n	800ed3e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ecf8:	6839      	ldr	r1, [r7, #0]
 800ecfa:	6878      	ldr	r0, [r7, #4]
 800ecfc:	f000 fa42 	bl	800f184 <USBD_CtlError>
            err++;
 800ed00:	7afb      	ldrb	r3, [r7, #11]
 800ed02:	3301      	adds	r3, #1
 800ed04:	72fb      	strb	r3, [r7, #11]
          break;
 800ed06:	e01a      	b.n	800ed3e <USBD_GetDescriptor+0x23a>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          if (pdev->pClass->GetUsrStrDescriptor != NULL)
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d00c      	beq.n	800ed2e <USBD_GetDescriptor+0x22a>
          {
            pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed1c:	683a      	ldr	r2, [r7, #0]
 800ed1e:	8852      	ldrh	r2, [r2, #2]
 800ed20:	b2d1      	uxtb	r1, r2
 800ed22:	f107 0208 	add.w	r2, r7, #8
 800ed26:	6878      	ldr	r0, [r7, #4]
 800ed28:	4798      	blx	r3
 800ed2a:	60f8      	str	r0, [r7, #12]

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif
          break;
 800ed2c:	e006      	b.n	800ed3c <USBD_GetDescriptor+0x238>
            USBD_CtlError(pdev, req);
 800ed2e:	6839      	ldr	r1, [r7, #0]
 800ed30:	6878      	ldr	r0, [r7, #4]
 800ed32:	f000 fa27 	bl	800f184 <USBD_CtlError>
            err++;
 800ed36:	7afb      	ldrb	r3, [r7, #11]
 800ed38:	3301      	adds	r3, #1
 800ed3a:	72fb      	strb	r3, [r7, #11]
          break;
 800ed3c:	bf00      	nop
      }
      break;
 800ed3e:	e037      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	7c1b      	ldrb	r3, [r3, #16]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d109      	bne.n	800ed5c <USBD_GetDescriptor+0x258>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed50:	f107 0208 	add.w	r2, r7, #8
 800ed54:	4610      	mov	r0, r2
 800ed56:	4798      	blx	r3
 800ed58:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ed5a:	e029      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800ed5c:	6839      	ldr	r1, [r7, #0]
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f000 fa10 	bl	800f184 <USBD_CtlError>
        err++;
 800ed64:	7afb      	ldrb	r3, [r7, #11]
 800ed66:	3301      	adds	r3, #1
 800ed68:	72fb      	strb	r3, [r7, #11]
      break;
 800ed6a:	e021      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	7c1b      	ldrb	r3, [r3, #16]
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d10d      	bne.n	800ed90 <USBD_GetDescriptor+0x28c>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed7c:	f107 0208 	add.w	r2, r7, #8
 800ed80:	4610      	mov	r0, r2
 800ed82:	4798      	blx	r3
 800ed84:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	3301      	adds	r3, #1
 800ed8a:	2207      	movs	r2, #7
 800ed8c:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ed8e:	e00f      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800ed90:	6839      	ldr	r1, [r7, #0]
 800ed92:	6878      	ldr	r0, [r7, #4]
 800ed94:	f000 f9f6 	bl	800f184 <USBD_CtlError>
        err++;
 800ed98:	7afb      	ldrb	r3, [r7, #11]
 800ed9a:	3301      	adds	r3, #1
 800ed9c:	72fb      	strb	r3, [r7, #11]
      break;
 800ed9e:	e007      	b.n	800edb0 <USBD_GetDescriptor+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800eda0:	6839      	ldr	r1, [r7, #0]
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 f9ee 	bl	800f184 <USBD_CtlError>
      err++;
 800eda8:	7afb      	ldrb	r3, [r7, #11]
 800edaa:	3301      	adds	r3, #1
 800edac:	72fb      	strb	r3, [r7, #11]
      break;
 800edae:	bf00      	nop
  }

  if (err != 0U)
 800edb0:	7afb      	ldrb	r3, [r7, #11]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d11e      	bne.n	800edf4 <USBD_GetDescriptor+0x2f0>
  {
    return;
  }

  if (req->wLength != 0U)
 800edb6:	683b      	ldr	r3, [r7, #0]
 800edb8:	88db      	ldrh	r3, [r3, #6]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d016      	beq.n	800edec <USBD_GetDescriptor+0x2e8>
  {
    if (len != 0U)
 800edbe:	893b      	ldrh	r3, [r7, #8]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d00e      	beq.n	800ede2 <USBD_GetDescriptor+0x2de>
    {
      len = MIN(len, req->wLength);
 800edc4:	683b      	ldr	r3, [r7, #0]
 800edc6:	88da      	ldrh	r2, [r3, #6]
 800edc8:	893b      	ldrh	r3, [r7, #8]
 800edca:	4293      	cmp	r3, r2
 800edcc:	bf28      	it	cs
 800edce:	4613      	movcs	r3, r2
 800edd0:	b29b      	uxth	r3, r3
 800edd2:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800edd4:	893b      	ldrh	r3, [r7, #8]
 800edd6:	461a      	mov	r2, r3
 800edd8:	68f9      	ldr	r1, [r7, #12]
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f000 fb53 	bl	800f486 <USBD_CtlSendData>
 800ede0:	e009      	b.n	800edf6 <USBD_GetDescriptor+0x2f2>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ede2:	6839      	ldr	r1, [r7, #0]
 800ede4:	6878      	ldr	r0, [r7, #4]
 800ede6:	f000 f9cd 	bl	800f184 <USBD_CtlError>
 800edea:	e004      	b.n	800edf6 <USBD_GetDescriptor+0x2f2>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800edec:	6878      	ldr	r0, [r7, #4]
 800edee:	f000 fba4 	bl	800f53a <USBD_CtlSendStatus>
 800edf2:	e000      	b.n	800edf6 <USBD_GetDescriptor+0x2f2>
    return;
 800edf4:	bf00      	nop
  }
}
 800edf6:	3710      	adds	r7, #16
 800edf8:	46bd      	mov	sp, r7
 800edfa:	bd80      	pop	{r7, pc}

0800edfc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800edfc:	b580      	push	{r7, lr}
 800edfe:	b084      	sub	sp, #16
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	6078      	str	r0, [r7, #4]
 800ee04:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	889b      	ldrh	r3, [r3, #4]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d131      	bne.n	800ee72 <USBD_SetAddress+0x76>
 800ee0e:	683b      	ldr	r3, [r7, #0]
 800ee10:	88db      	ldrh	r3, [r3, #6]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d12d      	bne.n	800ee72 <USBD_SetAddress+0x76>
 800ee16:	683b      	ldr	r3, [r7, #0]
 800ee18:	885b      	ldrh	r3, [r3, #2]
 800ee1a:	2b7f      	cmp	r3, #127	@ 0x7f
 800ee1c:	d829      	bhi.n	800ee72 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	885b      	ldrh	r3, [r3, #2]
 800ee22:	b2db      	uxtb	r3, r3
 800ee24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee28:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee30:	b2db      	uxtb	r3, r3
 800ee32:	2b03      	cmp	r3, #3
 800ee34:	d104      	bne.n	800ee40 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ee36:	6839      	ldr	r1, [r7, #0]
 800ee38:	6878      	ldr	r0, [r7, #4]
 800ee3a:	f000 f9a3 	bl	800f184 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee3e:	e01d      	b.n	800ee7c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	7bfa      	ldrb	r2, [r7, #15]
 800ee44:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ee48:	7bfb      	ldrb	r3, [r7, #15]
 800ee4a:	4619      	mov	r1, r3
 800ee4c:	6878      	ldr	r0, [r7, #4]
 800ee4e:	f7ff f861 	bl	800df14 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ee52:	6878      	ldr	r0, [r7, #4]
 800ee54:	f000 fb71 	bl	800f53a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ee58:	7bfb      	ldrb	r3, [r7, #15]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d004      	beq.n	800ee68 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2202      	movs	r2, #2
 800ee62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee66:	e009      	b.n	800ee7c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee70:	e004      	b.n	800ee7c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ee72:	6839      	ldr	r1, [r7, #0]
 800ee74:	6878      	ldr	r0, [r7, #4]
 800ee76:	f000 f985 	bl	800f184 <USBD_CtlError>
  }
}
 800ee7a:	bf00      	nop
 800ee7c:	bf00      	nop
 800ee7e:	3710      	adds	r7, #16
 800ee80:	46bd      	mov	sp, r7
 800ee82:	bd80      	pop	{r7, pc}

0800ee84 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b084      	sub	sp, #16
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
 800ee8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ee8e:	2300      	movs	r3, #0
 800ee90:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	885b      	ldrh	r3, [r3, #2]
 800ee96:	b2da      	uxtb	r2, r3
 800ee98:	4b4c      	ldr	r3, [pc, #304]	@ (800efcc <USBD_SetConfig+0x148>)
 800ee9a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ee9c:	4b4b      	ldr	r3, [pc, #300]	@ (800efcc <USBD_SetConfig+0x148>)
 800ee9e:	781b      	ldrb	r3, [r3, #0]
 800eea0:	2b01      	cmp	r3, #1
 800eea2:	d905      	bls.n	800eeb0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800eea4:	6839      	ldr	r1, [r7, #0]
 800eea6:	6878      	ldr	r0, [r7, #4]
 800eea8:	f000 f96c 	bl	800f184 <USBD_CtlError>
    return USBD_FAIL;
 800eeac:	2303      	movs	r3, #3
 800eeae:	e088      	b.n	800efc2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeb6:	b2db      	uxtb	r3, r3
 800eeb8:	2b02      	cmp	r3, #2
 800eeba:	d002      	beq.n	800eec2 <USBD_SetConfig+0x3e>
 800eebc:	2b03      	cmp	r3, #3
 800eebe:	d025      	beq.n	800ef0c <USBD_SetConfig+0x88>
 800eec0:	e071      	b.n	800efa6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800eec2:	4b42      	ldr	r3, [pc, #264]	@ (800efcc <USBD_SetConfig+0x148>)
 800eec4:	781b      	ldrb	r3, [r3, #0]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d01c      	beq.n	800ef04 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800eeca:	4b40      	ldr	r3, [pc, #256]	@ (800efcc <USBD_SetConfig+0x148>)
 800eecc:	781b      	ldrb	r3, [r3, #0]
 800eece:	461a      	mov	r2, r3
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eed4:	4b3d      	ldr	r3, [pc, #244]	@ (800efcc <USBD_SetConfig+0x148>)
 800eed6:	781b      	ldrb	r3, [r3, #0]
 800eed8:	4619      	mov	r1, r3
 800eeda:	6878      	ldr	r0, [r7, #4]
 800eedc:	f7ff f93b 	bl	800e156 <USBD_SetClassConfig>
 800eee0:	4603      	mov	r3, r0
 800eee2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800eee4:	7bfb      	ldrb	r3, [r7, #15]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d004      	beq.n	800eef4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800eeea:	6839      	ldr	r1, [r7, #0]
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f000 f949 	bl	800f184 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800eef2:	e065      	b.n	800efc0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800eef4:	6878      	ldr	r0, [r7, #4]
 800eef6:	f000 fb20 	bl	800f53a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	2203      	movs	r2, #3
 800eefe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ef02:	e05d      	b.n	800efc0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ef04:	6878      	ldr	r0, [r7, #4]
 800ef06:	f000 fb18 	bl	800f53a <USBD_CtlSendStatus>
      break;
 800ef0a:	e059      	b.n	800efc0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ef0c:	4b2f      	ldr	r3, [pc, #188]	@ (800efcc <USBD_SetConfig+0x148>)
 800ef0e:	781b      	ldrb	r3, [r3, #0]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d112      	bne.n	800ef3a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	2202      	movs	r2, #2
 800ef18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ef1c:	4b2b      	ldr	r3, [pc, #172]	@ (800efcc <USBD_SetConfig+0x148>)
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	461a      	mov	r2, r3
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ef26:	4b29      	ldr	r3, [pc, #164]	@ (800efcc <USBD_SetConfig+0x148>)
 800ef28:	781b      	ldrb	r3, [r3, #0]
 800ef2a:	4619      	mov	r1, r3
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f7ff f92e 	bl	800e18e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ef32:	6878      	ldr	r0, [r7, #4]
 800ef34:	f000 fb01 	bl	800f53a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ef38:	e042      	b.n	800efc0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800ef3a:	4b24      	ldr	r3, [pc, #144]	@ (800efcc <USBD_SetConfig+0x148>)
 800ef3c:	781b      	ldrb	r3, [r3, #0]
 800ef3e:	461a      	mov	r2, r3
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	685b      	ldr	r3, [r3, #4]
 800ef44:	429a      	cmp	r2, r3
 800ef46:	d02a      	beq.n	800ef9e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	685b      	ldr	r3, [r3, #4]
 800ef4c:	b2db      	uxtb	r3, r3
 800ef4e:	4619      	mov	r1, r3
 800ef50:	6878      	ldr	r0, [r7, #4]
 800ef52:	f7ff f91c 	bl	800e18e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ef56:	4b1d      	ldr	r3, [pc, #116]	@ (800efcc <USBD_SetConfig+0x148>)
 800ef58:	781b      	ldrb	r3, [r3, #0]
 800ef5a:	461a      	mov	r2, r3
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ef60:	4b1a      	ldr	r3, [pc, #104]	@ (800efcc <USBD_SetConfig+0x148>)
 800ef62:	781b      	ldrb	r3, [r3, #0]
 800ef64:	4619      	mov	r1, r3
 800ef66:	6878      	ldr	r0, [r7, #4]
 800ef68:	f7ff f8f5 	bl	800e156 <USBD_SetClassConfig>
 800ef6c:	4603      	mov	r3, r0
 800ef6e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ef70:	7bfb      	ldrb	r3, [r7, #15]
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d00f      	beq.n	800ef96 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800ef76:	6839      	ldr	r1, [r7, #0]
 800ef78:	6878      	ldr	r0, [r7, #4]
 800ef7a:	f000 f903 	bl	800f184 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	685b      	ldr	r3, [r3, #4]
 800ef82:	b2db      	uxtb	r3, r3
 800ef84:	4619      	mov	r1, r3
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f7ff f901 	bl	800e18e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	2202      	movs	r2, #2
 800ef90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ef94:	e014      	b.n	800efc0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	f000 facf 	bl	800f53a <USBD_CtlSendStatus>
      break;
 800ef9c:	e010      	b.n	800efc0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ef9e:	6878      	ldr	r0, [r7, #4]
 800efa0:	f000 facb 	bl	800f53a <USBD_CtlSendStatus>
      break;
 800efa4:	e00c      	b.n	800efc0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800efa6:	6839      	ldr	r1, [r7, #0]
 800efa8:	6878      	ldr	r0, [r7, #4]
 800efaa:	f000 f8eb 	bl	800f184 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800efae:	4b07      	ldr	r3, [pc, #28]	@ (800efcc <USBD_SetConfig+0x148>)
 800efb0:	781b      	ldrb	r3, [r3, #0]
 800efb2:	4619      	mov	r1, r3
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f7ff f8ea 	bl	800e18e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800efba:	2303      	movs	r3, #3
 800efbc:	73fb      	strb	r3, [r7, #15]
      break;
 800efbe:	bf00      	nop
  }

  return ret;
 800efc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800efc2:	4618      	mov	r0, r3
 800efc4:	3710      	adds	r7, #16
 800efc6:	46bd      	mov	sp, r7
 800efc8:	bd80      	pop	{r7, pc}
 800efca:	bf00      	nop
 800efcc:	200099ac 	.word	0x200099ac

0800efd0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efd0:	b580      	push	{r7, lr}
 800efd2:	b082      	sub	sp, #8
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	6078      	str	r0, [r7, #4]
 800efd8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800efda:	683b      	ldr	r3, [r7, #0]
 800efdc:	88db      	ldrh	r3, [r3, #6]
 800efde:	2b01      	cmp	r3, #1
 800efe0:	d004      	beq.n	800efec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800efe2:	6839      	ldr	r1, [r7, #0]
 800efe4:	6878      	ldr	r0, [r7, #4]
 800efe6:	f000 f8cd 	bl	800f184 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800efea:	e023      	b.n	800f034 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eff2:	b2db      	uxtb	r3, r3
 800eff4:	2b02      	cmp	r3, #2
 800eff6:	dc02      	bgt.n	800effe <USBD_GetConfig+0x2e>
 800eff8:	2b00      	cmp	r3, #0
 800effa:	dc03      	bgt.n	800f004 <USBD_GetConfig+0x34>
 800effc:	e015      	b.n	800f02a <USBD_GetConfig+0x5a>
 800effe:	2b03      	cmp	r3, #3
 800f000:	d00b      	beq.n	800f01a <USBD_GetConfig+0x4a>
 800f002:	e012      	b.n	800f02a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	2200      	movs	r2, #0
 800f008:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	3308      	adds	r3, #8
 800f00e:	2201      	movs	r2, #1
 800f010:	4619      	mov	r1, r3
 800f012:	6878      	ldr	r0, [r7, #4]
 800f014:	f000 fa37 	bl	800f486 <USBD_CtlSendData>
        break;
 800f018:	e00c      	b.n	800f034 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	3304      	adds	r3, #4
 800f01e:	2201      	movs	r2, #1
 800f020:	4619      	mov	r1, r3
 800f022:	6878      	ldr	r0, [r7, #4]
 800f024:	f000 fa2f 	bl	800f486 <USBD_CtlSendData>
        break;
 800f028:	e004      	b.n	800f034 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f02a:	6839      	ldr	r1, [r7, #0]
 800f02c:	6878      	ldr	r0, [r7, #4]
 800f02e:	f000 f8a9 	bl	800f184 <USBD_CtlError>
        break;
 800f032:	bf00      	nop
}
 800f034:	bf00      	nop
 800f036:	3708      	adds	r7, #8
 800f038:	46bd      	mov	sp, r7
 800f03a:	bd80      	pop	{r7, pc}

0800f03c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f03c:	b580      	push	{r7, lr}
 800f03e:	b082      	sub	sp, #8
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
 800f044:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f04c:	b2db      	uxtb	r3, r3
 800f04e:	3b01      	subs	r3, #1
 800f050:	2b02      	cmp	r3, #2
 800f052:	d81e      	bhi.n	800f092 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f054:	683b      	ldr	r3, [r7, #0]
 800f056:	88db      	ldrh	r3, [r3, #6]
 800f058:	2b02      	cmp	r3, #2
 800f05a:	d004      	beq.n	800f066 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f05c:	6839      	ldr	r1, [r7, #0]
 800f05e:	6878      	ldr	r0, [r7, #4]
 800f060:	f000 f890 	bl	800f184 <USBD_CtlError>
        break;
 800f064:	e01a      	b.n	800f09c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	2201      	movs	r2, #1
 800f06a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f072:	2b00      	cmp	r3, #0
 800f074:	d005      	beq.n	800f082 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	68db      	ldr	r3, [r3, #12]
 800f07a:	f043 0202 	orr.w	r2, r3, #2
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	330c      	adds	r3, #12
 800f086:	2202      	movs	r2, #2
 800f088:	4619      	mov	r1, r3
 800f08a:	6878      	ldr	r0, [r7, #4]
 800f08c:	f000 f9fb 	bl	800f486 <USBD_CtlSendData>
      break;
 800f090:	e004      	b.n	800f09c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f092:	6839      	ldr	r1, [r7, #0]
 800f094:	6878      	ldr	r0, [r7, #4]
 800f096:	f000 f875 	bl	800f184 <USBD_CtlError>
      break;
 800f09a:	bf00      	nop
  }
}
 800f09c:	bf00      	nop
 800f09e:	3708      	adds	r7, #8
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	bd80      	pop	{r7, pc}

0800f0a4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b082      	sub	sp, #8
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	6078      	str	r0, [r7, #4]
 800f0ac:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	885b      	ldrh	r3, [r3, #2]
 800f0b2:	2b01      	cmp	r3, #1
 800f0b4:	d106      	bne.n	800f0c4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	2201      	movs	r2, #1
 800f0ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	f000 fa3b 	bl	800f53a <USBD_CtlSendStatus>
  }
}
 800f0c4:	bf00      	nop
 800f0c6:	3708      	adds	r7, #8
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	bd80      	pop	{r7, pc}

0800f0cc <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b082      	sub	sp, #8
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
 800f0d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f0dc:	b2db      	uxtb	r3, r3
 800f0de:	3b01      	subs	r3, #1
 800f0e0:	2b02      	cmp	r3, #2
 800f0e2:	d80b      	bhi.n	800f0fc <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	885b      	ldrh	r3, [r3, #2]
 800f0e8:	2b01      	cmp	r3, #1
 800f0ea:	d10c      	bne.n	800f106 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f0f4:	6878      	ldr	r0, [r7, #4]
 800f0f6:	f000 fa20 	bl	800f53a <USBD_CtlSendStatus>
      }
      break;
 800f0fa:	e004      	b.n	800f106 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f0fc:	6839      	ldr	r1, [r7, #0]
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	f000 f840 	bl	800f184 <USBD_CtlError>
      break;
 800f104:	e000      	b.n	800f108 <USBD_ClrFeature+0x3c>
      break;
 800f106:	bf00      	nop
  }
}
 800f108:	bf00      	nop
 800f10a:	3708      	adds	r7, #8
 800f10c:	46bd      	mov	sp, r7
 800f10e:	bd80      	pop	{r7, pc}

0800f110 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b084      	sub	sp, #16
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
 800f118:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f11a:	683b      	ldr	r3, [r7, #0]
 800f11c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	781a      	ldrb	r2, [r3, #0]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	3301      	adds	r3, #1
 800f12a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	781a      	ldrb	r2, [r3, #0]
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	3301      	adds	r3, #1
 800f138:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f13a:	68f8      	ldr	r0, [r7, #12]
 800f13c:	f7ff faa9 	bl	800e692 <SWAPBYTE>
 800f140:	4603      	mov	r3, r0
 800f142:	461a      	mov	r2, r3
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	3301      	adds	r3, #1
 800f14c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	3301      	adds	r3, #1
 800f152:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f154:	68f8      	ldr	r0, [r7, #12]
 800f156:	f7ff fa9c 	bl	800e692 <SWAPBYTE>
 800f15a:	4603      	mov	r3, r0
 800f15c:	461a      	mov	r2, r3
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	3301      	adds	r3, #1
 800f166:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	3301      	adds	r3, #1
 800f16c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f16e:	68f8      	ldr	r0, [r7, #12]
 800f170:	f7ff fa8f 	bl	800e692 <SWAPBYTE>
 800f174:	4603      	mov	r3, r0
 800f176:	461a      	mov	r2, r3
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	80da      	strh	r2, [r3, #6]
}
 800f17c:	bf00      	nop
 800f17e:	3710      	adds	r7, #16
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}

0800f184 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b082      	sub	sp, #8
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
 800f18c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f18e:	2180      	movs	r1, #128	@ 0x80
 800f190:	6878      	ldr	r0, [r7, #4]
 800f192:	f7fe fe55 	bl	800de40 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f196:	2100      	movs	r1, #0
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f7fe fe51 	bl	800de40 <USBD_LL_StallEP>
}
 800f19e:	bf00      	nop
 800f1a0:	3708      	adds	r7, #8
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	bd80      	pop	{r7, pc}

0800f1a6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f1a6:	b580      	push	{r7, lr}
 800f1a8:	b086      	sub	sp, #24
 800f1aa:	af00      	add	r7, sp, #0
 800f1ac:	60f8      	str	r0, [r7, #12]
 800f1ae:	60b9      	str	r1, [r7, #8]
 800f1b0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d036      	beq.n	800f22a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f1c0:	6938      	ldr	r0, [r7, #16]
 800f1c2:	f000 f836 	bl	800f232 <USBD_GetLen>
 800f1c6:	4603      	mov	r3, r0
 800f1c8:	3301      	adds	r3, #1
 800f1ca:	b29b      	uxth	r3, r3
 800f1cc:	005b      	lsls	r3, r3, #1
 800f1ce:	b29a      	uxth	r2, r3
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f1d4:	7dfb      	ldrb	r3, [r7, #23]
 800f1d6:	68ba      	ldr	r2, [r7, #8]
 800f1d8:	4413      	add	r3, r2
 800f1da:	687a      	ldr	r2, [r7, #4]
 800f1dc:	7812      	ldrb	r2, [r2, #0]
 800f1de:	701a      	strb	r2, [r3, #0]
  idx++;
 800f1e0:	7dfb      	ldrb	r3, [r7, #23]
 800f1e2:	3301      	adds	r3, #1
 800f1e4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f1e6:	7dfb      	ldrb	r3, [r7, #23]
 800f1e8:	68ba      	ldr	r2, [r7, #8]
 800f1ea:	4413      	add	r3, r2
 800f1ec:	2203      	movs	r2, #3
 800f1ee:	701a      	strb	r2, [r3, #0]
  idx++;
 800f1f0:	7dfb      	ldrb	r3, [r7, #23]
 800f1f2:	3301      	adds	r3, #1
 800f1f4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f1f6:	e013      	b.n	800f220 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f1f8:	7dfb      	ldrb	r3, [r7, #23]
 800f1fa:	68ba      	ldr	r2, [r7, #8]
 800f1fc:	4413      	add	r3, r2
 800f1fe:	693a      	ldr	r2, [r7, #16]
 800f200:	7812      	ldrb	r2, [r2, #0]
 800f202:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f204:	693b      	ldr	r3, [r7, #16]
 800f206:	3301      	adds	r3, #1
 800f208:	613b      	str	r3, [r7, #16]
    idx++;
 800f20a:	7dfb      	ldrb	r3, [r7, #23]
 800f20c:	3301      	adds	r3, #1
 800f20e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f210:	7dfb      	ldrb	r3, [r7, #23]
 800f212:	68ba      	ldr	r2, [r7, #8]
 800f214:	4413      	add	r3, r2
 800f216:	2200      	movs	r2, #0
 800f218:	701a      	strb	r2, [r3, #0]
    idx++;
 800f21a:	7dfb      	ldrb	r3, [r7, #23]
 800f21c:	3301      	adds	r3, #1
 800f21e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f220:	693b      	ldr	r3, [r7, #16]
 800f222:	781b      	ldrb	r3, [r3, #0]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d1e7      	bne.n	800f1f8 <USBD_GetString+0x52>
 800f228:	e000      	b.n	800f22c <USBD_GetString+0x86>
    return;
 800f22a:	bf00      	nop
  }
}
 800f22c:	3718      	adds	r7, #24
 800f22e:	46bd      	mov	sp, r7
 800f230:	bd80      	pop	{r7, pc}

0800f232 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f232:	b480      	push	{r7}
 800f234:	b085      	sub	sp, #20
 800f236:	af00      	add	r7, sp, #0
 800f238:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f23a:	2300      	movs	r3, #0
 800f23c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f242:	e005      	b.n	800f250 <USBD_GetLen+0x1e>
  {
    len++;
 800f244:	7bfb      	ldrb	r3, [r7, #15]
 800f246:	3301      	adds	r3, #1
 800f248:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f24a:	68bb      	ldr	r3, [r7, #8]
 800f24c:	3301      	adds	r3, #1
 800f24e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	781b      	ldrb	r3, [r3, #0]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d1f5      	bne.n	800f244 <USBD_GetLen+0x12>
  }

  return len;
 800f258:	7bfb      	ldrb	r3, [r7, #15]
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	3714      	adds	r7, #20
 800f25e:	46bd      	mov	sp, r7
 800f260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f264:	4770      	bx	lr
	...

0800f268 <USBD_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f268:	b480      	push	{r7}
 800f26a:	b083      	sub	sp, #12
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	4603      	mov	r3, r0
 800f270:	6039      	str	r1, [r7, #0]
 800f272:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_DeviceDesc);
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	2212      	movs	r2, #18
 800f278:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 800f27a:	4b03      	ldr	r3, [pc, #12]	@ (800f288 <USBD_DeviceDescriptor+0x20>)
}
 800f27c:	4618      	mov	r0, r3
 800f27e:	370c      	adds	r7, #12
 800f280:	46bd      	mov	sp, r7
 800f282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f286:	4770      	bx	lr
 800f288:	20000398 	.word	0x20000398

0800f28c <USBD_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f28c:	b480      	push	{r7}
 800f28e:	b083      	sub	sp, #12
 800f290:	af00      	add	r7, sp, #0
 800f292:	4603      	mov	r3, r0
 800f294:	6039      	str	r1, [r7, #0]
 800f296:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	2204      	movs	r2, #4
 800f29c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f29e:	4b03      	ldr	r3, [pc, #12]	@ (800f2ac <USBD_LangIDStrDescriptor+0x20>)
}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	370c      	adds	r7, #12
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2aa:	4770      	bx	lr
 800f2ac:	200003ac 	.word	0x200003ac

0800f2b0 <USBD_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b082      	sub	sp, #8
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	6039      	str	r1, [r7, #0]
 800f2ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f2bc:	79fb      	ldrb	r3, [r7, #7]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d105      	bne.n	800f2ce <USBD_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f2c2:	683a      	ldr	r2, [r7, #0]
 800f2c4:	4907      	ldr	r1, [pc, #28]	@ (800f2e4 <USBD_ProductStrDescriptor+0x34>)
 800f2c6:	4808      	ldr	r0, [pc, #32]	@ (800f2e8 <USBD_ProductStrDescriptor+0x38>)
 800f2c8:	f7ff ff6d 	bl	800f1a6 <USBD_GetString>
 800f2cc:	e004      	b.n	800f2d8 <USBD_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f2ce:	683a      	ldr	r2, [r7, #0]
 800f2d0:	4904      	ldr	r1, [pc, #16]	@ (800f2e4 <USBD_ProductStrDescriptor+0x34>)
 800f2d2:	4805      	ldr	r0, [pc, #20]	@ (800f2e8 <USBD_ProductStrDescriptor+0x38>)
 800f2d4:	f7ff ff67 	bl	800f1a6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f2d8:	4b02      	ldr	r3, [pc, #8]	@ (800f2e4 <USBD_ProductStrDescriptor+0x34>)
}
 800f2da:	4618      	mov	r0, r3
 800f2dc:	3708      	adds	r7, #8
 800f2de:	46bd      	mov	sp, r7
 800f2e0:	bd80      	pop	{r7, pc}
 800f2e2:	bf00      	nop
 800f2e4:	200099b0 	.word	0x200099b0
 800f2e8:	08013820 	.word	0x08013820

0800f2ec <USBD_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f2ec:	b580      	push	{r7, lr}
 800f2ee:	b082      	sub	sp, #8
 800f2f0:	af00      	add	r7, sp, #0
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	6039      	str	r1, [r7, #0]
 800f2f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f2f8:	683a      	ldr	r2, [r7, #0]
 800f2fa:	4904      	ldr	r1, [pc, #16]	@ (800f30c <USBD_ManufacturerStrDescriptor+0x20>)
 800f2fc:	4804      	ldr	r0, [pc, #16]	@ (800f310 <USBD_ManufacturerStrDescriptor+0x24>)
 800f2fe:	f7ff ff52 	bl	800f1a6 <USBD_GetString>
  return USBD_StrDesc;
 800f302:	4b02      	ldr	r3, [pc, #8]	@ (800f30c <USBD_ManufacturerStrDescriptor+0x20>)
}
 800f304:	4618      	mov	r0, r3
 800f306:	3708      	adds	r7, #8
 800f308:	46bd      	mov	sp, r7
 800f30a:	bd80      	pop	{r7, pc}
 800f30c:	200099b0 	.word	0x200099b0
 800f310:	08013838 	.word	0x08013838

0800f314 <USBD_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b082      	sub	sp, #8
 800f318:	af00      	add	r7, sp, #0
 800f31a:	4603      	mov	r3, r0
 800f31c:	6039      	str	r1, [r7, #0]
 800f31e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f320:	683b      	ldr	r3, [r7, #0]
 800f322:	221a      	movs	r2, #26
 800f324:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f326:	f000 f843 	bl	800f3b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_SerialStrDescriptor */

  /* USER CODE END USBD_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800f32a:	4b02      	ldr	r3, [pc, #8]	@ (800f334 <USBD_SerialStrDescriptor+0x20>)
}
 800f32c:	4618      	mov	r0, r3
 800f32e:	3708      	adds	r7, #8
 800f330:	46bd      	mov	sp, r7
 800f332:	bd80      	pop	{r7, pc}
 800f334:	200003b0 	.word	0x200003b0

0800f338 <USBD_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b082      	sub	sp, #8
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	4603      	mov	r3, r0
 800f340:	6039      	str	r1, [r7, #0]
 800f342:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f344:	79fb      	ldrb	r3, [r7, #7]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d105      	bne.n	800f356 <USBD_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f34a:	683a      	ldr	r2, [r7, #0]
 800f34c:	4907      	ldr	r1, [pc, #28]	@ (800f36c <USBD_ConfigStrDescriptor+0x34>)
 800f34e:	4808      	ldr	r0, [pc, #32]	@ (800f370 <USBD_ConfigStrDescriptor+0x38>)
 800f350:	f7ff ff29 	bl	800f1a6 <USBD_GetString>
 800f354:	e004      	b.n	800f360 <USBD_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f356:	683a      	ldr	r2, [r7, #0]
 800f358:	4904      	ldr	r1, [pc, #16]	@ (800f36c <USBD_ConfigStrDescriptor+0x34>)
 800f35a:	4805      	ldr	r0, [pc, #20]	@ (800f370 <USBD_ConfigStrDescriptor+0x38>)
 800f35c:	f7ff ff23 	bl	800f1a6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f360:	4b02      	ldr	r3, [pc, #8]	@ (800f36c <USBD_ConfigStrDescriptor+0x34>)
}
 800f362:	4618      	mov	r0, r3
 800f364:	3708      	adds	r7, #8
 800f366:	46bd      	mov	sp, r7
 800f368:	bd80      	pop	{r7, pc}
 800f36a:	bf00      	nop
 800f36c:	200099b0 	.word	0x200099b0
 800f370:	0801384c 	.word	0x0801384c

0800f374 <USBD_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f374:	b580      	push	{r7, lr}
 800f376:	b082      	sub	sp, #8
 800f378:	af00      	add	r7, sp, #0
 800f37a:	4603      	mov	r3, r0
 800f37c:	6039      	str	r1, [r7, #0]
 800f37e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f380:	79fb      	ldrb	r3, [r7, #7]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d105      	bne.n	800f392 <USBD_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f386:	683a      	ldr	r2, [r7, #0]
 800f388:	4907      	ldr	r1, [pc, #28]	@ (800f3a8 <USBD_InterfaceStrDescriptor+0x34>)
 800f38a:	4808      	ldr	r0, [pc, #32]	@ (800f3ac <USBD_InterfaceStrDescriptor+0x38>)
 800f38c:	f7ff ff0b 	bl	800f1a6 <USBD_GetString>
 800f390:	e004      	b.n	800f39c <USBD_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f392:	683a      	ldr	r2, [r7, #0]
 800f394:	4904      	ldr	r1, [pc, #16]	@ (800f3a8 <USBD_InterfaceStrDescriptor+0x34>)
 800f396:	4805      	ldr	r0, [pc, #20]	@ (800f3ac <USBD_InterfaceStrDescriptor+0x38>)
 800f398:	f7ff ff05 	bl	800f1a6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f39c:	4b02      	ldr	r3, [pc, #8]	@ (800f3a8 <USBD_InterfaceStrDescriptor+0x34>)
}
 800f39e:	4618      	mov	r0, r3
 800f3a0:	3708      	adds	r7, #8
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}
 800f3a6:	bf00      	nop
 800f3a8:	200099b0 	.word	0x200099b0
 800f3ac:	0801385c 	.word	0x0801385c

0800f3b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f3b0:	b580      	push	{r7, lr}
 800f3b2:	b084      	sub	sp, #16
 800f3b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f3b6:	4b0f      	ldr	r3, [pc, #60]	@ (800f3f4 <Get_SerialNum+0x44>)
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f3bc:	4b0e      	ldr	r3, [pc, #56]	@ (800f3f8 <Get_SerialNum+0x48>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f3c2:	4b0e      	ldr	r3, [pc, #56]	@ (800f3fc <Get_SerialNum+0x4c>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f3c8:	68fa      	ldr	r2, [r7, #12]
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	4413      	add	r3, r2
 800f3ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d009      	beq.n	800f3ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f3d6:	2208      	movs	r2, #8
 800f3d8:	4909      	ldr	r1, [pc, #36]	@ (800f400 <Get_SerialNum+0x50>)
 800f3da:	68f8      	ldr	r0, [r7, #12]
 800f3dc:	f000 f814 	bl	800f408 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f3e0:	2204      	movs	r2, #4
 800f3e2:	4908      	ldr	r1, [pc, #32]	@ (800f404 <Get_SerialNum+0x54>)
 800f3e4:	68b8      	ldr	r0, [r7, #8]
 800f3e6:	f000 f80f 	bl	800f408 <IntToUnicode>
  }
}
 800f3ea:	bf00      	nop
 800f3ec:	3710      	adds	r7, #16
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}
 800f3f2:	bf00      	nop
 800f3f4:	1fff7a10 	.word	0x1fff7a10
 800f3f8:	1fff7a14 	.word	0x1fff7a14
 800f3fc:	1fff7a18 	.word	0x1fff7a18
 800f400:	200003b2 	.word	0x200003b2
 800f404:	200003c2 	.word	0x200003c2

0800f408 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f408:	b480      	push	{r7}
 800f40a:	b087      	sub	sp, #28
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	60f8      	str	r0, [r7, #12]
 800f410:	60b9      	str	r1, [r7, #8]
 800f412:	4613      	mov	r3, r2
 800f414:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f416:	2300      	movs	r3, #0
 800f418:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f41a:	2300      	movs	r3, #0
 800f41c:	75fb      	strb	r3, [r7, #23]
 800f41e:	e027      	b.n	800f470 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	0f1b      	lsrs	r3, r3, #28
 800f424:	2b09      	cmp	r3, #9
 800f426:	d80b      	bhi.n	800f440 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	0f1b      	lsrs	r3, r3, #28
 800f42c:	b2da      	uxtb	r2, r3
 800f42e:	7dfb      	ldrb	r3, [r7, #23]
 800f430:	005b      	lsls	r3, r3, #1
 800f432:	4619      	mov	r1, r3
 800f434:	68bb      	ldr	r3, [r7, #8]
 800f436:	440b      	add	r3, r1
 800f438:	3230      	adds	r2, #48	@ 0x30
 800f43a:	b2d2      	uxtb	r2, r2
 800f43c:	701a      	strb	r2, [r3, #0]
 800f43e:	e00a      	b.n	800f456 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	0f1b      	lsrs	r3, r3, #28
 800f444:	b2da      	uxtb	r2, r3
 800f446:	7dfb      	ldrb	r3, [r7, #23]
 800f448:	005b      	lsls	r3, r3, #1
 800f44a:	4619      	mov	r1, r3
 800f44c:	68bb      	ldr	r3, [r7, #8]
 800f44e:	440b      	add	r3, r1
 800f450:	3237      	adds	r2, #55	@ 0x37
 800f452:	b2d2      	uxtb	r2, r2
 800f454:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	011b      	lsls	r3, r3, #4
 800f45a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f45c:	7dfb      	ldrb	r3, [r7, #23]
 800f45e:	005b      	lsls	r3, r3, #1
 800f460:	3301      	adds	r3, #1
 800f462:	68ba      	ldr	r2, [r7, #8]
 800f464:	4413      	add	r3, r2
 800f466:	2200      	movs	r2, #0
 800f468:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f46a:	7dfb      	ldrb	r3, [r7, #23]
 800f46c:	3301      	adds	r3, #1
 800f46e:	75fb      	strb	r3, [r7, #23]
 800f470:	7dfa      	ldrb	r2, [r7, #23]
 800f472:	79fb      	ldrb	r3, [r7, #7]
 800f474:	429a      	cmp	r2, r3
 800f476:	d3d3      	bcc.n	800f420 <IntToUnicode+0x18>
  }
}
 800f478:	bf00      	nop
 800f47a:	bf00      	nop
 800f47c:	371c      	adds	r7, #28
 800f47e:	46bd      	mov	sp, r7
 800f480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f484:	4770      	bx	lr

0800f486 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f486:	b580      	push	{r7, lr}
 800f488:	b084      	sub	sp, #16
 800f48a:	af00      	add	r7, sp, #0
 800f48c:	60f8      	str	r0, [r7, #12]
 800f48e:	60b9      	str	r1, [r7, #8]
 800f490:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	2202      	movs	r2, #2
 800f496:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	687a      	ldr	r2, [r7, #4]
 800f49e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	687a      	ldr	r2, [r7, #4]
 800f4a4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	68ba      	ldr	r2, [r7, #8]
 800f4aa:	2100      	movs	r1, #0
 800f4ac:	68f8      	ldr	r0, [r7, #12]
 800f4ae:	f7fe fd50 	bl	800df52 <USBD_LL_Transmit>

  return USBD_OK;
 800f4b2:	2300      	movs	r3, #0
}
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	3710      	adds	r7, #16
 800f4b8:	46bd      	mov	sp, r7
 800f4ba:	bd80      	pop	{r7, pc}

0800f4bc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b084      	sub	sp, #16
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	60f8      	str	r0, [r7, #12]
 800f4c4:	60b9      	str	r1, [r7, #8]
 800f4c6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	68ba      	ldr	r2, [r7, #8]
 800f4cc:	2100      	movs	r1, #0
 800f4ce:	68f8      	ldr	r0, [r7, #12]
 800f4d0:	f7fe fd3f 	bl	800df52 <USBD_LL_Transmit>

  return USBD_OK;
 800f4d4:	2300      	movs	r3, #0
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3710      	adds	r7, #16
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}

0800f4de <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b084      	sub	sp, #16
 800f4e2:	af00      	add	r7, sp, #0
 800f4e4:	60f8      	str	r0, [r7, #12]
 800f4e6:	60b9      	str	r1, [r7, #8]
 800f4e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	2203      	movs	r2, #3
 800f4ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	687a      	ldr	r2, [r7, #4]
 800f4f6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	687a      	ldr	r2, [r7, #4]
 800f4fe:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	68ba      	ldr	r2, [r7, #8]
 800f506:	2100      	movs	r1, #0
 800f508:	68f8      	ldr	r0, [r7, #12]
 800f50a:	f7fe fd43 	bl	800df94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f50e:	2300      	movs	r3, #0
}
 800f510:	4618      	mov	r0, r3
 800f512:	3710      	adds	r7, #16
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}

0800f518 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b084      	sub	sp, #16
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	60f8      	str	r0, [r7, #12]
 800f520:	60b9      	str	r1, [r7, #8]
 800f522:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	68ba      	ldr	r2, [r7, #8]
 800f528:	2100      	movs	r1, #0
 800f52a:	68f8      	ldr	r0, [r7, #12]
 800f52c:	f7fe fd32 	bl	800df94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f530:	2300      	movs	r3, #0
}
 800f532:	4618      	mov	r0, r3
 800f534:	3710      	adds	r7, #16
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}

0800f53a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f53a:	b580      	push	{r7, lr}
 800f53c:	b082      	sub	sp, #8
 800f53e:	af00      	add	r7, sp, #0
 800f540:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2204      	movs	r2, #4
 800f546:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f54a:	2300      	movs	r3, #0
 800f54c:	2200      	movs	r2, #0
 800f54e:	2100      	movs	r1, #0
 800f550:	6878      	ldr	r0, [r7, #4]
 800f552:	f7fe fcfe 	bl	800df52 <USBD_LL_Transmit>

  return USBD_OK;
 800f556:	2300      	movs	r3, #0
}
 800f558:	4618      	mov	r0, r3
 800f55a:	3708      	adds	r7, #8
 800f55c:	46bd      	mov	sp, r7
 800f55e:	bd80      	pop	{r7, pc}

0800f560 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b082      	sub	sp, #8
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	2205      	movs	r2, #5
 800f56c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f570:	2300      	movs	r3, #0
 800f572:	2200      	movs	r2, #0
 800f574:	2100      	movs	r1, #0
 800f576:	6878      	ldr	r0, [r7, #4]
 800f578:	f7fe fd0c 	bl	800df94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f57c:	2300      	movs	r3, #0
}
 800f57e:	4618      	mov	r0, r3
 800f580:	3708      	adds	r7, #8
 800f582:	46bd      	mov	sp, r7
 800f584:	bd80      	pop	{r7, pc}
	...

0800f588 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b084      	sub	sp, #16
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
 800f590:	460b      	mov	r3, r1
 800f592:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = &CUSTOM_HID_Instance;
 800f594:	4b43      	ldr	r3, [pc, #268]	@ (800f6a4 <USBD_CUSTOM_HID_Init+0x11c>)
 800f596:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d105      	bne.n	800f5aa <USBD_CUSTOM_HID_Init+0x22>
  {
    pdev->pClassData_HID_Custom = NULL;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	2200      	movs	r2, #0
 800f5a2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
    return (uint8_t)USBD_EMEM;
 800f5a6:	2302      	movs	r3, #2
 800f5a8:	e077      	b.n	800f69a <USBD_CUSTOM_HID_Init+0x112>
  }

  pdev->pClassData_HID_Custom = (void *)hhid;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	68fa      	ldr	r2, [r7, #12]
 800f5ae:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	7c1b      	ldrb	r3, [r3, #16]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d11b      	bne.n	800f5f2 <USBD_CUSTOM_HID_Init+0x6a>
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800f5ba:	4b3b      	ldr	r3, [pc, #236]	@ (800f6a8 <USBD_CUSTOM_HID_Init+0x120>)
 800f5bc:	781b      	ldrb	r3, [r3, #0]
 800f5be:	f003 020f 	and.w	r2, r3, #15
 800f5c2:	6879      	ldr	r1, [r7, #4]
 800f5c4:	4613      	mov	r3, r2
 800f5c6:	009b      	lsls	r3, r3, #2
 800f5c8:	4413      	add	r3, r2
 800f5ca:	009b      	lsls	r3, r3, #2
 800f5cc:	440b      	add	r3, r1
 800f5ce:	3326      	adds	r3, #38	@ 0x26
 800f5d0:	2205      	movs	r2, #5
 800f5d2:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800f5d4:	4b35      	ldr	r3, [pc, #212]	@ (800f6ac <USBD_CUSTOM_HID_Init+0x124>)
 800f5d6:	781b      	ldrb	r3, [r3, #0]
 800f5d8:	f003 020f 	and.w	r2, r3, #15
 800f5dc:	6879      	ldr	r1, [r7, #4]
 800f5de:	4613      	mov	r3, r2
 800f5e0:	009b      	lsls	r3, r3, #2
 800f5e2:	4413      	add	r3, r2
 800f5e4:	009b      	lsls	r3, r3, #2
 800f5e6:	440b      	add	r3, r1
 800f5e8:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f5ec:	2205      	movs	r2, #5
 800f5ee:	801a      	strh	r2, [r3, #0]
 800f5f0:	e01a      	b.n	800f628 <USBD_CUSTOM_HID_Init+0xa0>
  }
  else /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800f5f2:	4b2d      	ldr	r3, [pc, #180]	@ (800f6a8 <USBD_CUSTOM_HID_Init+0x120>)
 800f5f4:	781b      	ldrb	r3, [r3, #0]
 800f5f6:	f003 020f 	and.w	r2, r3, #15
 800f5fa:	6879      	ldr	r1, [r7, #4]
 800f5fc:	4613      	mov	r3, r2
 800f5fe:	009b      	lsls	r3, r3, #2
 800f600:	4413      	add	r3, r2
 800f602:	009b      	lsls	r3, r3, #2
 800f604:	440b      	add	r3, r1
 800f606:	3326      	adds	r3, #38	@ 0x26
 800f608:	2205      	movs	r2, #5
 800f60a:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800f60c:	4b27      	ldr	r3, [pc, #156]	@ (800f6ac <USBD_CUSTOM_HID_Init+0x124>)
 800f60e:	781b      	ldrb	r3, [r3, #0]
 800f610:	f003 020f 	and.w	r2, r3, #15
 800f614:	6879      	ldr	r1, [r7, #4]
 800f616:	4613      	mov	r3, r2
 800f618:	009b      	lsls	r3, r3, #2
 800f61a:	4413      	add	r3, r2
 800f61c:	009b      	lsls	r3, r3, #2
 800f61e:	440b      	add	r3, r1
 800f620:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f624:	2205      	movs	r2, #5
 800f626:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_IN_EP, USBD_EP_TYPE_INTR,
 800f628:	4b1f      	ldr	r3, [pc, #124]	@ (800f6a8 <USBD_CUSTOM_HID_Init+0x120>)
 800f62a:	7819      	ldrb	r1, [r3, #0]
 800f62c:	2340      	movs	r3, #64	@ 0x40
 800f62e:	2203      	movs	r2, #3
 800f630:	6878      	ldr	r0, [r7, #4]
 800f632:	f7fe fbc0 	bl	800ddb6 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 1U;
 800f636:	4b1c      	ldr	r3, [pc, #112]	@ (800f6a8 <USBD_CUSTOM_HID_Init+0x120>)
 800f638:	781b      	ldrb	r3, [r3, #0]
 800f63a:	f003 020f 	and.w	r2, r3, #15
 800f63e:	6879      	ldr	r1, [r7, #4]
 800f640:	4613      	mov	r3, r2
 800f642:	009b      	lsls	r3, r3, #2
 800f644:	4413      	add	r3, r2
 800f646:	009b      	lsls	r3, r3, #2
 800f648:	440b      	add	r3, r1
 800f64a:	3324      	adds	r3, #36	@ 0x24
 800f64c:	2201      	movs	r2, #1
 800f64e:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_OUT_EP, USBD_EP_TYPE_INTR,
 800f650:	4b16      	ldr	r3, [pc, #88]	@ (800f6ac <USBD_CUSTOM_HID_Init+0x124>)
 800f652:	7819      	ldrb	r1, [r3, #0]
 800f654:	2340      	movs	r3, #64	@ 0x40
 800f656:	2203      	movs	r2, #3
 800f658:	6878      	ldr	r0, [r7, #4]
 800f65a:	f7fe fbac 	bl	800ddb6 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 1U;
 800f65e:	4b13      	ldr	r3, [pc, #76]	@ (800f6ac <USBD_CUSTOM_HID_Init+0x124>)
 800f660:	781b      	ldrb	r3, [r3, #0]
 800f662:	f003 020f 	and.w	r2, r3, #15
 800f666:	6879      	ldr	r1, [r7, #4]
 800f668:	4613      	mov	r3, r2
 800f66a:	009b      	lsls	r3, r3, #2
 800f66c:	4413      	add	r3, r2
 800f66e:	009b      	lsls	r3, r3, #2
 800f670:	440b      	add	r3, r1
 800f672:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f676:	2201      	movs	r2, #1
 800f678:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	2200      	movs	r2, #0
 800f67e:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->Init();
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f686:	685b      	ldr	r3, [r3, #4]
 800f688:	4798      	blx	r3

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800f68a:	4b08      	ldr	r3, [pc, #32]	@ (800f6ac <USBD_CUSTOM_HID_Init+0x124>)
 800f68c:	7819      	ldrb	r1, [r3, #0]
 800f68e:	68fa      	ldr	r2, [r7, #12]
 800f690:	2302      	movs	r3, #2
 800f692:	6878      	ldr	r0, [r7, #4]
 800f694:	f7fe fc7e 	bl	800df94 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800f698:	2300      	movs	r3, #0
}
 800f69a:	4618      	mov	r0, r3
 800f69c:	3710      	adds	r7, #16
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	bd80      	pop	{r7, pc}
 800f6a2:	bf00      	nop
 800f6a4:	20009bb4 	.word	0x20009bb4
 800f6a8:	200003ca 	.word	0x200003ca
 800f6ac:	200003cb 	.word	0x200003cb

0800f6b0 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b082      	sub	sp, #8
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
 800f6b8:	460b      	mov	r3, r1
 800f6ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_IN_EP);
 800f6bc:	4b2a      	ldr	r3, [pc, #168]	@ (800f768 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f6be:	781b      	ldrb	r3, [r3, #0]
 800f6c0:	4619      	mov	r1, r3
 800f6c2:	6878      	ldr	r0, [r7, #4]
 800f6c4:	f7fe fb9d 	bl	800de02 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 0U;
 800f6c8:	4b27      	ldr	r3, [pc, #156]	@ (800f768 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f6ca:	781b      	ldrb	r3, [r3, #0]
 800f6cc:	f003 020f 	and.w	r2, r3, #15
 800f6d0:	6879      	ldr	r1, [r7, #4]
 800f6d2:	4613      	mov	r3, r2
 800f6d4:	009b      	lsls	r3, r3, #2
 800f6d6:	4413      	add	r3, r2
 800f6d8:	009b      	lsls	r3, r3, #2
 800f6da:	440b      	add	r3, r1
 800f6dc:	3324      	adds	r3, #36	@ 0x24
 800f6de:	2200      	movs	r2, #0
 800f6e0:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = 0U;
 800f6e2:	4b21      	ldr	r3, [pc, #132]	@ (800f768 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f6e4:	781b      	ldrb	r3, [r3, #0]
 800f6e6:	f003 020f 	and.w	r2, r3, #15
 800f6ea:	6879      	ldr	r1, [r7, #4]
 800f6ec:	4613      	mov	r3, r2
 800f6ee:	009b      	lsls	r3, r3, #2
 800f6f0:	4413      	add	r3, r2
 800f6f2:	009b      	lsls	r3, r3, #2
 800f6f4:	440b      	add	r3, r1
 800f6f6:	3326      	adds	r3, #38	@ 0x26
 800f6f8:	2200      	movs	r2, #0
 800f6fa:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_OUT_EP);
 800f6fc:	4b1b      	ldr	r3, [pc, #108]	@ (800f76c <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f6fe:	781b      	ldrb	r3, [r3, #0]
 800f700:	4619      	mov	r1, r3
 800f702:	6878      	ldr	r0, [r7, #4]
 800f704:	f7fe fb7d 	bl	800de02 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 0U;
 800f708:	4b18      	ldr	r3, [pc, #96]	@ (800f76c <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f70a:	781b      	ldrb	r3, [r3, #0]
 800f70c:	f003 020f 	and.w	r2, r3, #15
 800f710:	6879      	ldr	r1, [r7, #4]
 800f712:	4613      	mov	r3, r2
 800f714:	009b      	lsls	r3, r3, #2
 800f716:	4413      	add	r3, r2
 800f718:	009b      	lsls	r3, r3, #2
 800f71a:	440b      	add	r3, r1
 800f71c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f720:	2200      	movs	r2, #0
 800f722:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = 0U;
 800f724:	4b11      	ldr	r3, [pc, #68]	@ (800f76c <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f726:	781b      	ldrb	r3, [r3, #0]
 800f728:	f003 020f 	and.w	r2, r3, #15
 800f72c:	6879      	ldr	r1, [r7, #4]
 800f72e:	4613      	mov	r3, r2
 800f730:	009b      	lsls	r3, r3, #2
 800f732:	4413      	add	r3, r2
 800f734:	009b      	lsls	r3, r3, #2
 800f736:	440b      	add	r3, r1
 800f738:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f73c:	2200      	movs	r2, #0
 800f73e:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassData_HID_Custom != NULL)
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f746:	2b00      	cmp	r3, #0
 800f748:	d008      	beq.n	800f75c <USBD_CUSTOM_HID_DeInit+0xac>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->DeInit();
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f750:	689b      	ldr	r3, [r3, #8]
 800f752:	4798      	blx	r3
#if (0)
    USBD_free(pdev->pClassData_HID_Custom);
#endif
    pdev->pClassData_HID_Custom = NULL;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2200      	movs	r2, #0
 800f758:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  }

  return (uint8_t)USBD_OK;
 800f75c:	2300      	movs	r3, #0
}
 800f75e:	4618      	mov	r0, r3
 800f760:	3708      	adds	r7, #8
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}
 800f766:	bf00      	nop
 800f768:	200003ca 	.word	0x200003ca
 800f76c:	200003cb 	.word	0x200003cb

0800f770 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b088      	sub	sp, #32
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
 800f778:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f780:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800f782:	2300      	movs	r3, #0
 800f784:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800f786:	2300      	movs	r3, #0
 800f788:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800f78a:	2300      	movs	r3, #0
 800f78c:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800f78e:	2300      	movs	r3, #0
 800f790:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800f792:	693b      	ldr	r3, [r7, #16]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d101      	bne.n	800f79c <USBD_CUSTOM_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800f798:	2303      	movs	r3, #3
 800f79a:	e0ed      	b.n	800f978 <USBD_CUSTOM_HID_Setup+0x208>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	781b      	ldrb	r3, [r3, #0]
 800f7a0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d052      	beq.n	800f84e <USBD_CUSTOM_HID_Setup+0xde>
 800f7a8:	2b20      	cmp	r3, #32
 800f7aa:	f040 80dd 	bne.w	800f968 <USBD_CUSTOM_HID_Setup+0x1f8>
  {
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800f7ae:	683b      	ldr	r3, [r7, #0]
 800f7b0:	785b      	ldrb	r3, [r3, #1]
 800f7b2:	3b02      	subs	r3, #2
 800f7b4:	2b09      	cmp	r3, #9
 800f7b6:	d842      	bhi.n	800f83e <USBD_CUSTOM_HID_Setup+0xce>
 800f7b8:	a201      	add	r2, pc, #4	@ (adr r2, 800f7c0 <USBD_CUSTOM_HID_Setup+0x50>)
 800f7ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7be:	bf00      	nop
 800f7c0:	0800f819 	.word	0x0800f819
 800f7c4:	0800f7f7 	.word	0x0800f7f7
 800f7c8:	0800f83f 	.word	0x0800f83f
 800f7cc:	0800f83f 	.word	0x0800f83f
 800f7d0:	0800f83f 	.word	0x0800f83f
 800f7d4:	0800f83f 	.word	0x0800f83f
 800f7d8:	0800f83f 	.word	0x0800f83f
 800f7dc:	0800f829 	.word	0x0800f829
 800f7e0:	0800f807 	.word	0x0800f807
 800f7e4:	0800f7e9 	.word	0x0800f7e9
    {
    case CUSTOM_HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	885b      	ldrh	r3, [r3, #2]
 800f7ec:	b2db      	uxtb	r3, r3
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	693b      	ldr	r3, [r7, #16]
 800f7f2:	605a      	str	r2, [r3, #4]
      break;
 800f7f4:	e02a      	b.n	800f84c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800f7f6:	693b      	ldr	r3, [r7, #16]
 800f7f8:	3304      	adds	r3, #4
 800f7fa:	2201      	movs	r2, #1
 800f7fc:	4619      	mov	r1, r3
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	f7ff fe41 	bl	800f486 <USBD_CtlSendData>
      break;
 800f804:	e022      	b.n	800f84c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	885b      	ldrh	r3, [r3, #2]
 800f80a:	0a1b      	lsrs	r3, r3, #8
 800f80c:	b29b      	uxth	r3, r3
 800f80e:	b2db      	uxtb	r3, r3
 800f810:	461a      	mov	r2, r3
 800f812:	693b      	ldr	r3, [r7, #16]
 800f814:	609a      	str	r2, [r3, #8]
      break;
 800f816:	e019      	b.n	800f84c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800f818:	693b      	ldr	r3, [r7, #16]
 800f81a:	3308      	adds	r3, #8
 800f81c:	2201      	movs	r2, #1
 800f81e:	4619      	mov	r1, r3
 800f820:	6878      	ldr	r0, [r7, #4]
 800f822:	f7ff fe30 	bl	800f486 <USBD_CtlSendData>
      break;
 800f826:	e011      	b.n	800f84c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1U;
 800f828:	693b      	ldr	r3, [r7, #16]
 800f82a:	2201      	movs	r2, #1
 800f82c:	611a      	str	r2, [r3, #16]
      (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800f82e:	6939      	ldr	r1, [r7, #16]
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	88db      	ldrh	r3, [r3, #6]
 800f834:	461a      	mov	r2, r3
 800f836:	6878      	ldr	r0, [r7, #4]
 800f838:	f7ff fe51 	bl	800f4de <USBD_CtlPrepareRx>
      break;
 800f83c:	e006      	b.n	800f84c <USBD_CUSTOM_HID_Setup+0xdc>

    default:
      USBD_CtlError(pdev, req);
 800f83e:	6839      	ldr	r1, [r7, #0]
 800f840:	6878      	ldr	r0, [r7, #4]
 800f842:	f7ff fc9f 	bl	800f184 <USBD_CtlError>
      ret = USBD_FAIL;
 800f846:	2303      	movs	r3, #3
 800f848:	75fb      	strb	r3, [r7, #23]
      break;
 800f84a:	bf00      	nop
    }
    break;
 800f84c:	e093      	b.n	800f976 <USBD_CUSTOM_HID_Setup+0x206>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	785b      	ldrb	r3, [r3, #1]
 800f852:	2b0b      	cmp	r3, #11
 800f854:	d87f      	bhi.n	800f956 <USBD_CUSTOM_HID_Setup+0x1e6>
 800f856:	a201      	add	r2, pc, #4	@ (adr r2, 800f85c <USBD_CUSTOM_HID_Setup+0xec>)
 800f858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f85c:	0800f88d 	.word	0x0800f88d
 800f860:	0800f965 	.word	0x0800f965
 800f864:	0800f957 	.word	0x0800f957
 800f868:	0800f957 	.word	0x0800f957
 800f86c:	0800f957 	.word	0x0800f957
 800f870:	0800f957 	.word	0x0800f957
 800f874:	0800f8b7 	.word	0x0800f8b7
 800f878:	0800f957 	.word	0x0800f957
 800f87c:	0800f957 	.word	0x0800f957
 800f880:	0800f957 	.word	0x0800f957
 800f884:	0800f905 	.word	0x0800f905
 800f888:	0800f92f 	.word	0x0800f92f
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f892:	b2db      	uxtb	r3, r3
 800f894:	2b03      	cmp	r3, #3
 800f896:	d107      	bne.n	800f8a8 <USBD_CUSTOM_HID_Setup+0x138>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f898:	f107 030e 	add.w	r3, r7, #14
 800f89c:	2202      	movs	r2, #2
 800f89e:	4619      	mov	r1, r3
 800f8a0:	6878      	ldr	r0, [r7, #4]
 800f8a2:	f7ff fdf0 	bl	800f486 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f8a6:	e05e      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f8a8:	6839      	ldr	r1, [r7, #0]
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f7ff fc6a 	bl	800f184 <USBD_CtlError>
        ret = USBD_FAIL;
 800f8b0:	2303      	movs	r3, #3
 800f8b2:	75fb      	strb	r3, [r7, #23]
      break;
 800f8b4:	e057      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 800f8b6:	683b      	ldr	r3, [r7, #0]
 800f8b8:	885b      	ldrh	r3, [r3, #2]
 800f8ba:	0a1b      	lsrs	r3, r3, #8
 800f8bc:	b29b      	uxth	r3, r3
 800f8be:	2b22      	cmp	r3, #34	@ 0x22
 800f8c0:	d10b      	bne.n	800f8da <USBD_CUSTOM_HID_Setup+0x16a>
      {
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	88db      	ldrh	r3, [r3, #6]
 800f8c6:	2b63      	cmp	r3, #99	@ 0x63
 800f8c8:	bf28      	it	cs
 800f8ca:	2363      	movcs	r3, #99	@ 0x63
 800f8cc:	83fb      	strh	r3, [r7, #30]
        pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->pReport;
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	61bb      	str	r3, [r7, #24]
 800f8d8:	e00d      	b.n	800f8f6 <USBD_CUSTOM_HID_Setup+0x186>
      }
      else
      {
        if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	885b      	ldrh	r3, [r3, #2]
 800f8de:	0a1b      	lsrs	r3, r3, #8
 800f8e0:	b29b      	uxth	r3, r3
 800f8e2:	2b21      	cmp	r3, #33	@ 0x21
 800f8e4:	d107      	bne.n	800f8f6 <USBD_CUSTOM_HID_Setup+0x186>
        {
          pbuf = USBD_CUSTOM_HID_Desc;
 800f8e6:	4b26      	ldr	r3, [pc, #152]	@ (800f980 <USBD_CUSTOM_HID_Setup+0x210>)
 800f8e8:	61bb      	str	r3, [r7, #24]
          len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	88db      	ldrh	r3, [r3, #6]
 800f8ee:	2b09      	cmp	r3, #9
 800f8f0:	bf28      	it	cs
 800f8f2:	2309      	movcs	r3, #9
 800f8f4:	83fb      	strh	r3, [r7, #30]
        }
      }

      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f8f6:	8bfb      	ldrh	r3, [r7, #30]
 800f8f8:	461a      	mov	r2, r3
 800f8fa:	69b9      	ldr	r1, [r7, #24]
 800f8fc:	6878      	ldr	r0, [r7, #4]
 800f8fe:	f7ff fdc2 	bl	800f486 <USBD_CtlSendData>
      break;
 800f902:	e030      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f90a:	b2db      	uxtb	r3, r3
 800f90c:	2b03      	cmp	r3, #3
 800f90e:	d107      	bne.n	800f920 <USBD_CUSTOM_HID_Setup+0x1b0>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800f910:	693b      	ldr	r3, [r7, #16]
 800f912:	330c      	adds	r3, #12
 800f914:	2201      	movs	r2, #1
 800f916:	4619      	mov	r1, r3
 800f918:	6878      	ldr	r0, [r7, #4]
 800f91a:	f7ff fdb4 	bl	800f486 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f91e:	e022      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f920:	6839      	ldr	r1, [r7, #0]
 800f922:	6878      	ldr	r0, [r7, #4]
 800f924:	f7ff fc2e 	bl	800f184 <USBD_CtlError>
        ret = USBD_FAIL;
 800f928:	2303      	movs	r3, #3
 800f92a:	75fb      	strb	r3, [r7, #23]
      break;
 800f92c:	e01b      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f934:	b2db      	uxtb	r3, r3
 800f936:	2b03      	cmp	r3, #3
 800f938:	d106      	bne.n	800f948 <USBD_CUSTOM_HID_Setup+0x1d8>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 800f93a:	683b      	ldr	r3, [r7, #0]
 800f93c:	885b      	ldrh	r3, [r3, #2]
 800f93e:	b2db      	uxtb	r3, r3
 800f940:	461a      	mov	r2, r3
 800f942:	693b      	ldr	r3, [r7, #16]
 800f944:	60da      	str	r2, [r3, #12]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f946:	e00e      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f948:	6839      	ldr	r1, [r7, #0]
 800f94a:	6878      	ldr	r0, [r7, #4]
 800f94c:	f7ff fc1a 	bl	800f184 <USBD_CtlError>
        ret = USBD_FAIL;
 800f950:	2303      	movs	r3, #3
 800f952:	75fb      	strb	r3, [r7, #23]
      break;
 800f954:	e007      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f956:	6839      	ldr	r1, [r7, #0]
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f7ff fc13 	bl	800f184 <USBD_CtlError>
      ret = USBD_FAIL;
 800f95e:	2303      	movs	r3, #3
 800f960:	75fb      	strb	r3, [r7, #23]
      break;
 800f962:	e000      	b.n	800f966 <USBD_CUSTOM_HID_Setup+0x1f6>
      break;
 800f964:	bf00      	nop
    }
    break;
 800f966:	e006      	b.n	800f976 <USBD_CUSTOM_HID_Setup+0x206>

  default:
    USBD_CtlError(pdev, req);
 800f968:	6839      	ldr	r1, [r7, #0]
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f7ff fc0a 	bl	800f184 <USBD_CtlError>
    ret = USBD_FAIL;
 800f970:	2303      	movs	r3, #3
 800f972:	75fb      	strb	r3, [r7, #23]
    break;
 800f974:	bf00      	nop
  }
  return (uint8_t)ret;
 800f976:	7dfb      	ldrb	r3, [r7, #23]
}
 800f978:	4618      	mov	r0, r3
 800f97a:	3720      	adds	r7, #32
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bd80      	pop	{r7, pc}
 800f980:	2000048c 	.word	0x2000048c

0800f984 <USBD_CUSTOM_HID_SendReport>:
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b086      	sub	sp, #24
 800f988:	af00      	add	r7, sp, #0
 800f98a:	60f8      	str	r0, [r7, #12]
 800f98c:	60b9      	str	r1, [r7, #8]
 800f98e:	4613      	mov	r3, r2
 800f990:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d101      	bne.n	800f9a0 <USBD_CUSTOM_HID_SendReport+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f99c:	2303      	movs	r3, #3
 800f99e:	e01b      	b.n	800f9d8 <USBD_CUSTOM_HID_SendReport+0x54>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f9a6:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f9ae:	b2db      	uxtb	r3, r3
 800f9b0:	2b03      	cmp	r3, #3
 800f9b2:	d110      	bne.n	800f9d6 <USBD_CUSTOM_HID_SendReport+0x52>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800f9b4:	697b      	ldr	r3, [r7, #20]
 800f9b6:	7d1b      	ldrb	r3, [r3, #20]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d10a      	bne.n	800f9d2 <USBD_CUSTOM_HID_SendReport+0x4e>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800f9bc:	697b      	ldr	r3, [r7, #20]
 800f9be:	2201      	movs	r2, #1
 800f9c0:	751a      	strb	r2, [r3, #20]
      (void)USBD_LL_Transmit(pdev, CUSTOM_HID_IN_EP, report, len);
 800f9c2:	4b07      	ldr	r3, [pc, #28]	@ (800f9e0 <USBD_CUSTOM_HID_SendReport+0x5c>)
 800f9c4:	7819      	ldrb	r1, [r3, #0]
 800f9c6:	88fb      	ldrh	r3, [r7, #6]
 800f9c8:	68ba      	ldr	r2, [r7, #8]
 800f9ca:	68f8      	ldr	r0, [r7, #12]
 800f9cc:	f7fe fac1 	bl	800df52 <USBD_LL_Transmit>
 800f9d0:	e001      	b.n	800f9d6 <USBD_CUSTOM_HID_SendReport+0x52>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	e000      	b.n	800f9d8 <USBD_CUSTOM_HID_SendReport+0x54>
    }
  }
  return (uint8_t)USBD_OK;
 800f9d6:	2300      	movs	r3, #0
}
 800f9d8:	4618      	mov	r0, r3
 800f9da:	3718      	adds	r7, #24
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	bd80      	pop	{r7, pc}
 800f9e0:	200003ca 	.word	0x200003ca

0800f9e4 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800f9e4:	b480      	push	{r7}
 800f9e6:	b083      	sub	sp, #12
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2229      	movs	r2, #41	@ 0x29
 800f9f0:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgFSDesc;
 800f9f2:	4b03      	ldr	r3, [pc, #12]	@ (800fa00 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	370c      	adds	r7, #12
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fe:	4770      	bx	lr
 800fa00:	20000408 	.word	0x20000408

0800fa04 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800fa04:	b480      	push	{r7}
 800fa06:	b083      	sub	sp, #12
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	2229      	movs	r2, #41	@ 0x29
 800fa10:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgHSDesc;
 800fa12:	4b03      	ldr	r3, [pc, #12]	@ (800fa20 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800fa14:	4618      	mov	r0, r3
 800fa16:	370c      	adds	r7, #12
 800fa18:	46bd      	mov	sp, r7
 800fa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1e:	4770      	bx	lr
 800fa20:	20000434 	.word	0x20000434

0800fa24 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800fa24:	b480      	push	{r7}
 800fa26:	b083      	sub	sp, #12
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	2229      	movs	r2, #41	@ 0x29
 800fa30:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800fa32:	4b03      	ldr	r3, [pc, #12]	@ (800fa40 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800fa34:	4618      	mov	r0, r3
 800fa36:	370c      	adds	r7, #12
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3e:	4770      	bx	lr
 800fa40:	20000460 	.word	0x20000460

0800fa44 <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fa44:	b480      	push	{r7}
 800fa46:	b083      	sub	sp, #12
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
 800fa4c:	460b      	mov	r3, r1
 800fa4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom)->state = CUSTOM_HID_IDLE;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fa56:	2200      	movs	r2, #0
 800fa58:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 800fa5a:	2300      	movs	r3, #0
}
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	370c      	adds	r7, #12
 800fa60:	46bd      	mov	sp, r7
 800fa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa66:	4770      	bx	lr

0800fa68 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b084      	sub	sp, #16
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	6078      	str	r0, [r7, #4]
 800fa70:	460b      	mov	r3, r1
 800fa72:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d101      	bne.n	800fa82 <USBD_CUSTOM_HID_DataOut+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800fa7e:	2303      	movs	r3, #3
 800fa80:	e00e      	b.n	800faa0 <USBD_CUSTOM_HID_DataOut+0x38>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fa88:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800fa90:	68db      	ldr	r3, [r3, #12]
 800fa92:	68fa      	ldr	r2, [r7, #12]
 800fa94:	7810      	ldrb	r0, [r2, #0]
 800fa96:	68fa      	ldr	r2, [r7, #12]
 800fa98:	7852      	ldrb	r2, [r2, #1]
 800fa9a:	4611      	mov	r1, r2
 800fa9c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800fa9e:	2300      	movs	r3, #0
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	3710      	adds	r7, #16
 800faa4:	46bd      	mov	sp, r7
 800faa6:	bd80      	pop	{r7, pc}

0800faa8 <USBD_CUSTOM_HID_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b084      	sub	sp, #16
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d101      	bne.n	800fabe <USBD_CUSTOM_HID_ReceivePacket+0x16>
  {
    return (uint8_t)USBD_FAIL;
 800faba:	2303      	movs	r3, #3
 800fabc:	e00b      	b.n	800fad6 <USBD_CUSTOM_HID_ReceivePacket+0x2e>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fac4:	60fb      	str	r3, [r7, #12]

  /* Resume USB Out process */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800fac6:	4b06      	ldr	r3, [pc, #24]	@ (800fae0 <USBD_CUSTOM_HID_ReceivePacket+0x38>)
 800fac8:	7819      	ldrb	r1, [r3, #0]
 800faca:	68fa      	ldr	r2, [r7, #12]
 800facc:	2302      	movs	r3, #2
 800face:	6878      	ldr	r0, [r7, #4]
 800fad0:	f7fe fa60 	bl	800df94 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800fad4:	2300      	movs	r3, #0
}
 800fad6:	4618      	mov	r0, r3
 800fad8:	3710      	adds	r7, #16
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd80      	pop	{r7, pc}
 800fade:	bf00      	nop
 800fae0:	200003cb 	.word	0x200003cb

0800fae4 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b084      	sub	sp, #16
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800faf2:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d101      	bne.n	800fafe <USBD_CUSTOM_HID_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800fafa:	2303      	movs	r3, #3
 800fafc:	e011      	b.n	800fb22 <USBD_CUSTOM_HID_EP0_RxReady+0x3e>
  }

  if (hhid->IsReportAvailable == 1U)
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	691b      	ldr	r3, [r3, #16]
 800fb02:	2b01      	cmp	r3, #1
 800fb04:	d10c      	bne.n	800fb20 <USBD_CUSTOM_HID_EP0_RxReady+0x3c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800fb0c:	68db      	ldr	r3, [r3, #12]
 800fb0e:	68fa      	ldr	r2, [r7, #12]
 800fb10:	7810      	ldrb	r0, [r2, #0]
 800fb12:	68fa      	ldr	r2, [r7, #12]
 800fb14:	7852      	ldrb	r2, [r2, #1]
 800fb16:	4611      	mov	r1, r2
 800fb18:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 800fb20:	2300      	movs	r3, #0
}
 800fb22:	4618      	mov	r0, r3
 800fb24:	3710      	adds	r7, #16
 800fb26:	46bd      	mov	sp, r7
 800fb28:	bd80      	pop	{r7, pc}
	...

0800fb2c <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800fb2c:	b480      	push	{r7}
 800fb2e:	b083      	sub	sp, #12
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	220a      	movs	r2, #10
 800fb38:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800fb3a:	4b03      	ldr	r3, [pc, #12]	@ (800fb48 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	370c      	adds	r7, #12
 800fb40:	46bd      	mov	sp, r7
 800fb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb46:	4770      	bx	lr
 800fb48:	20000498 	.word	0x20000498

0800fb4c <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800fb4c:	b480      	push	{r7}
 800fb4e:	b083      	sub	sp, #12
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	6078      	str	r0, [r7, #4]
 800fb54:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fb56:	683b      	ldr	r3, [r7, #0]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d101      	bne.n	800fb60 <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fb5c:	2303      	movs	r3, #3
 800fb5e:	e004      	b.n	800fb6a <USBD_CUSTOM_HID_RegisterInterface+0x1e>
  }

  pdev->pUserData_HID_Custom = fops;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	683a      	ldr	r2, [r7, #0]
 800fb64:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc

  return (uint8_t)USBD_OK;
 800fb68:	2300      	movs	r3, #0
}
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	370c      	adds	r7, #12
 800fb6e:	46bd      	mov	sp, r7
 800fb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb74:	4770      	bx	lr
	...

0800fb78 <USBD_Update_HID_Custom_DESC>:

void USBD_Update_HID_Custom_DESC(uint8_t *desc, uint8_t itf_no, uint8_t in_ep, uint8_t out_ep, uint8_t str_idx)
{
 800fb78:	b480      	push	{r7}
 800fb7a:	b083      	sub	sp, #12
 800fb7c:	af00      	add	r7, sp, #0
 800fb7e:	6078      	str	r0, [r7, #4]
 800fb80:	4608      	mov	r0, r1
 800fb82:	4611      	mov	r1, r2
 800fb84:	461a      	mov	r2, r3
 800fb86:	4603      	mov	r3, r0
 800fb88:	70fb      	strb	r3, [r7, #3]
 800fb8a:	460b      	mov	r3, r1
 800fb8c:	70bb      	strb	r3, [r7, #2]
 800fb8e:	4613      	mov	r3, r2
 800fb90:	707b      	strb	r3, [r7, #1]
  desc[11] = itf_no;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	330b      	adds	r3, #11
 800fb96:	78fa      	ldrb	r2, [r7, #3]
 800fb98:	701a      	strb	r2, [r3, #0]
  desc[17] = str_idx;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	3311      	adds	r3, #17
 800fb9e:	7c3a      	ldrb	r2, [r7, #16]
 800fba0:	701a      	strb	r2, [r3, #0]
  desc[29] = in_ep;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	331d      	adds	r3, #29
 800fba6:	78ba      	ldrb	r2, [r7, #2]
 800fba8:	701a      	strb	r2, [r3, #0]
  desc[36] = out_ep;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	3324      	adds	r3, #36	@ 0x24
 800fbae:	787a      	ldrb	r2, [r7, #1]
 800fbb0:	701a      	strb	r2, [r3, #0]

  CUSTOM_HID_IN_EP = in_ep;
 800fbb2:	4a09      	ldr	r2, [pc, #36]	@ (800fbd8 <USBD_Update_HID_Custom_DESC+0x60>)
 800fbb4:	78bb      	ldrb	r3, [r7, #2]
 800fbb6:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_OUT_EP = out_ep;
 800fbb8:	4a08      	ldr	r2, [pc, #32]	@ (800fbdc <USBD_Update_HID_Custom_DESC+0x64>)
 800fbba:	787b      	ldrb	r3, [r7, #1]
 800fbbc:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_ITF_NBR = itf_no;
 800fbbe:	4a08      	ldr	r2, [pc, #32]	@ (800fbe0 <USBD_Update_HID_Custom_DESC+0x68>)
 800fbc0:	78fb      	ldrb	r3, [r7, #3]
 800fbc2:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_STR_DESC_IDX = str_idx;
 800fbc4:	4a07      	ldr	r2, [pc, #28]	@ (800fbe4 <USBD_Update_HID_Custom_DESC+0x6c>)
 800fbc6:	7c3b      	ldrb	r3, [r7, #16]
 800fbc8:	7013      	strb	r3, [r2, #0]
}
 800fbca:	bf00      	nop
 800fbcc:	370c      	adds	r7, #12
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd4:	4770      	bx	lr
 800fbd6:	bf00      	nop
 800fbd8:	200003ca 	.word	0x200003ca
 800fbdc:	200003cb 	.word	0x200003cb
 800fbe0:	20009bb0 	.word	0x20009bb0
 800fbe4:	20009bb1 	.word	0x20009bb1

0800fbe8 <CUSTOM_HID_Init>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init(void)
{
 800fbe8:	b480      	push	{r7}
 800fbea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fbec:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fbee:	4618      	mov	r0, r3
 800fbf0:	46bd      	mov	sp, r7
 800fbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf6:	4770      	bx	lr

0800fbf8 <CUSTOM_HID_DeInit>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit(void)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800fbfc:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	46bd      	mov	sp, r7
 800fc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc06:	4770      	bx	lr

0800fc08 <CUSTOM_HID_OutEvent>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent(uint8_t event_idx, uint8_t state)
{
 800fc08:	b580      	push	{r7, lr}
 800fc0a:	b082      	sub	sp, #8
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	4603      	mov	r3, r0
 800fc10:	460a      	mov	r2, r1
 800fc12:	71fb      	strb	r3, [r7, #7]
 800fc14:	4613      	mov	r3, r2
 800fc16:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  volatile static uint8_t a = 0;
  
  if (event_idx == 1) 
 800fc18:	79fb      	ldrb	r3, [r7, #7]
 800fc1a:	2b01      	cmp	r3, #1
 800fc1c:	d11b      	bne.n	800fc56 <CUSTOM_HID_OutEvent+0x4e>
  {
    /* Caps Lock */
    if ((state&CapsLockMask))// CapsLock ON
 800fc1e:	79bb      	ldrb	r3, [r7, #6]
 800fc20:	f003 0302 	and.w	r3, r3, #2
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d005      	beq.n	800fc34 <CUSTOM_HID_OutEvent+0x2c>
    {
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800fc28:	2200      	movs	r2, #0
 800fc2a:	2180      	movs	r1, #128	@ 0x80
 800fc2c:	4811      	ldr	r0, [pc, #68]	@ (800fc74 <CUSTOM_HID_OutEvent+0x6c>)
 800fc2e:	f7f3 fff1 	bl	8003c14 <HAL_GPIO_WritePin>
 800fc32:	e009      	b.n	800fc48 <CUSTOM_HID_OutEvent+0x40>
    }
    else if ((~state)&CapsLockMask)// CapsLock OFF
 800fc34:	79bb      	ldrb	r3, [r7, #6]
 800fc36:	f003 0302 	and.w	r3, r3, #2
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d104      	bne.n	800fc48 <CUSTOM_HID_OutEvent+0x40>
    {
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800fc3e:	2201      	movs	r2, #1
 800fc40:	2180      	movs	r1, #128	@ 0x80
 800fc42:	480c      	ldr	r0, [pc, #48]	@ (800fc74 <CUSTOM_HID_OutEvent+0x6c>)
 800fc44:	f7f3 ffe6 	bl	8003c14 <HAL_GPIO_WritePin>
    {
      
    }
    #endif
    
    a += 1; 
 800fc48:	4b0b      	ldr	r3, [pc, #44]	@ (800fc78 <CUSTOM_HID_OutEvent+0x70>)
 800fc4a:	781b      	ldrb	r3, [r3, #0]
 800fc4c:	b2db      	uxtb	r3, r3
 800fc4e:	3301      	adds	r3, #1
 800fc50:	b2da      	uxtb	r2, r3
 800fc52:	4b09      	ldr	r3, [pc, #36]	@ (800fc78 <CUSTOM_HID_OutEvent+0x70>)
 800fc54:	701a      	strb	r2, [r3, #0]
  
  //UNUSED(event_idx);
  //UNUSED(state);

  /* Start next USB packet transfer once data processing is completed */
  if (USBD_CUSTOM_HID_ReceivePacket(&hUsbDevice) != (uint8_t)USBD_OK)
 800fc56:	4809      	ldr	r0, [pc, #36]	@ (800fc7c <CUSTOM_HID_OutEvent+0x74>)
 800fc58:	f7ff ff26 	bl	800faa8 <USBD_CUSTOM_HID_ReceivePacket>
 800fc5c:	4603      	mov	r3, r0
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d002      	beq.n	800fc68 <CUSTOM_HID_OutEvent+0x60>
  {
    return -1;
 800fc62:	f04f 33ff 	mov.w	r3, #4294967295
 800fc66:	e000      	b.n	800fc6a <CUSTOM_HID_OutEvent+0x62>
  }

  return (USBD_OK);
 800fc68:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	3708      	adds	r7, #8
 800fc6e:	46bd      	mov	sp, r7
 800fc70:	bd80      	pop	{r7, pc}
 800fc72:	bf00      	nop
 800fc74:	40020000 	.word	0x40020000
 800fc78:	20009bcc 	.word	0x20009bcc
 800fc7c:	2000968c 	.word	0x2000968c

0800fc80 <__NVIC_SetPriority>:
{
 800fc80:	b480      	push	{r7}
 800fc82:	b083      	sub	sp, #12
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	4603      	mov	r3, r0
 800fc88:	6039      	str	r1, [r7, #0]
 800fc8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fc8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	db0a      	blt.n	800fcaa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	b2da      	uxtb	r2, r3
 800fc98:	490c      	ldr	r1, [pc, #48]	@ (800fccc <__NVIC_SetPriority+0x4c>)
 800fc9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fc9e:	0112      	lsls	r2, r2, #4
 800fca0:	b2d2      	uxtb	r2, r2
 800fca2:	440b      	add	r3, r1
 800fca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800fca8:	e00a      	b.n	800fcc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	b2da      	uxtb	r2, r3
 800fcae:	4908      	ldr	r1, [pc, #32]	@ (800fcd0 <__NVIC_SetPriority+0x50>)
 800fcb0:	79fb      	ldrb	r3, [r7, #7]
 800fcb2:	f003 030f 	and.w	r3, r3, #15
 800fcb6:	3b04      	subs	r3, #4
 800fcb8:	0112      	lsls	r2, r2, #4
 800fcba:	b2d2      	uxtb	r2, r2
 800fcbc:	440b      	add	r3, r1
 800fcbe:	761a      	strb	r2, [r3, #24]
}
 800fcc0:	bf00      	nop
 800fcc2:	370c      	adds	r7, #12
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcca:	4770      	bx	lr
 800fccc:	e000e100 	.word	0xe000e100
 800fcd0:	e000ed00 	.word	0xe000ed00

0800fcd4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fcd8:	4b05      	ldr	r3, [pc, #20]	@ (800fcf0 <SysTick_Handler+0x1c>)
 800fcda:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fcdc:	f002 f9fc 	bl	80120d8 <xTaskGetSchedulerState>
 800fce0:	4603      	mov	r3, r0
 800fce2:	2b01      	cmp	r3, #1
 800fce4:	d001      	beq.n	800fcea <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fce6:	f000 fdaf 	bl	8010848 <xPortSysTickHandler>
  }
}
 800fcea:	bf00      	nop
 800fcec:	bd80      	pop	{r7, pc}
 800fcee:	bf00      	nop
 800fcf0:	e000e010 	.word	0xe000e010

0800fcf4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fcf8:	2100      	movs	r1, #0
 800fcfa:	f06f 0004 	mvn.w	r0, #4
 800fcfe:	f7ff ffbf 	bl	800fc80 <__NVIC_SetPriority>
#endif
}
 800fd02:	bf00      	nop
 800fd04:	bd80      	pop	{r7, pc}
	...

0800fd08 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fd08:	b480      	push	{r7}
 800fd0a:	b083      	sub	sp, #12
 800fd0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd0e:	f3ef 8305 	mrs	r3, IPSR
 800fd12:	603b      	str	r3, [r7, #0]
  return(result);
 800fd14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d003      	beq.n	800fd22 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fd1a:	f06f 0305 	mvn.w	r3, #5
 800fd1e:	607b      	str	r3, [r7, #4]
 800fd20:	e00c      	b.n	800fd3c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fd22:	4b0a      	ldr	r3, [pc, #40]	@ (800fd4c <osKernelInitialize+0x44>)
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d105      	bne.n	800fd36 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fd2a:	4b08      	ldr	r3, [pc, #32]	@ (800fd4c <osKernelInitialize+0x44>)
 800fd2c:	2201      	movs	r2, #1
 800fd2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fd30:	2300      	movs	r3, #0
 800fd32:	607b      	str	r3, [r7, #4]
 800fd34:	e002      	b.n	800fd3c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fd36:	f04f 33ff 	mov.w	r3, #4294967295
 800fd3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fd3c:	687b      	ldr	r3, [r7, #4]
}
 800fd3e:	4618      	mov	r0, r3
 800fd40:	370c      	adds	r7, #12
 800fd42:	46bd      	mov	sp, r7
 800fd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd48:	4770      	bx	lr
 800fd4a:	bf00      	nop
 800fd4c:	20009bd0 	.word	0x20009bd0

0800fd50 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fd50:	b580      	push	{r7, lr}
 800fd52:	b082      	sub	sp, #8
 800fd54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd56:	f3ef 8305 	mrs	r3, IPSR
 800fd5a:	603b      	str	r3, [r7, #0]
  return(result);
 800fd5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d003      	beq.n	800fd6a <osKernelStart+0x1a>
    stat = osErrorISR;
 800fd62:	f06f 0305 	mvn.w	r3, #5
 800fd66:	607b      	str	r3, [r7, #4]
 800fd68:	e010      	b.n	800fd8c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fd6a:	4b0b      	ldr	r3, [pc, #44]	@ (800fd98 <osKernelStart+0x48>)
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	2b01      	cmp	r3, #1
 800fd70:	d109      	bne.n	800fd86 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fd72:	f7ff ffbf 	bl	800fcf4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fd76:	4b08      	ldr	r3, [pc, #32]	@ (800fd98 <osKernelStart+0x48>)
 800fd78:	2202      	movs	r2, #2
 800fd7a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fd7c:	f001 fd4c 	bl	8011818 <vTaskStartScheduler>
      stat = osOK;
 800fd80:	2300      	movs	r3, #0
 800fd82:	607b      	str	r3, [r7, #4]
 800fd84:	e002      	b.n	800fd8c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fd86:	f04f 33ff 	mov.w	r3, #4294967295
 800fd8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fd8c:	687b      	ldr	r3, [r7, #4]
}
 800fd8e:	4618      	mov	r0, r3
 800fd90:	3708      	adds	r7, #8
 800fd92:	46bd      	mov	sp, r7
 800fd94:	bd80      	pop	{r7, pc}
 800fd96:	bf00      	nop
 800fd98:	20009bd0 	.word	0x20009bd0

0800fd9c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800fd9c:	b580      	push	{r7, lr}
 800fd9e:	b082      	sub	sp, #8
 800fda0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fda2:	f3ef 8305 	mrs	r3, IPSR
 800fda6:	603b      	str	r3, [r7, #0]
  return(result);
 800fda8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d003      	beq.n	800fdb6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800fdae:	f001 fe57 	bl	8011a60 <xTaskGetTickCountFromISR>
 800fdb2:	6078      	str	r0, [r7, #4]
 800fdb4:	e002      	b.n	800fdbc <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800fdb6:	f001 fe43 	bl	8011a40 <xTaskGetTickCount>
 800fdba:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800fdbc:	687b      	ldr	r3, [r7, #4]
}
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	3708      	adds	r7, #8
 800fdc2:	46bd      	mov	sp, r7
 800fdc4:	bd80      	pop	{r7, pc}

0800fdc6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fdc6:	b580      	push	{r7, lr}
 800fdc8:	b08e      	sub	sp, #56	@ 0x38
 800fdca:	af04      	add	r7, sp, #16
 800fdcc:	60f8      	str	r0, [r7, #12]
 800fdce:	60b9      	str	r1, [r7, #8]
 800fdd0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdd6:	f3ef 8305 	mrs	r3, IPSR
 800fdda:	617b      	str	r3, [r7, #20]
  return(result);
 800fddc:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d17e      	bne.n	800fee0 <osThreadNew+0x11a>
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d07b      	beq.n	800fee0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fde8:	2380      	movs	r3, #128	@ 0x80
 800fdea:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fdec:	2318      	movs	r3, #24
 800fdee:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800fdf4:	f04f 33ff 	mov.w	r3, #4294967295
 800fdf8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d045      	beq.n	800fe8c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d002      	beq.n	800fe0e <osThreadNew+0x48>
        name = attr->name;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	699b      	ldr	r3, [r3, #24]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d002      	beq.n	800fe1c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	699b      	ldr	r3, [r3, #24]
 800fe1a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fe1c:	69fb      	ldr	r3, [r7, #28]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d008      	beq.n	800fe34 <osThreadNew+0x6e>
 800fe22:	69fb      	ldr	r3, [r7, #28]
 800fe24:	2b38      	cmp	r3, #56	@ 0x38
 800fe26:	d805      	bhi.n	800fe34 <osThreadNew+0x6e>
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	685b      	ldr	r3, [r3, #4]
 800fe2c:	f003 0301 	and.w	r3, r3, #1
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d001      	beq.n	800fe38 <osThreadNew+0x72>
        return (NULL);
 800fe34:	2300      	movs	r3, #0
 800fe36:	e054      	b.n	800fee2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	695b      	ldr	r3, [r3, #20]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d003      	beq.n	800fe48 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	695b      	ldr	r3, [r3, #20]
 800fe44:	089b      	lsrs	r3, r3, #2
 800fe46:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	689b      	ldr	r3, [r3, #8]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d00e      	beq.n	800fe6e <osThreadNew+0xa8>
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	68db      	ldr	r3, [r3, #12]
 800fe54:	2b5b      	cmp	r3, #91	@ 0x5b
 800fe56:	d90a      	bls.n	800fe6e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d006      	beq.n	800fe6e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	695b      	ldr	r3, [r3, #20]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d002      	beq.n	800fe6e <osThreadNew+0xa8>
        mem = 1;
 800fe68:	2301      	movs	r3, #1
 800fe6a:	61bb      	str	r3, [r7, #24]
 800fe6c:	e010      	b.n	800fe90 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	689b      	ldr	r3, [r3, #8]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d10c      	bne.n	800fe90 <osThreadNew+0xca>
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	68db      	ldr	r3, [r3, #12]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d108      	bne.n	800fe90 <osThreadNew+0xca>
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	691b      	ldr	r3, [r3, #16]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d104      	bne.n	800fe90 <osThreadNew+0xca>
          mem = 0;
 800fe86:	2300      	movs	r3, #0
 800fe88:	61bb      	str	r3, [r7, #24]
 800fe8a:	e001      	b.n	800fe90 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fe90:	69bb      	ldr	r3, [r7, #24]
 800fe92:	2b01      	cmp	r3, #1
 800fe94:	d110      	bne.n	800feb8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800fe9a:	687a      	ldr	r2, [r7, #4]
 800fe9c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fe9e:	9202      	str	r2, [sp, #8]
 800fea0:	9301      	str	r3, [sp, #4]
 800fea2:	69fb      	ldr	r3, [r7, #28]
 800fea4:	9300      	str	r3, [sp, #0]
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	6a3a      	ldr	r2, [r7, #32]
 800feaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800feac:	68f8      	ldr	r0, [r7, #12]
 800feae:	f001 fa57 	bl	8011360 <xTaskCreateStatic>
 800feb2:	4603      	mov	r3, r0
 800feb4:	613b      	str	r3, [r7, #16]
 800feb6:	e013      	b.n	800fee0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800feb8:	69bb      	ldr	r3, [r7, #24]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d110      	bne.n	800fee0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800febe:	6a3b      	ldr	r3, [r7, #32]
 800fec0:	b29a      	uxth	r2, r3
 800fec2:	f107 0310 	add.w	r3, r7, #16
 800fec6:	9301      	str	r3, [sp, #4]
 800fec8:	69fb      	ldr	r3, [r7, #28]
 800feca:	9300      	str	r3, [sp, #0]
 800fecc:	68bb      	ldr	r3, [r7, #8]
 800fece:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fed0:	68f8      	ldr	r0, [r7, #12]
 800fed2:	f001 faa5 	bl	8011420 <xTaskCreate>
 800fed6:	4603      	mov	r3, r0
 800fed8:	2b01      	cmp	r3, #1
 800feda:	d001      	beq.n	800fee0 <osThreadNew+0x11a>
            hTask = NULL;
 800fedc:	2300      	movs	r3, #0
 800fede:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fee0:	693b      	ldr	r3, [r7, #16]
}
 800fee2:	4618      	mov	r0, r3
 800fee4:	3728      	adds	r7, #40	@ 0x28
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}

0800feea <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800feea:	b580      	push	{r7, lr}
 800feec:	b084      	sub	sp, #16
 800feee:	af00      	add	r7, sp, #0
 800fef0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fef2:	f3ef 8305 	mrs	r3, IPSR
 800fef6:	60bb      	str	r3, [r7, #8]
  return(result);
 800fef8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d003      	beq.n	800ff06 <osDelay+0x1c>
    stat = osErrorISR;
 800fefe:	f06f 0305 	mvn.w	r3, #5
 800ff02:	60fb      	str	r3, [r7, #12]
 800ff04:	e007      	b.n	800ff16 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ff06:	2300      	movs	r3, #0
 800ff08:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d002      	beq.n	800ff16 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ff10:	6878      	ldr	r0, [r7, #4]
 800ff12:	f001 fc4b 	bl	80117ac <vTaskDelay>
    }
  }

  return (stat);
 800ff16:	68fb      	ldr	r3, [r7, #12]
}
 800ff18:	4618      	mov	r0, r3
 800ff1a:	3710      	adds	r7, #16
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	bd80      	pop	{r7, pc}

0800ff20 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ff20:	b480      	push	{r7}
 800ff22:	b085      	sub	sp, #20
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	60f8      	str	r0, [r7, #12]
 800ff28:	60b9      	str	r1, [r7, #8]
 800ff2a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	4a07      	ldr	r2, [pc, #28]	@ (800ff4c <vApplicationGetIdleTaskMemory+0x2c>)
 800ff30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ff32:	68bb      	ldr	r3, [r7, #8]
 800ff34:	4a06      	ldr	r2, [pc, #24]	@ (800ff50 <vApplicationGetIdleTaskMemory+0x30>)
 800ff36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	2280      	movs	r2, #128	@ 0x80
 800ff3c:	601a      	str	r2, [r3, #0]
}
 800ff3e:	bf00      	nop
 800ff40:	3714      	adds	r7, #20
 800ff42:	46bd      	mov	sp, r7
 800ff44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff48:	4770      	bx	lr
 800ff4a:	bf00      	nop
 800ff4c:	20009bd4 	.word	0x20009bd4
 800ff50:	20009c30 	.word	0x20009c30

0800ff54 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ff54:	b480      	push	{r7}
 800ff56:	b085      	sub	sp, #20
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	60f8      	str	r0, [r7, #12]
 800ff5c:	60b9      	str	r1, [r7, #8]
 800ff5e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	4a07      	ldr	r2, [pc, #28]	@ (800ff80 <vApplicationGetTimerTaskMemory+0x2c>)
 800ff64:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ff66:	68bb      	ldr	r3, [r7, #8]
 800ff68:	4a06      	ldr	r2, [pc, #24]	@ (800ff84 <vApplicationGetTimerTaskMemory+0x30>)
 800ff6a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ff72:	601a      	str	r2, [r3, #0]
}
 800ff74:	bf00      	nop
 800ff76:	3714      	adds	r7, #20
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7e:	4770      	bx	lr
 800ff80:	20009e30 	.word	0x20009e30
 800ff84:	20009e8c 	.word	0x20009e8c

0800ff88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b08a      	sub	sp, #40	@ 0x28
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ff90:	2300      	movs	r3, #0
 800ff92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ff94:	f001 fca8 	bl	80118e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ff98:	4b5c      	ldr	r3, [pc, #368]	@ (801010c <pvPortMalloc+0x184>)
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d101      	bne.n	800ffa4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ffa0:	f000 f924 	bl	80101ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ffa4:	4b5a      	ldr	r3, [pc, #360]	@ (8010110 <pvPortMalloc+0x188>)
 800ffa6:	681a      	ldr	r2, [r3, #0]
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	4013      	ands	r3, r2
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	f040 8095 	bne.w	80100dc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d01e      	beq.n	800fff6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ffb8:	2208      	movs	r2, #8
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	4413      	add	r3, r2
 800ffbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	f003 0307 	and.w	r3, r3, #7
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d015      	beq.n	800fff6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	f023 0307 	bic.w	r3, r3, #7
 800ffd0:	3308      	adds	r3, #8
 800ffd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	f003 0307 	and.w	r3, r3, #7
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d00b      	beq.n	800fff6 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ffde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffe2:	f383 8811 	msr	BASEPRI, r3
 800ffe6:	f3bf 8f6f 	isb	sy
 800ffea:	f3bf 8f4f 	dsb	sy
 800ffee:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fff0:	bf00      	nop
 800fff2:	bf00      	nop
 800fff4:	e7fd      	b.n	800fff2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d06f      	beq.n	80100dc <pvPortMalloc+0x154>
 800fffc:	4b45      	ldr	r3, [pc, #276]	@ (8010114 <pvPortMalloc+0x18c>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	687a      	ldr	r2, [r7, #4]
 8010002:	429a      	cmp	r2, r3
 8010004:	d86a      	bhi.n	80100dc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010006:	4b44      	ldr	r3, [pc, #272]	@ (8010118 <pvPortMalloc+0x190>)
 8010008:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801000a:	4b43      	ldr	r3, [pc, #268]	@ (8010118 <pvPortMalloc+0x190>)
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010010:	e004      	b.n	801001c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010014:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801001c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801001e:	685b      	ldr	r3, [r3, #4]
 8010020:	687a      	ldr	r2, [r7, #4]
 8010022:	429a      	cmp	r2, r3
 8010024:	d903      	bls.n	801002e <pvPortMalloc+0xa6>
 8010026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	2b00      	cmp	r3, #0
 801002c:	d1f1      	bne.n	8010012 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801002e:	4b37      	ldr	r3, [pc, #220]	@ (801010c <pvPortMalloc+0x184>)
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010034:	429a      	cmp	r2, r3
 8010036:	d051      	beq.n	80100dc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010038:	6a3b      	ldr	r3, [r7, #32]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	2208      	movs	r2, #8
 801003e:	4413      	add	r3, r2
 8010040:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010044:	681a      	ldr	r2, [r3, #0]
 8010046:	6a3b      	ldr	r3, [r7, #32]
 8010048:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801004a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801004c:	685a      	ldr	r2, [r3, #4]
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	1ad2      	subs	r2, r2, r3
 8010052:	2308      	movs	r3, #8
 8010054:	005b      	lsls	r3, r3, #1
 8010056:	429a      	cmp	r2, r3
 8010058:	d920      	bls.n	801009c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801005a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	4413      	add	r3, r2
 8010060:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010062:	69bb      	ldr	r3, [r7, #24]
 8010064:	f003 0307 	and.w	r3, r3, #7
 8010068:	2b00      	cmp	r3, #0
 801006a:	d00b      	beq.n	8010084 <pvPortMalloc+0xfc>
	__asm volatile
 801006c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010070:	f383 8811 	msr	BASEPRI, r3
 8010074:	f3bf 8f6f 	isb	sy
 8010078:	f3bf 8f4f 	dsb	sy
 801007c:	613b      	str	r3, [r7, #16]
}
 801007e:	bf00      	nop
 8010080:	bf00      	nop
 8010082:	e7fd      	b.n	8010080 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010086:	685a      	ldr	r2, [r3, #4]
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	1ad2      	subs	r2, r2, r3
 801008c:	69bb      	ldr	r3, [r7, #24]
 801008e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010092:	687a      	ldr	r2, [r7, #4]
 8010094:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010096:	69b8      	ldr	r0, [r7, #24]
 8010098:	f000 f90a 	bl	80102b0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801009c:	4b1d      	ldr	r3, [pc, #116]	@ (8010114 <pvPortMalloc+0x18c>)
 801009e:	681a      	ldr	r2, [r3, #0]
 80100a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100a2:	685b      	ldr	r3, [r3, #4]
 80100a4:	1ad3      	subs	r3, r2, r3
 80100a6:	4a1b      	ldr	r2, [pc, #108]	@ (8010114 <pvPortMalloc+0x18c>)
 80100a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80100aa:	4b1a      	ldr	r3, [pc, #104]	@ (8010114 <pvPortMalloc+0x18c>)
 80100ac:	681a      	ldr	r2, [r3, #0]
 80100ae:	4b1b      	ldr	r3, [pc, #108]	@ (801011c <pvPortMalloc+0x194>)
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	429a      	cmp	r2, r3
 80100b4:	d203      	bcs.n	80100be <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80100b6:	4b17      	ldr	r3, [pc, #92]	@ (8010114 <pvPortMalloc+0x18c>)
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	4a18      	ldr	r2, [pc, #96]	@ (801011c <pvPortMalloc+0x194>)
 80100bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80100be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c0:	685a      	ldr	r2, [r3, #4]
 80100c2:	4b13      	ldr	r3, [pc, #76]	@ (8010110 <pvPortMalloc+0x188>)
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	431a      	orrs	r2, r3
 80100c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80100cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ce:	2200      	movs	r2, #0
 80100d0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80100d2:	4b13      	ldr	r3, [pc, #76]	@ (8010120 <pvPortMalloc+0x198>)
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	3301      	adds	r3, #1
 80100d8:	4a11      	ldr	r2, [pc, #68]	@ (8010120 <pvPortMalloc+0x198>)
 80100da:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80100dc:	f001 fc12 	bl	8011904 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80100e0:	69fb      	ldr	r3, [r7, #28]
 80100e2:	f003 0307 	and.w	r3, r3, #7
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d00b      	beq.n	8010102 <pvPortMalloc+0x17a>
	__asm volatile
 80100ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100ee:	f383 8811 	msr	BASEPRI, r3
 80100f2:	f3bf 8f6f 	isb	sy
 80100f6:	f3bf 8f4f 	dsb	sy
 80100fa:	60fb      	str	r3, [r7, #12]
}
 80100fc:	bf00      	nop
 80100fe:	bf00      	nop
 8010100:	e7fd      	b.n	80100fe <pvPortMalloc+0x176>
	return pvReturn;
 8010102:	69fb      	ldr	r3, [r7, #28]
}
 8010104:	4618      	mov	r0, r3
 8010106:	3728      	adds	r7, #40	@ 0x28
 8010108:	46bd      	mov	sp, r7
 801010a:	bd80      	pop	{r7, pc}
 801010c:	2000de94 	.word	0x2000de94
 8010110:	2000dea8 	.word	0x2000dea8
 8010114:	2000de98 	.word	0x2000de98
 8010118:	2000de8c 	.word	0x2000de8c
 801011c:	2000de9c 	.word	0x2000de9c
 8010120:	2000dea0 	.word	0x2000dea0

08010124 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b086      	sub	sp, #24
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d04f      	beq.n	80101d6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010136:	2308      	movs	r3, #8
 8010138:	425b      	negs	r3, r3
 801013a:	697a      	ldr	r2, [r7, #20]
 801013c:	4413      	add	r3, r2
 801013e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010140:	697b      	ldr	r3, [r7, #20]
 8010142:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010144:	693b      	ldr	r3, [r7, #16]
 8010146:	685a      	ldr	r2, [r3, #4]
 8010148:	4b25      	ldr	r3, [pc, #148]	@ (80101e0 <vPortFree+0xbc>)
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	4013      	ands	r3, r2
 801014e:	2b00      	cmp	r3, #0
 8010150:	d10b      	bne.n	801016a <vPortFree+0x46>
	__asm volatile
 8010152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010156:	f383 8811 	msr	BASEPRI, r3
 801015a:	f3bf 8f6f 	isb	sy
 801015e:	f3bf 8f4f 	dsb	sy
 8010162:	60fb      	str	r3, [r7, #12]
}
 8010164:	bf00      	nop
 8010166:	bf00      	nop
 8010168:	e7fd      	b.n	8010166 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801016a:	693b      	ldr	r3, [r7, #16]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d00b      	beq.n	801018a <vPortFree+0x66>
	__asm volatile
 8010172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010176:	f383 8811 	msr	BASEPRI, r3
 801017a:	f3bf 8f6f 	isb	sy
 801017e:	f3bf 8f4f 	dsb	sy
 8010182:	60bb      	str	r3, [r7, #8]
}
 8010184:	bf00      	nop
 8010186:	bf00      	nop
 8010188:	e7fd      	b.n	8010186 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801018a:	693b      	ldr	r3, [r7, #16]
 801018c:	685a      	ldr	r2, [r3, #4]
 801018e:	4b14      	ldr	r3, [pc, #80]	@ (80101e0 <vPortFree+0xbc>)
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	4013      	ands	r3, r2
 8010194:	2b00      	cmp	r3, #0
 8010196:	d01e      	beq.n	80101d6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010198:	693b      	ldr	r3, [r7, #16]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d11a      	bne.n	80101d6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80101a0:	693b      	ldr	r3, [r7, #16]
 80101a2:	685a      	ldr	r2, [r3, #4]
 80101a4:	4b0e      	ldr	r3, [pc, #56]	@ (80101e0 <vPortFree+0xbc>)
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	43db      	mvns	r3, r3
 80101aa:	401a      	ands	r2, r3
 80101ac:	693b      	ldr	r3, [r7, #16]
 80101ae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80101b0:	f001 fb9a 	bl	80118e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80101b4:	693b      	ldr	r3, [r7, #16]
 80101b6:	685a      	ldr	r2, [r3, #4]
 80101b8:	4b0a      	ldr	r3, [pc, #40]	@ (80101e4 <vPortFree+0xc0>)
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	4413      	add	r3, r2
 80101be:	4a09      	ldr	r2, [pc, #36]	@ (80101e4 <vPortFree+0xc0>)
 80101c0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80101c2:	6938      	ldr	r0, [r7, #16]
 80101c4:	f000 f874 	bl	80102b0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80101c8:	4b07      	ldr	r3, [pc, #28]	@ (80101e8 <vPortFree+0xc4>)
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	3301      	adds	r3, #1
 80101ce:	4a06      	ldr	r2, [pc, #24]	@ (80101e8 <vPortFree+0xc4>)
 80101d0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80101d2:	f001 fb97 	bl	8011904 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80101d6:	bf00      	nop
 80101d8:	3718      	adds	r7, #24
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd80      	pop	{r7, pc}
 80101de:	bf00      	nop
 80101e0:	2000dea8 	.word	0x2000dea8
 80101e4:	2000de98 	.word	0x2000de98
 80101e8:	2000dea4 	.word	0x2000dea4

080101ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80101ec:	b480      	push	{r7}
 80101ee:	b085      	sub	sp, #20
 80101f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80101f2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80101f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80101f8:	4b27      	ldr	r3, [pc, #156]	@ (8010298 <prvHeapInit+0xac>)
 80101fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	f003 0307 	and.w	r3, r3, #7
 8010202:	2b00      	cmp	r3, #0
 8010204:	d00c      	beq.n	8010220 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	3307      	adds	r3, #7
 801020a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	f023 0307 	bic.w	r3, r3, #7
 8010212:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010214:	68ba      	ldr	r2, [r7, #8]
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	1ad3      	subs	r3, r2, r3
 801021a:	4a1f      	ldr	r2, [pc, #124]	@ (8010298 <prvHeapInit+0xac>)
 801021c:	4413      	add	r3, r2
 801021e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010224:	4a1d      	ldr	r2, [pc, #116]	@ (801029c <prvHeapInit+0xb0>)
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801022a:	4b1c      	ldr	r3, [pc, #112]	@ (801029c <prvHeapInit+0xb0>)
 801022c:	2200      	movs	r2, #0
 801022e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	68ba      	ldr	r2, [r7, #8]
 8010234:	4413      	add	r3, r2
 8010236:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010238:	2208      	movs	r2, #8
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	1a9b      	subs	r3, r3, r2
 801023e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	f023 0307 	bic.w	r3, r3, #7
 8010246:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	4a15      	ldr	r2, [pc, #84]	@ (80102a0 <prvHeapInit+0xb4>)
 801024c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801024e:	4b14      	ldr	r3, [pc, #80]	@ (80102a0 <prvHeapInit+0xb4>)
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	2200      	movs	r2, #0
 8010254:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010256:	4b12      	ldr	r3, [pc, #72]	@ (80102a0 <prvHeapInit+0xb4>)
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	2200      	movs	r2, #0
 801025c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	68fa      	ldr	r2, [r7, #12]
 8010266:	1ad2      	subs	r2, r2, r3
 8010268:	683b      	ldr	r3, [r7, #0]
 801026a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801026c:	4b0c      	ldr	r3, [pc, #48]	@ (80102a0 <prvHeapInit+0xb4>)
 801026e:	681a      	ldr	r2, [r3, #0]
 8010270:	683b      	ldr	r3, [r7, #0]
 8010272:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	685b      	ldr	r3, [r3, #4]
 8010278:	4a0a      	ldr	r2, [pc, #40]	@ (80102a4 <prvHeapInit+0xb8>)
 801027a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	685b      	ldr	r3, [r3, #4]
 8010280:	4a09      	ldr	r2, [pc, #36]	@ (80102a8 <prvHeapInit+0xbc>)
 8010282:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010284:	4b09      	ldr	r3, [pc, #36]	@ (80102ac <prvHeapInit+0xc0>)
 8010286:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801028a:	601a      	str	r2, [r3, #0]
}
 801028c:	bf00      	nop
 801028e:	3714      	adds	r7, #20
 8010290:	46bd      	mov	sp, r7
 8010292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010296:	4770      	bx	lr
 8010298:	2000a28c 	.word	0x2000a28c
 801029c:	2000de8c 	.word	0x2000de8c
 80102a0:	2000de94 	.word	0x2000de94
 80102a4:	2000de9c 	.word	0x2000de9c
 80102a8:	2000de98 	.word	0x2000de98
 80102ac:	2000dea8 	.word	0x2000dea8

080102b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80102b0:	b480      	push	{r7}
 80102b2:	b085      	sub	sp, #20
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80102b8:	4b28      	ldr	r3, [pc, #160]	@ (801035c <prvInsertBlockIntoFreeList+0xac>)
 80102ba:	60fb      	str	r3, [r7, #12]
 80102bc:	e002      	b.n	80102c4 <prvInsertBlockIntoFreeList+0x14>
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	60fb      	str	r3, [r7, #12]
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	687a      	ldr	r2, [r7, #4]
 80102ca:	429a      	cmp	r2, r3
 80102cc:	d8f7      	bhi.n	80102be <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	685b      	ldr	r3, [r3, #4]
 80102d6:	68ba      	ldr	r2, [r7, #8]
 80102d8:	4413      	add	r3, r2
 80102da:	687a      	ldr	r2, [r7, #4]
 80102dc:	429a      	cmp	r2, r3
 80102de:	d108      	bne.n	80102f2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	685a      	ldr	r2, [r3, #4]
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	685b      	ldr	r3, [r3, #4]
 80102e8:	441a      	add	r2, r3
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	685b      	ldr	r3, [r3, #4]
 80102fa:	68ba      	ldr	r2, [r7, #8]
 80102fc:	441a      	add	r2, r3
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	429a      	cmp	r2, r3
 8010304:	d118      	bne.n	8010338 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	681a      	ldr	r2, [r3, #0]
 801030a:	4b15      	ldr	r3, [pc, #84]	@ (8010360 <prvInsertBlockIntoFreeList+0xb0>)
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	429a      	cmp	r2, r3
 8010310:	d00d      	beq.n	801032e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	685a      	ldr	r2, [r3, #4]
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	441a      	add	r2, r3
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	681a      	ldr	r2, [r3, #0]
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	601a      	str	r2, [r3, #0]
 801032c:	e008      	b.n	8010340 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801032e:	4b0c      	ldr	r3, [pc, #48]	@ (8010360 <prvInsertBlockIntoFreeList+0xb0>)
 8010330:	681a      	ldr	r2, [r3, #0]
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	601a      	str	r2, [r3, #0]
 8010336:	e003      	b.n	8010340 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010338:	68fb      	ldr	r3, [r7, #12]
 801033a:	681a      	ldr	r2, [r3, #0]
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010340:	68fa      	ldr	r2, [r7, #12]
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	429a      	cmp	r2, r3
 8010346:	d002      	beq.n	801034e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	687a      	ldr	r2, [r7, #4]
 801034c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801034e:	bf00      	nop
 8010350:	3714      	adds	r7, #20
 8010352:	46bd      	mov	sp, r7
 8010354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010358:	4770      	bx	lr
 801035a:	bf00      	nop
 801035c:	2000de8c 	.word	0x2000de8c
 8010360:	2000de94 	.word	0x2000de94

08010364 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010364:	b480      	push	{r7}
 8010366:	b083      	sub	sp, #12
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	f103 0208 	add.w	r2, r3, #8
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	f04f 32ff 	mov.w	r2, #4294967295
 801037c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	f103 0208 	add.w	r2, r3, #8
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	f103 0208 	add.w	r2, r3, #8
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	2200      	movs	r2, #0
 8010396:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010398:	bf00      	nop
 801039a:	370c      	adds	r7, #12
 801039c:	46bd      	mov	sp, r7
 801039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a2:	4770      	bx	lr

080103a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80103a4:	b480      	push	{r7}
 80103a6:	b083      	sub	sp, #12
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	2200      	movs	r2, #0
 80103b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80103b2:	bf00      	nop
 80103b4:	370c      	adds	r7, #12
 80103b6:	46bd      	mov	sp, r7
 80103b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103bc:	4770      	bx	lr

080103be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80103be:	b480      	push	{r7}
 80103c0:	b085      	sub	sp, #20
 80103c2:	af00      	add	r7, sp, #0
 80103c4:	6078      	str	r0, [r7, #4]
 80103c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	685b      	ldr	r3, [r3, #4]
 80103cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	68fa      	ldr	r2, [r7, #12]
 80103d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	689a      	ldr	r2, [r3, #8]
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	689b      	ldr	r3, [r3, #8]
 80103e0:	683a      	ldr	r2, [r7, #0]
 80103e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	683a      	ldr	r2, [r7, #0]
 80103e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	687a      	ldr	r2, [r7, #4]
 80103ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	1c5a      	adds	r2, r3, #1
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	601a      	str	r2, [r3, #0]
}
 80103fa:	bf00      	nop
 80103fc:	3714      	adds	r7, #20
 80103fe:	46bd      	mov	sp, r7
 8010400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010404:	4770      	bx	lr

08010406 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010406:	b480      	push	{r7}
 8010408:	b085      	sub	sp, #20
 801040a:	af00      	add	r7, sp, #0
 801040c:	6078      	str	r0, [r7, #4]
 801040e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010416:	68bb      	ldr	r3, [r7, #8]
 8010418:	f1b3 3fff 	cmp.w	r3, #4294967295
 801041c:	d103      	bne.n	8010426 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	691b      	ldr	r3, [r3, #16]
 8010422:	60fb      	str	r3, [r7, #12]
 8010424:	e00c      	b.n	8010440 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	3308      	adds	r3, #8
 801042a:	60fb      	str	r3, [r7, #12]
 801042c:	e002      	b.n	8010434 <vListInsert+0x2e>
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	685b      	ldr	r3, [r3, #4]
 8010432:	60fb      	str	r3, [r7, #12]
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	685b      	ldr	r3, [r3, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	68ba      	ldr	r2, [r7, #8]
 801043c:	429a      	cmp	r2, r3
 801043e:	d2f6      	bcs.n	801042e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	685a      	ldr	r2, [r3, #4]
 8010444:	683b      	ldr	r3, [r7, #0]
 8010446:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010448:	683b      	ldr	r3, [r7, #0]
 801044a:	685b      	ldr	r3, [r3, #4]
 801044c:	683a      	ldr	r2, [r7, #0]
 801044e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	68fa      	ldr	r2, [r7, #12]
 8010454:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	683a      	ldr	r2, [r7, #0]
 801045a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801045c:	683b      	ldr	r3, [r7, #0]
 801045e:	687a      	ldr	r2, [r7, #4]
 8010460:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	1c5a      	adds	r2, r3, #1
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	601a      	str	r2, [r3, #0]
}
 801046c:	bf00      	nop
 801046e:	3714      	adds	r7, #20
 8010470:	46bd      	mov	sp, r7
 8010472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010476:	4770      	bx	lr

08010478 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010478:	b480      	push	{r7}
 801047a:	b085      	sub	sp, #20
 801047c:	af00      	add	r7, sp, #0
 801047e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	691b      	ldr	r3, [r3, #16]
 8010484:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	685b      	ldr	r3, [r3, #4]
 801048a:	687a      	ldr	r2, [r7, #4]
 801048c:	6892      	ldr	r2, [r2, #8]
 801048e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	689b      	ldr	r3, [r3, #8]
 8010494:	687a      	ldr	r2, [r7, #4]
 8010496:	6852      	ldr	r2, [r2, #4]
 8010498:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	685b      	ldr	r3, [r3, #4]
 801049e:	687a      	ldr	r2, [r7, #4]
 80104a0:	429a      	cmp	r2, r3
 80104a2:	d103      	bne.n	80104ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	689a      	ldr	r2, [r3, #8]
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	2200      	movs	r2, #0
 80104b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	1e5a      	subs	r2, r3, #1
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	681b      	ldr	r3, [r3, #0]
}
 80104c0:	4618      	mov	r0, r3
 80104c2:	3714      	adds	r7, #20
 80104c4:	46bd      	mov	sp, r7
 80104c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ca:	4770      	bx	lr

080104cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80104cc:	b480      	push	{r7}
 80104ce:	b085      	sub	sp, #20
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	60f8      	str	r0, [r7, #12]
 80104d4:	60b9      	str	r1, [r7, #8]
 80104d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	3b04      	subs	r3, #4
 80104dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80104e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	3b04      	subs	r3, #4
 80104ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80104ec:	68bb      	ldr	r3, [r7, #8]
 80104ee:	f023 0201 	bic.w	r2, r3, #1
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	3b04      	subs	r3, #4
 80104fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80104fc:	4a0c      	ldr	r2, [pc, #48]	@ (8010530 <pxPortInitialiseStack+0x64>)
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	3b14      	subs	r3, #20
 8010506:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010508:	687a      	ldr	r2, [r7, #4]
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	3b04      	subs	r3, #4
 8010512:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	f06f 0202 	mvn.w	r2, #2
 801051a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	3b20      	subs	r3, #32
 8010520:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010522:	68fb      	ldr	r3, [r7, #12]
}
 8010524:	4618      	mov	r0, r3
 8010526:	3714      	adds	r7, #20
 8010528:	46bd      	mov	sp, r7
 801052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052e:	4770      	bx	lr
 8010530:	08010535 	.word	0x08010535

08010534 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010534:	b480      	push	{r7}
 8010536:	b085      	sub	sp, #20
 8010538:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801053a:	2300      	movs	r3, #0
 801053c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801053e:	4b13      	ldr	r3, [pc, #76]	@ (801058c <prvTaskExitError+0x58>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010546:	d00b      	beq.n	8010560 <prvTaskExitError+0x2c>
	__asm volatile
 8010548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801054c:	f383 8811 	msr	BASEPRI, r3
 8010550:	f3bf 8f6f 	isb	sy
 8010554:	f3bf 8f4f 	dsb	sy
 8010558:	60fb      	str	r3, [r7, #12]
}
 801055a:	bf00      	nop
 801055c:	bf00      	nop
 801055e:	e7fd      	b.n	801055c <prvTaskExitError+0x28>
	__asm volatile
 8010560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010564:	f383 8811 	msr	BASEPRI, r3
 8010568:	f3bf 8f6f 	isb	sy
 801056c:	f3bf 8f4f 	dsb	sy
 8010570:	60bb      	str	r3, [r7, #8]
}
 8010572:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010574:	bf00      	nop
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d0fc      	beq.n	8010576 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801057c:	bf00      	nop
 801057e:	bf00      	nop
 8010580:	3714      	adds	r7, #20
 8010582:	46bd      	mov	sp, r7
 8010584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010588:	4770      	bx	lr
 801058a:	bf00      	nop
 801058c:	20000518 	.word	0x20000518

08010590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010590:	4b07      	ldr	r3, [pc, #28]	@ (80105b0 <pxCurrentTCBConst2>)
 8010592:	6819      	ldr	r1, [r3, #0]
 8010594:	6808      	ldr	r0, [r1, #0]
 8010596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801059a:	f380 8809 	msr	PSP, r0
 801059e:	f3bf 8f6f 	isb	sy
 80105a2:	f04f 0000 	mov.w	r0, #0
 80105a6:	f380 8811 	msr	BASEPRI, r0
 80105aa:	4770      	bx	lr
 80105ac:	f3af 8000 	nop.w

080105b0 <pxCurrentTCBConst2>:
 80105b0:	2000def4 	.word	0x2000def4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80105b4:	bf00      	nop
 80105b6:	bf00      	nop

080105b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80105b8:	4808      	ldr	r0, [pc, #32]	@ (80105dc <prvPortStartFirstTask+0x24>)
 80105ba:	6800      	ldr	r0, [r0, #0]
 80105bc:	6800      	ldr	r0, [r0, #0]
 80105be:	f380 8808 	msr	MSP, r0
 80105c2:	f04f 0000 	mov.w	r0, #0
 80105c6:	f380 8814 	msr	CONTROL, r0
 80105ca:	b662      	cpsie	i
 80105cc:	b661      	cpsie	f
 80105ce:	f3bf 8f4f 	dsb	sy
 80105d2:	f3bf 8f6f 	isb	sy
 80105d6:	df00      	svc	0
 80105d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80105da:	bf00      	nop
 80105dc:	e000ed08 	.word	0xe000ed08

080105e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80105e0:	b580      	push	{r7, lr}
 80105e2:	b086      	sub	sp, #24
 80105e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80105e6:	4b47      	ldr	r3, [pc, #284]	@ (8010704 <xPortStartScheduler+0x124>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	4a47      	ldr	r2, [pc, #284]	@ (8010708 <xPortStartScheduler+0x128>)
 80105ec:	4293      	cmp	r3, r2
 80105ee:	d10b      	bne.n	8010608 <xPortStartScheduler+0x28>
	__asm volatile
 80105f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105f4:	f383 8811 	msr	BASEPRI, r3
 80105f8:	f3bf 8f6f 	isb	sy
 80105fc:	f3bf 8f4f 	dsb	sy
 8010600:	60fb      	str	r3, [r7, #12]
}
 8010602:	bf00      	nop
 8010604:	bf00      	nop
 8010606:	e7fd      	b.n	8010604 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010608:	4b3e      	ldr	r3, [pc, #248]	@ (8010704 <xPortStartScheduler+0x124>)
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	4a3f      	ldr	r2, [pc, #252]	@ (801070c <xPortStartScheduler+0x12c>)
 801060e:	4293      	cmp	r3, r2
 8010610:	d10b      	bne.n	801062a <xPortStartScheduler+0x4a>
	__asm volatile
 8010612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010616:	f383 8811 	msr	BASEPRI, r3
 801061a:	f3bf 8f6f 	isb	sy
 801061e:	f3bf 8f4f 	dsb	sy
 8010622:	613b      	str	r3, [r7, #16]
}
 8010624:	bf00      	nop
 8010626:	bf00      	nop
 8010628:	e7fd      	b.n	8010626 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801062a:	4b39      	ldr	r3, [pc, #228]	@ (8010710 <xPortStartScheduler+0x130>)
 801062c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801062e:	697b      	ldr	r3, [r7, #20]
 8010630:	781b      	ldrb	r3, [r3, #0]
 8010632:	b2db      	uxtb	r3, r3
 8010634:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010636:	697b      	ldr	r3, [r7, #20]
 8010638:	22ff      	movs	r2, #255	@ 0xff
 801063a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801063c:	697b      	ldr	r3, [r7, #20]
 801063e:	781b      	ldrb	r3, [r3, #0]
 8010640:	b2db      	uxtb	r3, r3
 8010642:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010644:	78fb      	ldrb	r3, [r7, #3]
 8010646:	b2db      	uxtb	r3, r3
 8010648:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801064c:	b2da      	uxtb	r2, r3
 801064e:	4b31      	ldr	r3, [pc, #196]	@ (8010714 <xPortStartScheduler+0x134>)
 8010650:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010652:	4b31      	ldr	r3, [pc, #196]	@ (8010718 <xPortStartScheduler+0x138>)
 8010654:	2207      	movs	r2, #7
 8010656:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010658:	e009      	b.n	801066e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801065a:	4b2f      	ldr	r3, [pc, #188]	@ (8010718 <xPortStartScheduler+0x138>)
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	3b01      	subs	r3, #1
 8010660:	4a2d      	ldr	r2, [pc, #180]	@ (8010718 <xPortStartScheduler+0x138>)
 8010662:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010664:	78fb      	ldrb	r3, [r7, #3]
 8010666:	b2db      	uxtb	r3, r3
 8010668:	005b      	lsls	r3, r3, #1
 801066a:	b2db      	uxtb	r3, r3
 801066c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801066e:	78fb      	ldrb	r3, [r7, #3]
 8010670:	b2db      	uxtb	r3, r3
 8010672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010676:	2b80      	cmp	r3, #128	@ 0x80
 8010678:	d0ef      	beq.n	801065a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801067a:	4b27      	ldr	r3, [pc, #156]	@ (8010718 <xPortStartScheduler+0x138>)
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	f1c3 0307 	rsb	r3, r3, #7
 8010682:	2b04      	cmp	r3, #4
 8010684:	d00b      	beq.n	801069e <xPortStartScheduler+0xbe>
	__asm volatile
 8010686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801068a:	f383 8811 	msr	BASEPRI, r3
 801068e:	f3bf 8f6f 	isb	sy
 8010692:	f3bf 8f4f 	dsb	sy
 8010696:	60bb      	str	r3, [r7, #8]
}
 8010698:	bf00      	nop
 801069a:	bf00      	nop
 801069c:	e7fd      	b.n	801069a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801069e:	4b1e      	ldr	r3, [pc, #120]	@ (8010718 <xPortStartScheduler+0x138>)
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	021b      	lsls	r3, r3, #8
 80106a4:	4a1c      	ldr	r2, [pc, #112]	@ (8010718 <xPortStartScheduler+0x138>)
 80106a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80106a8:	4b1b      	ldr	r3, [pc, #108]	@ (8010718 <xPortStartScheduler+0x138>)
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80106b0:	4a19      	ldr	r2, [pc, #100]	@ (8010718 <xPortStartScheduler+0x138>)
 80106b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	b2da      	uxtb	r2, r3
 80106b8:	697b      	ldr	r3, [r7, #20]
 80106ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80106bc:	4b17      	ldr	r3, [pc, #92]	@ (801071c <xPortStartScheduler+0x13c>)
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	4a16      	ldr	r2, [pc, #88]	@ (801071c <xPortStartScheduler+0x13c>)
 80106c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80106c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80106c8:	4b14      	ldr	r3, [pc, #80]	@ (801071c <xPortStartScheduler+0x13c>)
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	4a13      	ldr	r2, [pc, #76]	@ (801071c <xPortStartScheduler+0x13c>)
 80106ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80106d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80106d4:	f000 f8da 	bl	801088c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80106d8:	4b11      	ldr	r3, [pc, #68]	@ (8010720 <xPortStartScheduler+0x140>)
 80106da:	2200      	movs	r2, #0
 80106dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80106de:	f000 f8f9 	bl	80108d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80106e2:	4b10      	ldr	r3, [pc, #64]	@ (8010724 <xPortStartScheduler+0x144>)
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	4a0f      	ldr	r2, [pc, #60]	@ (8010724 <xPortStartScheduler+0x144>)
 80106e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80106ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80106ee:	f7ff ff63 	bl	80105b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80106f2:	f001 fa81 	bl	8011bf8 <vTaskSwitchContext>
	prvTaskExitError();
 80106f6:	f7ff ff1d 	bl	8010534 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80106fa:	2300      	movs	r3, #0
}
 80106fc:	4618      	mov	r0, r3
 80106fe:	3718      	adds	r7, #24
 8010700:	46bd      	mov	sp, r7
 8010702:	bd80      	pop	{r7, pc}
 8010704:	e000ed00 	.word	0xe000ed00
 8010708:	410fc271 	.word	0x410fc271
 801070c:	410fc270 	.word	0x410fc270
 8010710:	e000e400 	.word	0xe000e400
 8010714:	2000deac 	.word	0x2000deac
 8010718:	2000deb0 	.word	0x2000deb0
 801071c:	e000ed20 	.word	0xe000ed20
 8010720:	20000518 	.word	0x20000518
 8010724:	e000ef34 	.word	0xe000ef34

08010728 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010728:	b480      	push	{r7}
 801072a:	b083      	sub	sp, #12
 801072c:	af00      	add	r7, sp, #0
	__asm volatile
 801072e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010732:	f383 8811 	msr	BASEPRI, r3
 8010736:	f3bf 8f6f 	isb	sy
 801073a:	f3bf 8f4f 	dsb	sy
 801073e:	607b      	str	r3, [r7, #4]
}
 8010740:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010742:	4b10      	ldr	r3, [pc, #64]	@ (8010784 <vPortEnterCritical+0x5c>)
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	3301      	adds	r3, #1
 8010748:	4a0e      	ldr	r2, [pc, #56]	@ (8010784 <vPortEnterCritical+0x5c>)
 801074a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801074c:	4b0d      	ldr	r3, [pc, #52]	@ (8010784 <vPortEnterCritical+0x5c>)
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	2b01      	cmp	r3, #1
 8010752:	d110      	bne.n	8010776 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010754:	4b0c      	ldr	r3, [pc, #48]	@ (8010788 <vPortEnterCritical+0x60>)
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	b2db      	uxtb	r3, r3
 801075a:	2b00      	cmp	r3, #0
 801075c:	d00b      	beq.n	8010776 <vPortEnterCritical+0x4e>
	__asm volatile
 801075e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010762:	f383 8811 	msr	BASEPRI, r3
 8010766:	f3bf 8f6f 	isb	sy
 801076a:	f3bf 8f4f 	dsb	sy
 801076e:	603b      	str	r3, [r7, #0]
}
 8010770:	bf00      	nop
 8010772:	bf00      	nop
 8010774:	e7fd      	b.n	8010772 <vPortEnterCritical+0x4a>
	}
}
 8010776:	bf00      	nop
 8010778:	370c      	adds	r7, #12
 801077a:	46bd      	mov	sp, r7
 801077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010780:	4770      	bx	lr
 8010782:	bf00      	nop
 8010784:	20000518 	.word	0x20000518
 8010788:	e000ed04 	.word	0xe000ed04

0801078c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801078c:	b480      	push	{r7}
 801078e:	b083      	sub	sp, #12
 8010790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010792:	4b12      	ldr	r3, [pc, #72]	@ (80107dc <vPortExitCritical+0x50>)
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d10b      	bne.n	80107b2 <vPortExitCritical+0x26>
	__asm volatile
 801079a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801079e:	f383 8811 	msr	BASEPRI, r3
 80107a2:	f3bf 8f6f 	isb	sy
 80107a6:	f3bf 8f4f 	dsb	sy
 80107aa:	607b      	str	r3, [r7, #4]
}
 80107ac:	bf00      	nop
 80107ae:	bf00      	nop
 80107b0:	e7fd      	b.n	80107ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80107b2:	4b0a      	ldr	r3, [pc, #40]	@ (80107dc <vPortExitCritical+0x50>)
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	3b01      	subs	r3, #1
 80107b8:	4a08      	ldr	r2, [pc, #32]	@ (80107dc <vPortExitCritical+0x50>)
 80107ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80107bc:	4b07      	ldr	r3, [pc, #28]	@ (80107dc <vPortExitCritical+0x50>)
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d105      	bne.n	80107d0 <vPortExitCritical+0x44>
 80107c4:	2300      	movs	r3, #0
 80107c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80107c8:	683b      	ldr	r3, [r7, #0]
 80107ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80107ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80107d0:	bf00      	nop
 80107d2:	370c      	adds	r7, #12
 80107d4:	46bd      	mov	sp, r7
 80107d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107da:	4770      	bx	lr
 80107dc:	20000518 	.word	0x20000518

080107e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80107e0:	f3ef 8009 	mrs	r0, PSP
 80107e4:	f3bf 8f6f 	isb	sy
 80107e8:	4b15      	ldr	r3, [pc, #84]	@ (8010840 <pxCurrentTCBConst>)
 80107ea:	681a      	ldr	r2, [r3, #0]
 80107ec:	f01e 0f10 	tst.w	lr, #16
 80107f0:	bf08      	it	eq
 80107f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80107f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107fa:	6010      	str	r0, [r2, #0]
 80107fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010800:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010804:	f380 8811 	msr	BASEPRI, r0
 8010808:	f3bf 8f4f 	dsb	sy
 801080c:	f3bf 8f6f 	isb	sy
 8010810:	f001 f9f2 	bl	8011bf8 <vTaskSwitchContext>
 8010814:	f04f 0000 	mov.w	r0, #0
 8010818:	f380 8811 	msr	BASEPRI, r0
 801081c:	bc09      	pop	{r0, r3}
 801081e:	6819      	ldr	r1, [r3, #0]
 8010820:	6808      	ldr	r0, [r1, #0]
 8010822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010826:	f01e 0f10 	tst.w	lr, #16
 801082a:	bf08      	it	eq
 801082c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010830:	f380 8809 	msr	PSP, r0
 8010834:	f3bf 8f6f 	isb	sy
 8010838:	4770      	bx	lr
 801083a:	bf00      	nop
 801083c:	f3af 8000 	nop.w

08010840 <pxCurrentTCBConst>:
 8010840:	2000def4 	.word	0x2000def4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010844:	bf00      	nop
 8010846:	bf00      	nop

08010848 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b082      	sub	sp, #8
 801084c:	af00      	add	r7, sp, #0
	__asm volatile
 801084e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010852:	f383 8811 	msr	BASEPRI, r3
 8010856:	f3bf 8f6f 	isb	sy
 801085a:	f3bf 8f4f 	dsb	sy
 801085e:	607b      	str	r3, [r7, #4]
}
 8010860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010862:	f001 f90f 	bl	8011a84 <xTaskIncrementTick>
 8010866:	4603      	mov	r3, r0
 8010868:	2b00      	cmp	r3, #0
 801086a:	d003      	beq.n	8010874 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801086c:	4b06      	ldr	r3, [pc, #24]	@ (8010888 <xPortSysTickHandler+0x40>)
 801086e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010872:	601a      	str	r2, [r3, #0]
 8010874:	2300      	movs	r3, #0
 8010876:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010878:	683b      	ldr	r3, [r7, #0]
 801087a:	f383 8811 	msr	BASEPRI, r3
}
 801087e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010880:	bf00      	nop
 8010882:	3708      	adds	r7, #8
 8010884:	46bd      	mov	sp, r7
 8010886:	bd80      	pop	{r7, pc}
 8010888:	e000ed04 	.word	0xe000ed04

0801088c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801088c:	b480      	push	{r7}
 801088e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010890:	4b0b      	ldr	r3, [pc, #44]	@ (80108c0 <vPortSetupTimerInterrupt+0x34>)
 8010892:	2200      	movs	r2, #0
 8010894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010896:	4b0b      	ldr	r3, [pc, #44]	@ (80108c4 <vPortSetupTimerInterrupt+0x38>)
 8010898:	2200      	movs	r2, #0
 801089a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801089c:	4b0a      	ldr	r3, [pc, #40]	@ (80108c8 <vPortSetupTimerInterrupt+0x3c>)
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	4a0a      	ldr	r2, [pc, #40]	@ (80108cc <vPortSetupTimerInterrupt+0x40>)
 80108a2:	fba2 2303 	umull	r2, r3, r2, r3
 80108a6:	099b      	lsrs	r3, r3, #6
 80108a8:	4a09      	ldr	r2, [pc, #36]	@ (80108d0 <vPortSetupTimerInterrupt+0x44>)
 80108aa:	3b01      	subs	r3, #1
 80108ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80108ae:	4b04      	ldr	r3, [pc, #16]	@ (80108c0 <vPortSetupTimerInterrupt+0x34>)
 80108b0:	2207      	movs	r2, #7
 80108b2:	601a      	str	r2, [r3, #0]
}
 80108b4:	bf00      	nop
 80108b6:	46bd      	mov	sp, r7
 80108b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108bc:	4770      	bx	lr
 80108be:	bf00      	nop
 80108c0:	e000e010 	.word	0xe000e010
 80108c4:	e000e018 	.word	0xe000e018
 80108c8:	20000004 	.word	0x20000004
 80108cc:	10624dd3 	.word	0x10624dd3
 80108d0:	e000e014 	.word	0xe000e014

080108d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80108d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80108e4 <vPortEnableVFP+0x10>
 80108d8:	6801      	ldr	r1, [r0, #0]
 80108da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80108de:	6001      	str	r1, [r0, #0]
 80108e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80108e2:	bf00      	nop
 80108e4:	e000ed88 	.word	0xe000ed88

080108e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80108e8:	b480      	push	{r7}
 80108ea:	b085      	sub	sp, #20
 80108ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80108ee:	f3ef 8305 	mrs	r3, IPSR
 80108f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	2b0f      	cmp	r3, #15
 80108f8:	d915      	bls.n	8010926 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80108fa:	4a18      	ldr	r2, [pc, #96]	@ (801095c <vPortValidateInterruptPriority+0x74>)
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	4413      	add	r3, r2
 8010900:	781b      	ldrb	r3, [r3, #0]
 8010902:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010904:	4b16      	ldr	r3, [pc, #88]	@ (8010960 <vPortValidateInterruptPriority+0x78>)
 8010906:	781b      	ldrb	r3, [r3, #0]
 8010908:	7afa      	ldrb	r2, [r7, #11]
 801090a:	429a      	cmp	r2, r3
 801090c:	d20b      	bcs.n	8010926 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801090e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010912:	f383 8811 	msr	BASEPRI, r3
 8010916:	f3bf 8f6f 	isb	sy
 801091a:	f3bf 8f4f 	dsb	sy
 801091e:	607b      	str	r3, [r7, #4]
}
 8010920:	bf00      	nop
 8010922:	bf00      	nop
 8010924:	e7fd      	b.n	8010922 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010926:	4b0f      	ldr	r3, [pc, #60]	@ (8010964 <vPortValidateInterruptPriority+0x7c>)
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801092e:	4b0e      	ldr	r3, [pc, #56]	@ (8010968 <vPortValidateInterruptPriority+0x80>)
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	429a      	cmp	r2, r3
 8010934:	d90b      	bls.n	801094e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801093a:	f383 8811 	msr	BASEPRI, r3
 801093e:	f3bf 8f6f 	isb	sy
 8010942:	f3bf 8f4f 	dsb	sy
 8010946:	603b      	str	r3, [r7, #0]
}
 8010948:	bf00      	nop
 801094a:	bf00      	nop
 801094c:	e7fd      	b.n	801094a <vPortValidateInterruptPriority+0x62>
	}
 801094e:	bf00      	nop
 8010950:	3714      	adds	r7, #20
 8010952:	46bd      	mov	sp, r7
 8010954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010958:	4770      	bx	lr
 801095a:	bf00      	nop
 801095c:	e000e3f0 	.word	0xe000e3f0
 8010960:	2000deac 	.word	0x2000deac
 8010964:	e000ed0c 	.word	0xe000ed0c
 8010968:	2000deb0 	.word	0x2000deb0

0801096c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801096c:	b580      	push	{r7, lr}
 801096e:	b084      	sub	sp, #16
 8010970:	af00      	add	r7, sp, #0
 8010972:	6078      	str	r0, [r7, #4]
 8010974:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	2b00      	cmp	r3, #0
 801097e:	d10b      	bne.n	8010998 <xQueueGenericReset+0x2c>
	__asm volatile
 8010980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010984:	f383 8811 	msr	BASEPRI, r3
 8010988:	f3bf 8f6f 	isb	sy
 801098c:	f3bf 8f4f 	dsb	sy
 8010990:	60bb      	str	r3, [r7, #8]
}
 8010992:	bf00      	nop
 8010994:	bf00      	nop
 8010996:	e7fd      	b.n	8010994 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010998:	f7ff fec6 	bl	8010728 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	681a      	ldr	r2, [r3, #0]
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109a4:	68f9      	ldr	r1, [r7, #12]
 80109a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80109a8:	fb01 f303 	mul.w	r3, r1, r3
 80109ac:	441a      	add	r2, r3
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	2200      	movs	r2, #0
 80109b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	681a      	ldr	r2, [r3, #0]
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	681a      	ldr	r2, [r3, #0]
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109c8:	3b01      	subs	r3, #1
 80109ca:	68f9      	ldr	r1, [r7, #12]
 80109cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80109ce:	fb01 f303 	mul.w	r3, r1, r3
 80109d2:	441a      	add	r2, r3
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	22ff      	movs	r2, #255	@ 0xff
 80109dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	22ff      	movs	r2, #255	@ 0xff
 80109e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d114      	bne.n	8010a18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	691b      	ldr	r3, [r3, #16]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d01a      	beq.n	8010a2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	3310      	adds	r3, #16
 80109fa:	4618      	mov	r0, r3
 80109fc:	f001 f9ac 	bl	8011d58 <xTaskRemoveFromEventList>
 8010a00:	4603      	mov	r3, r0
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d012      	beq.n	8010a2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010a06:	4b0d      	ldr	r3, [pc, #52]	@ (8010a3c <xQueueGenericReset+0xd0>)
 8010a08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a0c:	601a      	str	r2, [r3, #0]
 8010a0e:	f3bf 8f4f 	dsb	sy
 8010a12:	f3bf 8f6f 	isb	sy
 8010a16:	e009      	b.n	8010a2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	3310      	adds	r3, #16
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	f7ff fca1 	bl	8010364 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	3324      	adds	r3, #36	@ 0x24
 8010a26:	4618      	mov	r0, r3
 8010a28:	f7ff fc9c 	bl	8010364 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010a2c:	f7ff feae 	bl	801078c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010a30:	2301      	movs	r3, #1
}
 8010a32:	4618      	mov	r0, r3
 8010a34:	3710      	adds	r7, #16
 8010a36:	46bd      	mov	sp, r7
 8010a38:	bd80      	pop	{r7, pc}
 8010a3a:	bf00      	nop
 8010a3c:	e000ed04 	.word	0xe000ed04

08010a40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b08e      	sub	sp, #56	@ 0x38
 8010a44:	af02      	add	r7, sp, #8
 8010a46:	60f8      	str	r0, [r7, #12]
 8010a48:	60b9      	str	r1, [r7, #8]
 8010a4a:	607a      	str	r2, [r7, #4]
 8010a4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d10b      	bne.n	8010a6c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a58:	f383 8811 	msr	BASEPRI, r3
 8010a5c:	f3bf 8f6f 	isb	sy
 8010a60:	f3bf 8f4f 	dsb	sy
 8010a64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010a66:	bf00      	nop
 8010a68:	bf00      	nop
 8010a6a:	e7fd      	b.n	8010a68 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d10b      	bne.n	8010a8a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a76:	f383 8811 	msr	BASEPRI, r3
 8010a7a:	f3bf 8f6f 	isb	sy
 8010a7e:	f3bf 8f4f 	dsb	sy
 8010a82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010a84:	bf00      	nop
 8010a86:	bf00      	nop
 8010a88:	e7fd      	b.n	8010a86 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d002      	beq.n	8010a96 <xQueueGenericCreateStatic+0x56>
 8010a90:	68bb      	ldr	r3, [r7, #8]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d001      	beq.n	8010a9a <xQueueGenericCreateStatic+0x5a>
 8010a96:	2301      	movs	r3, #1
 8010a98:	e000      	b.n	8010a9c <xQueueGenericCreateStatic+0x5c>
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d10b      	bne.n	8010ab8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa4:	f383 8811 	msr	BASEPRI, r3
 8010aa8:	f3bf 8f6f 	isb	sy
 8010aac:	f3bf 8f4f 	dsb	sy
 8010ab0:	623b      	str	r3, [r7, #32]
}
 8010ab2:	bf00      	nop
 8010ab4:	bf00      	nop
 8010ab6:	e7fd      	b.n	8010ab4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d102      	bne.n	8010ac4 <xQueueGenericCreateStatic+0x84>
 8010abe:	68bb      	ldr	r3, [r7, #8]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d101      	bne.n	8010ac8 <xQueueGenericCreateStatic+0x88>
 8010ac4:	2301      	movs	r3, #1
 8010ac6:	e000      	b.n	8010aca <xQueueGenericCreateStatic+0x8a>
 8010ac8:	2300      	movs	r3, #0
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d10b      	bne.n	8010ae6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8010ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ad2:	f383 8811 	msr	BASEPRI, r3
 8010ad6:	f3bf 8f6f 	isb	sy
 8010ada:	f3bf 8f4f 	dsb	sy
 8010ade:	61fb      	str	r3, [r7, #28]
}
 8010ae0:	bf00      	nop
 8010ae2:	bf00      	nop
 8010ae4:	e7fd      	b.n	8010ae2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010ae6:	2350      	movs	r3, #80	@ 0x50
 8010ae8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010aea:	697b      	ldr	r3, [r7, #20]
 8010aec:	2b50      	cmp	r3, #80	@ 0x50
 8010aee:	d00b      	beq.n	8010b08 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8010af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010af4:	f383 8811 	msr	BASEPRI, r3
 8010af8:	f3bf 8f6f 	isb	sy
 8010afc:	f3bf 8f4f 	dsb	sy
 8010b00:	61bb      	str	r3, [r7, #24]
}
 8010b02:	bf00      	nop
 8010b04:	bf00      	nop
 8010b06:	e7fd      	b.n	8010b04 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010b08:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010b0a:	683b      	ldr	r3, [r7, #0]
 8010b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8010b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d00d      	beq.n	8010b30 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b16:	2201      	movs	r2, #1
 8010b18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010b1c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b22:	9300      	str	r3, [sp, #0]
 8010b24:	4613      	mov	r3, r2
 8010b26:	687a      	ldr	r2, [r7, #4]
 8010b28:	68b9      	ldr	r1, [r7, #8]
 8010b2a:	68f8      	ldr	r0, [r7, #12]
 8010b2c:	f000 f805 	bl	8010b3a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010b32:	4618      	mov	r0, r3
 8010b34:	3730      	adds	r7, #48	@ 0x30
 8010b36:	46bd      	mov	sp, r7
 8010b38:	bd80      	pop	{r7, pc}

08010b3a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010b3a:	b580      	push	{r7, lr}
 8010b3c:	b084      	sub	sp, #16
 8010b3e:	af00      	add	r7, sp, #0
 8010b40:	60f8      	str	r0, [r7, #12]
 8010b42:	60b9      	str	r1, [r7, #8]
 8010b44:	607a      	str	r2, [r7, #4]
 8010b46:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010b48:	68bb      	ldr	r3, [r7, #8]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d103      	bne.n	8010b56 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010b4e:	69bb      	ldr	r3, [r7, #24]
 8010b50:	69ba      	ldr	r2, [r7, #24]
 8010b52:	601a      	str	r2, [r3, #0]
 8010b54:	e002      	b.n	8010b5c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010b56:	69bb      	ldr	r3, [r7, #24]
 8010b58:	687a      	ldr	r2, [r7, #4]
 8010b5a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010b5c:	69bb      	ldr	r3, [r7, #24]
 8010b5e:	68fa      	ldr	r2, [r7, #12]
 8010b60:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010b62:	69bb      	ldr	r3, [r7, #24]
 8010b64:	68ba      	ldr	r2, [r7, #8]
 8010b66:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010b68:	2101      	movs	r1, #1
 8010b6a:	69b8      	ldr	r0, [r7, #24]
 8010b6c:	f7ff fefe 	bl	801096c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010b70:	69bb      	ldr	r3, [r7, #24]
 8010b72:	78fa      	ldrb	r2, [r7, #3]
 8010b74:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010b78:	bf00      	nop
 8010b7a:	3710      	adds	r7, #16
 8010b7c:	46bd      	mov	sp, r7
 8010b7e:	bd80      	pop	{r7, pc}

08010b80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b08e      	sub	sp, #56	@ 0x38
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	60f8      	str	r0, [r7, #12]
 8010b88:	60b9      	str	r1, [r7, #8]
 8010b8a:	607a      	str	r2, [r7, #4]
 8010b8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010b8e:	2300      	movs	r3, #0
 8010b90:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d10b      	bne.n	8010bb4 <xQueueGenericSend+0x34>
	__asm volatile
 8010b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ba0:	f383 8811 	msr	BASEPRI, r3
 8010ba4:	f3bf 8f6f 	isb	sy
 8010ba8:	f3bf 8f4f 	dsb	sy
 8010bac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010bae:	bf00      	nop
 8010bb0:	bf00      	nop
 8010bb2:	e7fd      	b.n	8010bb0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010bb4:	68bb      	ldr	r3, [r7, #8]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d103      	bne.n	8010bc2 <xQueueGenericSend+0x42>
 8010bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d101      	bne.n	8010bc6 <xQueueGenericSend+0x46>
 8010bc2:	2301      	movs	r3, #1
 8010bc4:	e000      	b.n	8010bc8 <xQueueGenericSend+0x48>
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d10b      	bne.n	8010be4 <xQueueGenericSend+0x64>
	__asm volatile
 8010bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bd0:	f383 8811 	msr	BASEPRI, r3
 8010bd4:	f3bf 8f6f 	isb	sy
 8010bd8:	f3bf 8f4f 	dsb	sy
 8010bdc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010bde:	bf00      	nop
 8010be0:	bf00      	nop
 8010be2:	e7fd      	b.n	8010be0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010be4:	683b      	ldr	r3, [r7, #0]
 8010be6:	2b02      	cmp	r3, #2
 8010be8:	d103      	bne.n	8010bf2 <xQueueGenericSend+0x72>
 8010bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010bee:	2b01      	cmp	r3, #1
 8010bf0:	d101      	bne.n	8010bf6 <xQueueGenericSend+0x76>
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	e000      	b.n	8010bf8 <xQueueGenericSend+0x78>
 8010bf6:	2300      	movs	r3, #0
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d10b      	bne.n	8010c14 <xQueueGenericSend+0x94>
	__asm volatile
 8010bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c00:	f383 8811 	msr	BASEPRI, r3
 8010c04:	f3bf 8f6f 	isb	sy
 8010c08:	f3bf 8f4f 	dsb	sy
 8010c0c:	623b      	str	r3, [r7, #32]
}
 8010c0e:	bf00      	nop
 8010c10:	bf00      	nop
 8010c12:	e7fd      	b.n	8010c10 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010c14:	f001 fa60 	bl	80120d8 <xTaskGetSchedulerState>
 8010c18:	4603      	mov	r3, r0
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d102      	bne.n	8010c24 <xQueueGenericSend+0xa4>
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d101      	bne.n	8010c28 <xQueueGenericSend+0xa8>
 8010c24:	2301      	movs	r3, #1
 8010c26:	e000      	b.n	8010c2a <xQueueGenericSend+0xaa>
 8010c28:	2300      	movs	r3, #0
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d10b      	bne.n	8010c46 <xQueueGenericSend+0xc6>
	__asm volatile
 8010c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c32:	f383 8811 	msr	BASEPRI, r3
 8010c36:	f3bf 8f6f 	isb	sy
 8010c3a:	f3bf 8f4f 	dsb	sy
 8010c3e:	61fb      	str	r3, [r7, #28]
}
 8010c40:	bf00      	nop
 8010c42:	bf00      	nop
 8010c44:	e7fd      	b.n	8010c42 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010c46:	f7ff fd6f 	bl	8010728 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d302      	bcc.n	8010c5c <xQueueGenericSend+0xdc>
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	2b02      	cmp	r3, #2
 8010c5a:	d129      	bne.n	8010cb0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010c5c:	683a      	ldr	r2, [r7, #0]
 8010c5e:	68b9      	ldr	r1, [r7, #8]
 8010c60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c62:	f000 fa0f 	bl	8011084 <prvCopyDataToQueue>
 8010c66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d010      	beq.n	8010c92 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c72:	3324      	adds	r3, #36	@ 0x24
 8010c74:	4618      	mov	r0, r3
 8010c76:	f001 f86f 	bl	8011d58 <xTaskRemoveFromEventList>
 8010c7a:	4603      	mov	r3, r0
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d013      	beq.n	8010ca8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010c80:	4b3f      	ldr	r3, [pc, #252]	@ (8010d80 <xQueueGenericSend+0x200>)
 8010c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c86:	601a      	str	r2, [r3, #0]
 8010c88:	f3bf 8f4f 	dsb	sy
 8010c8c:	f3bf 8f6f 	isb	sy
 8010c90:	e00a      	b.n	8010ca8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d007      	beq.n	8010ca8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010c98:	4b39      	ldr	r3, [pc, #228]	@ (8010d80 <xQueueGenericSend+0x200>)
 8010c9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c9e:	601a      	str	r2, [r3, #0]
 8010ca0:	f3bf 8f4f 	dsb	sy
 8010ca4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010ca8:	f7ff fd70 	bl	801078c <vPortExitCritical>
				return pdPASS;
 8010cac:	2301      	movs	r3, #1
 8010cae:	e063      	b.n	8010d78 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d103      	bne.n	8010cbe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010cb6:	f7ff fd69 	bl	801078c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	e05c      	b.n	8010d78 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d106      	bne.n	8010cd2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010cc4:	f107 0314 	add.w	r3, r7, #20
 8010cc8:	4618      	mov	r0, r3
 8010cca:	f001 f8a9 	bl	8011e20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010cce:	2301      	movs	r3, #1
 8010cd0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010cd2:	f7ff fd5b 	bl	801078c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010cd6:	f000 fe07 	bl	80118e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010cda:	f7ff fd25 	bl	8010728 <vPortEnterCritical>
 8010cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ce0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010ce4:	b25b      	sxtb	r3, r3
 8010ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cea:	d103      	bne.n	8010cf4 <xQueueGenericSend+0x174>
 8010cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cee:	2200      	movs	r2, #0
 8010cf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010cfa:	b25b      	sxtb	r3, r3
 8010cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d00:	d103      	bne.n	8010d0a <xQueueGenericSend+0x18a>
 8010d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d04:	2200      	movs	r2, #0
 8010d06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010d0a:	f7ff fd3f 	bl	801078c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010d0e:	1d3a      	adds	r2, r7, #4
 8010d10:	f107 0314 	add.w	r3, r7, #20
 8010d14:	4611      	mov	r1, r2
 8010d16:	4618      	mov	r0, r3
 8010d18:	f001 f898 	bl	8011e4c <xTaskCheckForTimeOut>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d124      	bne.n	8010d6c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010d22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d24:	f000 faa6 	bl	8011274 <prvIsQueueFull>
 8010d28:	4603      	mov	r3, r0
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d018      	beq.n	8010d60 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d30:	3310      	adds	r3, #16
 8010d32:	687a      	ldr	r2, [r7, #4]
 8010d34:	4611      	mov	r1, r2
 8010d36:	4618      	mov	r0, r3
 8010d38:	f000 ffbc 	bl	8011cb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010d3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d3e:	f000 fa31 	bl	80111a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010d42:	f000 fddf 	bl	8011904 <xTaskResumeAll>
 8010d46:	4603      	mov	r3, r0
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	f47f af7c 	bne.w	8010c46 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8010d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8010d80 <xQueueGenericSend+0x200>)
 8010d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d54:	601a      	str	r2, [r3, #0]
 8010d56:	f3bf 8f4f 	dsb	sy
 8010d5a:	f3bf 8f6f 	isb	sy
 8010d5e:	e772      	b.n	8010c46 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010d60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d62:	f000 fa1f 	bl	80111a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010d66:	f000 fdcd 	bl	8011904 <xTaskResumeAll>
 8010d6a:	e76c      	b.n	8010c46 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010d6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d6e:	f000 fa19 	bl	80111a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010d72:	f000 fdc7 	bl	8011904 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010d76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010d78:	4618      	mov	r0, r3
 8010d7a:	3738      	adds	r7, #56	@ 0x38
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	bd80      	pop	{r7, pc}
 8010d80:	e000ed04 	.word	0xe000ed04

08010d84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b090      	sub	sp, #64	@ 0x40
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	60f8      	str	r0, [r7, #12]
 8010d8c:	60b9      	str	r1, [r7, #8]
 8010d8e:	607a      	str	r2, [r7, #4]
 8010d90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8010d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d10b      	bne.n	8010db4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8010d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010da0:	f383 8811 	msr	BASEPRI, r3
 8010da4:	f3bf 8f6f 	isb	sy
 8010da8:	f3bf 8f4f 	dsb	sy
 8010dac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010dae:	bf00      	nop
 8010db0:	bf00      	nop
 8010db2:	e7fd      	b.n	8010db0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010db4:	68bb      	ldr	r3, [r7, #8]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d103      	bne.n	8010dc2 <xQueueGenericSendFromISR+0x3e>
 8010dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d101      	bne.n	8010dc6 <xQueueGenericSendFromISR+0x42>
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	e000      	b.n	8010dc8 <xQueueGenericSendFromISR+0x44>
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d10b      	bne.n	8010de4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dd0:	f383 8811 	msr	BASEPRI, r3
 8010dd4:	f3bf 8f6f 	isb	sy
 8010dd8:	f3bf 8f4f 	dsb	sy
 8010ddc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010dde:	bf00      	nop
 8010de0:	bf00      	nop
 8010de2:	e7fd      	b.n	8010de0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	2b02      	cmp	r3, #2
 8010de8:	d103      	bne.n	8010df2 <xQueueGenericSendFromISR+0x6e>
 8010dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dee:	2b01      	cmp	r3, #1
 8010df0:	d101      	bne.n	8010df6 <xQueueGenericSendFromISR+0x72>
 8010df2:	2301      	movs	r3, #1
 8010df4:	e000      	b.n	8010df8 <xQueueGenericSendFromISR+0x74>
 8010df6:	2300      	movs	r3, #0
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d10b      	bne.n	8010e14 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8010dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e00:	f383 8811 	msr	BASEPRI, r3
 8010e04:	f3bf 8f6f 	isb	sy
 8010e08:	f3bf 8f4f 	dsb	sy
 8010e0c:	623b      	str	r3, [r7, #32]
}
 8010e0e:	bf00      	nop
 8010e10:	bf00      	nop
 8010e12:	e7fd      	b.n	8010e10 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010e14:	f7ff fd68 	bl	80108e8 <vPortValidateInterruptPriority>
	__asm volatile
 8010e18:	f3ef 8211 	mrs	r2, BASEPRI
 8010e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e20:	f383 8811 	msr	BASEPRI, r3
 8010e24:	f3bf 8f6f 	isb	sy
 8010e28:	f3bf 8f4f 	dsb	sy
 8010e2c:	61fa      	str	r2, [r7, #28]
 8010e2e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8010e30:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010e32:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e3c:	429a      	cmp	r2, r3
 8010e3e:	d302      	bcc.n	8010e46 <xQueueGenericSendFromISR+0xc2>
 8010e40:	683b      	ldr	r3, [r7, #0]
 8010e42:	2b02      	cmp	r3, #2
 8010e44:	d12f      	bne.n	8010ea6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010e4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010e56:	683a      	ldr	r2, [r7, #0]
 8010e58:	68b9      	ldr	r1, [r7, #8]
 8010e5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010e5c:	f000 f912 	bl	8011084 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010e60:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e68:	d112      	bne.n	8010e90 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d016      	beq.n	8010ea0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e74:	3324      	adds	r3, #36	@ 0x24
 8010e76:	4618      	mov	r0, r3
 8010e78:	f000 ff6e 	bl	8011d58 <xTaskRemoveFromEventList>
 8010e7c:	4603      	mov	r3, r0
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d00e      	beq.n	8010ea0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d00b      	beq.n	8010ea0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	2201      	movs	r2, #1
 8010e8c:	601a      	str	r2, [r3, #0]
 8010e8e:	e007      	b.n	8010ea0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010e90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010e94:	3301      	adds	r3, #1
 8010e96:	b2db      	uxtb	r3, r3
 8010e98:	b25a      	sxtb	r2, r3
 8010e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8010ea4:	e001      	b.n	8010eaa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010eac:	617b      	str	r3, [r7, #20]
	__asm volatile
 8010eae:	697b      	ldr	r3, [r7, #20]
 8010eb0:	f383 8811 	msr	BASEPRI, r3
}
 8010eb4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010eb8:	4618      	mov	r0, r3
 8010eba:	3740      	adds	r7, #64	@ 0x40
 8010ebc:	46bd      	mov	sp, r7
 8010ebe:	bd80      	pop	{r7, pc}

08010ec0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	b08c      	sub	sp, #48	@ 0x30
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	60f8      	str	r0, [r7, #12]
 8010ec8:	60b9      	str	r1, [r7, #8]
 8010eca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010ecc:	2300      	movs	r3, #0
 8010ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d10b      	bne.n	8010ef2 <xQueueReceive+0x32>
	__asm volatile
 8010eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ede:	f383 8811 	msr	BASEPRI, r3
 8010ee2:	f3bf 8f6f 	isb	sy
 8010ee6:	f3bf 8f4f 	dsb	sy
 8010eea:	623b      	str	r3, [r7, #32]
}
 8010eec:	bf00      	nop
 8010eee:	bf00      	nop
 8010ef0:	e7fd      	b.n	8010eee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010ef2:	68bb      	ldr	r3, [r7, #8]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d103      	bne.n	8010f00 <xQueueReceive+0x40>
 8010ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d101      	bne.n	8010f04 <xQueueReceive+0x44>
 8010f00:	2301      	movs	r3, #1
 8010f02:	e000      	b.n	8010f06 <xQueueReceive+0x46>
 8010f04:	2300      	movs	r3, #0
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d10b      	bne.n	8010f22 <xQueueReceive+0x62>
	__asm volatile
 8010f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f0e:	f383 8811 	msr	BASEPRI, r3
 8010f12:	f3bf 8f6f 	isb	sy
 8010f16:	f3bf 8f4f 	dsb	sy
 8010f1a:	61fb      	str	r3, [r7, #28]
}
 8010f1c:	bf00      	nop
 8010f1e:	bf00      	nop
 8010f20:	e7fd      	b.n	8010f1e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010f22:	f001 f8d9 	bl	80120d8 <xTaskGetSchedulerState>
 8010f26:	4603      	mov	r3, r0
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d102      	bne.n	8010f32 <xQueueReceive+0x72>
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d101      	bne.n	8010f36 <xQueueReceive+0x76>
 8010f32:	2301      	movs	r3, #1
 8010f34:	e000      	b.n	8010f38 <xQueueReceive+0x78>
 8010f36:	2300      	movs	r3, #0
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d10b      	bne.n	8010f54 <xQueueReceive+0x94>
	__asm volatile
 8010f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f40:	f383 8811 	msr	BASEPRI, r3
 8010f44:	f3bf 8f6f 	isb	sy
 8010f48:	f3bf 8f4f 	dsb	sy
 8010f4c:	61bb      	str	r3, [r7, #24]
}
 8010f4e:	bf00      	nop
 8010f50:	bf00      	nop
 8010f52:	e7fd      	b.n	8010f50 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010f54:	f7ff fbe8 	bl	8010728 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f5c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d01f      	beq.n	8010fa4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010f64:	68b9      	ldr	r1, [r7, #8]
 8010f66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f68:	f000 f8f6 	bl	8011158 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f6e:	1e5a      	subs	r2, r3, #1
 8010f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f72:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f76:	691b      	ldr	r3, [r3, #16]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d00f      	beq.n	8010f9c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f7e:	3310      	adds	r3, #16
 8010f80:	4618      	mov	r0, r3
 8010f82:	f000 fee9 	bl	8011d58 <xTaskRemoveFromEventList>
 8010f86:	4603      	mov	r3, r0
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d007      	beq.n	8010f9c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010f8c:	4b3c      	ldr	r3, [pc, #240]	@ (8011080 <xQueueReceive+0x1c0>)
 8010f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f92:	601a      	str	r2, [r3, #0]
 8010f94:	f3bf 8f4f 	dsb	sy
 8010f98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010f9c:	f7ff fbf6 	bl	801078c <vPortExitCritical>
				return pdPASS;
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	e069      	b.n	8011078 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d103      	bne.n	8010fb2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010faa:	f7ff fbef 	bl	801078c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010fae:	2300      	movs	r3, #0
 8010fb0:	e062      	b.n	8011078 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d106      	bne.n	8010fc6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010fb8:	f107 0310 	add.w	r3, r7, #16
 8010fbc:	4618      	mov	r0, r3
 8010fbe:	f000 ff2f 	bl	8011e20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010fc2:	2301      	movs	r3, #1
 8010fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010fc6:	f7ff fbe1 	bl	801078c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010fca:	f000 fc8d 	bl	80118e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010fce:	f7ff fbab 	bl	8010728 <vPortEnterCritical>
 8010fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010fd8:	b25b      	sxtb	r3, r3
 8010fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fde:	d103      	bne.n	8010fe8 <xQueueReceive+0x128>
 8010fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010fee:	b25b      	sxtb	r3, r3
 8010ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ff4:	d103      	bne.n	8010ffe <xQueueReceive+0x13e>
 8010ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ff8:	2200      	movs	r2, #0
 8010ffa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010ffe:	f7ff fbc5 	bl	801078c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011002:	1d3a      	adds	r2, r7, #4
 8011004:	f107 0310 	add.w	r3, r7, #16
 8011008:	4611      	mov	r1, r2
 801100a:	4618      	mov	r0, r3
 801100c:	f000 ff1e 	bl	8011e4c <xTaskCheckForTimeOut>
 8011010:	4603      	mov	r3, r0
 8011012:	2b00      	cmp	r3, #0
 8011014:	d123      	bne.n	801105e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011016:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011018:	f000 f916 	bl	8011248 <prvIsQueueEmpty>
 801101c:	4603      	mov	r3, r0
 801101e:	2b00      	cmp	r3, #0
 8011020:	d017      	beq.n	8011052 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011024:	3324      	adds	r3, #36	@ 0x24
 8011026:	687a      	ldr	r2, [r7, #4]
 8011028:	4611      	mov	r1, r2
 801102a:	4618      	mov	r0, r3
 801102c:	f000 fe42 	bl	8011cb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011030:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011032:	f000 f8b7 	bl	80111a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011036:	f000 fc65 	bl	8011904 <xTaskResumeAll>
 801103a:	4603      	mov	r3, r0
 801103c:	2b00      	cmp	r3, #0
 801103e:	d189      	bne.n	8010f54 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011040:	4b0f      	ldr	r3, [pc, #60]	@ (8011080 <xQueueReceive+0x1c0>)
 8011042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011046:	601a      	str	r2, [r3, #0]
 8011048:	f3bf 8f4f 	dsb	sy
 801104c:	f3bf 8f6f 	isb	sy
 8011050:	e780      	b.n	8010f54 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011052:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011054:	f000 f8a6 	bl	80111a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011058:	f000 fc54 	bl	8011904 <xTaskResumeAll>
 801105c:	e77a      	b.n	8010f54 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801105e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011060:	f000 f8a0 	bl	80111a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011064:	f000 fc4e 	bl	8011904 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011068:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801106a:	f000 f8ed 	bl	8011248 <prvIsQueueEmpty>
 801106e:	4603      	mov	r3, r0
 8011070:	2b00      	cmp	r3, #0
 8011072:	f43f af6f 	beq.w	8010f54 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011076:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011078:	4618      	mov	r0, r3
 801107a:	3730      	adds	r7, #48	@ 0x30
 801107c:	46bd      	mov	sp, r7
 801107e:	bd80      	pop	{r7, pc}
 8011080:	e000ed04 	.word	0xe000ed04

08011084 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011084:	b580      	push	{r7, lr}
 8011086:	b086      	sub	sp, #24
 8011088:	af00      	add	r7, sp, #0
 801108a:	60f8      	str	r0, [r7, #12]
 801108c:	60b9      	str	r1, [r7, #8]
 801108e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011090:	2300      	movs	r3, #0
 8011092:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011098:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d10d      	bne.n	80110be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d14d      	bne.n	8011146 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	689b      	ldr	r3, [r3, #8]
 80110ae:	4618      	mov	r0, r3
 80110b0:	f001 f830 	bl	8012114 <xTaskPriorityDisinherit>
 80110b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	2200      	movs	r2, #0
 80110ba:	609a      	str	r2, [r3, #8]
 80110bc:	e043      	b.n	8011146 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d119      	bne.n	80110f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	6858      	ldr	r0, [r3, #4]
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80110cc:	461a      	mov	r2, r3
 80110ce:	68b9      	ldr	r1, [r7, #8]
 80110d0:	f001 fcca 	bl	8012a68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	685a      	ldr	r2, [r3, #4]
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80110dc:	441a      	add	r2, r3
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	685a      	ldr	r2, [r3, #4]
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	689b      	ldr	r3, [r3, #8]
 80110ea:	429a      	cmp	r2, r3
 80110ec:	d32b      	bcc.n	8011146 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	681a      	ldr	r2, [r3, #0]
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	605a      	str	r2, [r3, #4]
 80110f6:	e026      	b.n	8011146 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	68d8      	ldr	r0, [r3, #12]
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011100:	461a      	mov	r2, r3
 8011102:	68b9      	ldr	r1, [r7, #8]
 8011104:	f001 fcb0 	bl	8012a68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	68da      	ldr	r2, [r3, #12]
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011110:	425b      	negs	r3, r3
 8011112:	441a      	add	r2, r3
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	68da      	ldr	r2, [r3, #12]
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	429a      	cmp	r2, r3
 8011122:	d207      	bcs.n	8011134 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	689a      	ldr	r2, [r3, #8]
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801112c:	425b      	negs	r3, r3
 801112e:	441a      	add	r2, r3
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2b02      	cmp	r3, #2
 8011138:	d105      	bne.n	8011146 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801113a:	693b      	ldr	r3, [r7, #16]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d002      	beq.n	8011146 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011140:	693b      	ldr	r3, [r7, #16]
 8011142:	3b01      	subs	r3, #1
 8011144:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011146:	693b      	ldr	r3, [r7, #16]
 8011148:	1c5a      	adds	r2, r3, #1
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801114e:	697b      	ldr	r3, [r7, #20]
}
 8011150:	4618      	mov	r0, r3
 8011152:	3718      	adds	r7, #24
 8011154:	46bd      	mov	sp, r7
 8011156:	bd80      	pop	{r7, pc}

08011158 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b082      	sub	sp, #8
 801115c:	af00      	add	r7, sp, #0
 801115e:	6078      	str	r0, [r7, #4]
 8011160:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011166:	2b00      	cmp	r3, #0
 8011168:	d018      	beq.n	801119c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	68da      	ldr	r2, [r3, #12]
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011172:	441a      	add	r2, r3
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	68da      	ldr	r2, [r3, #12]
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	689b      	ldr	r3, [r3, #8]
 8011180:	429a      	cmp	r2, r3
 8011182:	d303      	bcc.n	801118c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	681a      	ldr	r2, [r3, #0]
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	68d9      	ldr	r1, [r3, #12]
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011194:	461a      	mov	r2, r3
 8011196:	6838      	ldr	r0, [r7, #0]
 8011198:	f001 fc66 	bl	8012a68 <memcpy>
	}
}
 801119c:	bf00      	nop
 801119e:	3708      	adds	r7, #8
 80111a0:	46bd      	mov	sp, r7
 80111a2:	bd80      	pop	{r7, pc}

080111a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80111a4:	b580      	push	{r7, lr}
 80111a6:	b084      	sub	sp, #16
 80111a8:	af00      	add	r7, sp, #0
 80111aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80111ac:	f7ff fabc 	bl	8010728 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80111b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80111b8:	e011      	b.n	80111de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d012      	beq.n	80111e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	3324      	adds	r3, #36	@ 0x24
 80111c6:	4618      	mov	r0, r3
 80111c8:	f000 fdc6 	bl	8011d58 <xTaskRemoveFromEventList>
 80111cc:	4603      	mov	r3, r0
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d001      	beq.n	80111d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80111d2:	f000 fe9f 	bl	8011f14 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80111d6:	7bfb      	ldrb	r3, [r7, #15]
 80111d8:	3b01      	subs	r3, #1
 80111da:	b2db      	uxtb	r3, r3
 80111dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80111de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	dce9      	bgt.n	80111ba <prvUnlockQueue+0x16>
 80111e6:	e000      	b.n	80111ea <prvUnlockQueue+0x46>
					break;
 80111e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	22ff      	movs	r2, #255	@ 0xff
 80111ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80111f2:	f7ff facb 	bl	801078c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80111f6:	f7ff fa97 	bl	8010728 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011200:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011202:	e011      	b.n	8011228 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	691b      	ldr	r3, [r3, #16]
 8011208:	2b00      	cmp	r3, #0
 801120a:	d012      	beq.n	8011232 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	3310      	adds	r3, #16
 8011210:	4618      	mov	r0, r3
 8011212:	f000 fda1 	bl	8011d58 <xTaskRemoveFromEventList>
 8011216:	4603      	mov	r3, r0
 8011218:	2b00      	cmp	r3, #0
 801121a:	d001      	beq.n	8011220 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801121c:	f000 fe7a 	bl	8011f14 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011220:	7bbb      	ldrb	r3, [r7, #14]
 8011222:	3b01      	subs	r3, #1
 8011224:	b2db      	uxtb	r3, r3
 8011226:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011228:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801122c:	2b00      	cmp	r3, #0
 801122e:	dce9      	bgt.n	8011204 <prvUnlockQueue+0x60>
 8011230:	e000      	b.n	8011234 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011232:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	22ff      	movs	r2, #255	@ 0xff
 8011238:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801123c:	f7ff faa6 	bl	801078c <vPortExitCritical>
}
 8011240:	bf00      	nop
 8011242:	3710      	adds	r7, #16
 8011244:	46bd      	mov	sp, r7
 8011246:	bd80      	pop	{r7, pc}

08011248 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011248:	b580      	push	{r7, lr}
 801124a:	b084      	sub	sp, #16
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011250:	f7ff fa6a 	bl	8010728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011258:	2b00      	cmp	r3, #0
 801125a:	d102      	bne.n	8011262 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801125c:	2301      	movs	r3, #1
 801125e:	60fb      	str	r3, [r7, #12]
 8011260:	e001      	b.n	8011266 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011262:	2300      	movs	r3, #0
 8011264:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011266:	f7ff fa91 	bl	801078c <vPortExitCritical>

	return xReturn;
 801126a:	68fb      	ldr	r3, [r7, #12]
}
 801126c:	4618      	mov	r0, r3
 801126e:	3710      	adds	r7, #16
 8011270:	46bd      	mov	sp, r7
 8011272:	bd80      	pop	{r7, pc}

08011274 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011274:	b580      	push	{r7, lr}
 8011276:	b084      	sub	sp, #16
 8011278:	af00      	add	r7, sp, #0
 801127a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801127c:	f7ff fa54 	bl	8010728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011288:	429a      	cmp	r2, r3
 801128a:	d102      	bne.n	8011292 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801128c:	2301      	movs	r3, #1
 801128e:	60fb      	str	r3, [r7, #12]
 8011290:	e001      	b.n	8011296 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011292:	2300      	movs	r3, #0
 8011294:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011296:	f7ff fa79 	bl	801078c <vPortExitCritical>

	return xReturn;
 801129a:	68fb      	ldr	r3, [r7, #12]
}
 801129c:	4618      	mov	r0, r3
 801129e:	3710      	adds	r7, #16
 80112a0:	46bd      	mov	sp, r7
 80112a2:	bd80      	pop	{r7, pc}

080112a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80112a4:	b480      	push	{r7}
 80112a6:	b085      	sub	sp, #20
 80112a8:	af00      	add	r7, sp, #0
 80112aa:	6078      	str	r0, [r7, #4]
 80112ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80112ae:	2300      	movs	r3, #0
 80112b0:	60fb      	str	r3, [r7, #12]
 80112b2:	e014      	b.n	80112de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80112b4:	4a0f      	ldr	r2, [pc, #60]	@ (80112f4 <vQueueAddToRegistry+0x50>)
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d10b      	bne.n	80112d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80112c0:	490c      	ldr	r1, [pc, #48]	@ (80112f4 <vQueueAddToRegistry+0x50>)
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	683a      	ldr	r2, [r7, #0]
 80112c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80112ca:	4a0a      	ldr	r2, [pc, #40]	@ (80112f4 <vQueueAddToRegistry+0x50>)
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	00db      	lsls	r3, r3, #3
 80112d0:	4413      	add	r3, r2
 80112d2:	687a      	ldr	r2, [r7, #4]
 80112d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80112d6:	e006      	b.n	80112e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	3301      	adds	r3, #1
 80112dc:	60fb      	str	r3, [r7, #12]
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	2b07      	cmp	r3, #7
 80112e2:	d9e7      	bls.n	80112b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80112e4:	bf00      	nop
 80112e6:	bf00      	nop
 80112e8:	3714      	adds	r7, #20
 80112ea:	46bd      	mov	sp, r7
 80112ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f0:	4770      	bx	lr
 80112f2:	bf00      	nop
 80112f4:	2000deb4 	.word	0x2000deb4

080112f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80112f8:	b580      	push	{r7, lr}
 80112fa:	b086      	sub	sp, #24
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	60f8      	str	r0, [r7, #12]
 8011300:	60b9      	str	r1, [r7, #8]
 8011302:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011308:	f7ff fa0e 	bl	8010728 <vPortEnterCritical>
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011312:	b25b      	sxtb	r3, r3
 8011314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011318:	d103      	bne.n	8011322 <vQueueWaitForMessageRestricted+0x2a>
 801131a:	697b      	ldr	r3, [r7, #20]
 801131c:	2200      	movs	r2, #0
 801131e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011322:	697b      	ldr	r3, [r7, #20]
 8011324:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011328:	b25b      	sxtb	r3, r3
 801132a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801132e:	d103      	bne.n	8011338 <vQueueWaitForMessageRestricted+0x40>
 8011330:	697b      	ldr	r3, [r7, #20]
 8011332:	2200      	movs	r2, #0
 8011334:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011338:	f7ff fa28 	bl	801078c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801133c:	697b      	ldr	r3, [r7, #20]
 801133e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011340:	2b00      	cmp	r3, #0
 8011342:	d106      	bne.n	8011352 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011344:	697b      	ldr	r3, [r7, #20]
 8011346:	3324      	adds	r3, #36	@ 0x24
 8011348:	687a      	ldr	r2, [r7, #4]
 801134a:	68b9      	ldr	r1, [r7, #8]
 801134c:	4618      	mov	r0, r3
 801134e:	f000 fcd7 	bl	8011d00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011352:	6978      	ldr	r0, [r7, #20]
 8011354:	f7ff ff26 	bl	80111a4 <prvUnlockQueue>
	}
 8011358:	bf00      	nop
 801135a:	3718      	adds	r7, #24
 801135c:	46bd      	mov	sp, r7
 801135e:	bd80      	pop	{r7, pc}

08011360 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011360:	b580      	push	{r7, lr}
 8011362:	b08e      	sub	sp, #56	@ 0x38
 8011364:	af04      	add	r7, sp, #16
 8011366:	60f8      	str	r0, [r7, #12]
 8011368:	60b9      	str	r1, [r7, #8]
 801136a:	607a      	str	r2, [r7, #4]
 801136c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801136e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011370:	2b00      	cmp	r3, #0
 8011372:	d10b      	bne.n	801138c <xTaskCreateStatic+0x2c>
	__asm volatile
 8011374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011378:	f383 8811 	msr	BASEPRI, r3
 801137c:	f3bf 8f6f 	isb	sy
 8011380:	f3bf 8f4f 	dsb	sy
 8011384:	623b      	str	r3, [r7, #32]
}
 8011386:	bf00      	nop
 8011388:	bf00      	nop
 801138a:	e7fd      	b.n	8011388 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801138c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801138e:	2b00      	cmp	r3, #0
 8011390:	d10b      	bne.n	80113aa <xTaskCreateStatic+0x4a>
	__asm volatile
 8011392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011396:	f383 8811 	msr	BASEPRI, r3
 801139a:	f3bf 8f6f 	isb	sy
 801139e:	f3bf 8f4f 	dsb	sy
 80113a2:	61fb      	str	r3, [r7, #28]
}
 80113a4:	bf00      	nop
 80113a6:	bf00      	nop
 80113a8:	e7fd      	b.n	80113a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80113aa:	235c      	movs	r3, #92	@ 0x5c
 80113ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80113ae:	693b      	ldr	r3, [r7, #16]
 80113b0:	2b5c      	cmp	r3, #92	@ 0x5c
 80113b2:	d00b      	beq.n	80113cc <xTaskCreateStatic+0x6c>
	__asm volatile
 80113b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113b8:	f383 8811 	msr	BASEPRI, r3
 80113bc:	f3bf 8f6f 	isb	sy
 80113c0:	f3bf 8f4f 	dsb	sy
 80113c4:	61bb      	str	r3, [r7, #24]
}
 80113c6:	bf00      	nop
 80113c8:	bf00      	nop
 80113ca:	e7fd      	b.n	80113c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80113cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80113ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d01e      	beq.n	8011412 <xTaskCreateStatic+0xb2>
 80113d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d01b      	beq.n	8011412 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80113da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80113de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80113e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80113e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113e6:	2202      	movs	r2, #2
 80113e8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80113ec:	2300      	movs	r3, #0
 80113ee:	9303      	str	r3, [sp, #12]
 80113f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113f2:	9302      	str	r3, [sp, #8]
 80113f4:	f107 0314 	add.w	r3, r7, #20
 80113f8:	9301      	str	r3, [sp, #4]
 80113fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113fc:	9300      	str	r3, [sp, #0]
 80113fe:	683b      	ldr	r3, [r7, #0]
 8011400:	687a      	ldr	r2, [r7, #4]
 8011402:	68b9      	ldr	r1, [r7, #8]
 8011404:	68f8      	ldr	r0, [r7, #12]
 8011406:	f000 f850 	bl	80114aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801140a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801140c:	f000 f8de 	bl	80115cc <prvAddNewTaskToReadyList>
 8011410:	e001      	b.n	8011416 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011412:	2300      	movs	r3, #0
 8011414:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011416:	697b      	ldr	r3, [r7, #20]
	}
 8011418:	4618      	mov	r0, r3
 801141a:	3728      	adds	r7, #40	@ 0x28
 801141c:	46bd      	mov	sp, r7
 801141e:	bd80      	pop	{r7, pc}

08011420 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011420:	b580      	push	{r7, lr}
 8011422:	b08c      	sub	sp, #48	@ 0x30
 8011424:	af04      	add	r7, sp, #16
 8011426:	60f8      	str	r0, [r7, #12]
 8011428:	60b9      	str	r1, [r7, #8]
 801142a:	603b      	str	r3, [r7, #0]
 801142c:	4613      	mov	r3, r2
 801142e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011430:	88fb      	ldrh	r3, [r7, #6]
 8011432:	009b      	lsls	r3, r3, #2
 8011434:	4618      	mov	r0, r3
 8011436:	f7fe fda7 	bl	800ff88 <pvPortMalloc>
 801143a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801143c:	697b      	ldr	r3, [r7, #20]
 801143e:	2b00      	cmp	r3, #0
 8011440:	d00e      	beq.n	8011460 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011442:	205c      	movs	r0, #92	@ 0x5c
 8011444:	f7fe fda0 	bl	800ff88 <pvPortMalloc>
 8011448:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801144a:	69fb      	ldr	r3, [r7, #28]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d003      	beq.n	8011458 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011450:	69fb      	ldr	r3, [r7, #28]
 8011452:	697a      	ldr	r2, [r7, #20]
 8011454:	631a      	str	r2, [r3, #48]	@ 0x30
 8011456:	e005      	b.n	8011464 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011458:	6978      	ldr	r0, [r7, #20]
 801145a:	f7fe fe63 	bl	8010124 <vPortFree>
 801145e:	e001      	b.n	8011464 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011460:	2300      	movs	r3, #0
 8011462:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011464:	69fb      	ldr	r3, [r7, #28]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d017      	beq.n	801149a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801146a:	69fb      	ldr	r3, [r7, #28]
 801146c:	2200      	movs	r2, #0
 801146e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011472:	88fa      	ldrh	r2, [r7, #6]
 8011474:	2300      	movs	r3, #0
 8011476:	9303      	str	r3, [sp, #12]
 8011478:	69fb      	ldr	r3, [r7, #28]
 801147a:	9302      	str	r3, [sp, #8]
 801147c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801147e:	9301      	str	r3, [sp, #4]
 8011480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011482:	9300      	str	r3, [sp, #0]
 8011484:	683b      	ldr	r3, [r7, #0]
 8011486:	68b9      	ldr	r1, [r7, #8]
 8011488:	68f8      	ldr	r0, [r7, #12]
 801148a:	f000 f80e 	bl	80114aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801148e:	69f8      	ldr	r0, [r7, #28]
 8011490:	f000 f89c 	bl	80115cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011494:	2301      	movs	r3, #1
 8011496:	61bb      	str	r3, [r7, #24]
 8011498:	e002      	b.n	80114a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801149a:	f04f 33ff 	mov.w	r3, #4294967295
 801149e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80114a0:	69bb      	ldr	r3, [r7, #24]
	}
 80114a2:	4618      	mov	r0, r3
 80114a4:	3720      	adds	r7, #32
 80114a6:	46bd      	mov	sp, r7
 80114a8:	bd80      	pop	{r7, pc}

080114aa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80114aa:	b580      	push	{r7, lr}
 80114ac:	b088      	sub	sp, #32
 80114ae:	af00      	add	r7, sp, #0
 80114b0:	60f8      	str	r0, [r7, #12]
 80114b2:	60b9      	str	r1, [r7, #8]
 80114b4:	607a      	str	r2, [r7, #4]
 80114b6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80114b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	009b      	lsls	r3, r3, #2
 80114c0:	461a      	mov	r2, r3
 80114c2:	21a5      	movs	r1, #165	@ 0xa5
 80114c4:	f001 fa9c 	bl	8012a00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80114c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80114d2:	3b01      	subs	r3, #1
 80114d4:	009b      	lsls	r3, r3, #2
 80114d6:	4413      	add	r3, r2
 80114d8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80114da:	69bb      	ldr	r3, [r7, #24]
 80114dc:	f023 0307 	bic.w	r3, r3, #7
 80114e0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80114e2:	69bb      	ldr	r3, [r7, #24]
 80114e4:	f003 0307 	and.w	r3, r3, #7
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d00b      	beq.n	8011504 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80114ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114f0:	f383 8811 	msr	BASEPRI, r3
 80114f4:	f3bf 8f6f 	isb	sy
 80114f8:	f3bf 8f4f 	dsb	sy
 80114fc:	617b      	str	r3, [r7, #20]
}
 80114fe:	bf00      	nop
 8011500:	bf00      	nop
 8011502:	e7fd      	b.n	8011500 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d01f      	beq.n	801154a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801150a:	2300      	movs	r3, #0
 801150c:	61fb      	str	r3, [r7, #28]
 801150e:	e012      	b.n	8011536 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011510:	68ba      	ldr	r2, [r7, #8]
 8011512:	69fb      	ldr	r3, [r7, #28]
 8011514:	4413      	add	r3, r2
 8011516:	7819      	ldrb	r1, [r3, #0]
 8011518:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801151a:	69fb      	ldr	r3, [r7, #28]
 801151c:	4413      	add	r3, r2
 801151e:	3334      	adds	r3, #52	@ 0x34
 8011520:	460a      	mov	r2, r1
 8011522:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011524:	68ba      	ldr	r2, [r7, #8]
 8011526:	69fb      	ldr	r3, [r7, #28]
 8011528:	4413      	add	r3, r2
 801152a:	781b      	ldrb	r3, [r3, #0]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d006      	beq.n	801153e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011530:	69fb      	ldr	r3, [r7, #28]
 8011532:	3301      	adds	r3, #1
 8011534:	61fb      	str	r3, [r7, #28]
 8011536:	69fb      	ldr	r3, [r7, #28]
 8011538:	2b0f      	cmp	r3, #15
 801153a:	d9e9      	bls.n	8011510 <prvInitialiseNewTask+0x66>
 801153c:	e000      	b.n	8011540 <prvInitialiseNewTask+0x96>
			{
				break;
 801153e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011542:	2200      	movs	r2, #0
 8011544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011548:	e003      	b.n	8011552 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801154a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801154c:	2200      	movs	r2, #0
 801154e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011554:	2b37      	cmp	r3, #55	@ 0x37
 8011556:	d901      	bls.n	801155c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011558:	2337      	movs	r3, #55	@ 0x37
 801155a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801155c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801155e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011560:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011566:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801156a:	2200      	movs	r2, #0
 801156c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801156e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011570:	3304      	adds	r3, #4
 8011572:	4618      	mov	r0, r3
 8011574:	f7fe ff16 	bl	80103a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801157a:	3318      	adds	r3, #24
 801157c:	4618      	mov	r0, r3
 801157e:	f7fe ff11 	bl	80103a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011584:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011586:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801158a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801158e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011590:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011596:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801159a:	2200      	movs	r2, #0
 801159c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801159e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115a0:	2200      	movs	r2, #0
 80115a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80115a6:	683a      	ldr	r2, [r7, #0]
 80115a8:	68f9      	ldr	r1, [r7, #12]
 80115aa:	69b8      	ldr	r0, [r7, #24]
 80115ac:	f7fe ff8e 	bl	80104cc <pxPortInitialiseStack>
 80115b0:	4602      	mov	r2, r0
 80115b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80115b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d002      	beq.n	80115c2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80115bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80115c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80115c2:	bf00      	nop
 80115c4:	3720      	adds	r7, #32
 80115c6:	46bd      	mov	sp, r7
 80115c8:	bd80      	pop	{r7, pc}
	...

080115cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	b082      	sub	sp, #8
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80115d4:	f7ff f8a8 	bl	8010728 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80115d8:	4b2d      	ldr	r3, [pc, #180]	@ (8011690 <prvAddNewTaskToReadyList+0xc4>)
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	3301      	adds	r3, #1
 80115de:	4a2c      	ldr	r2, [pc, #176]	@ (8011690 <prvAddNewTaskToReadyList+0xc4>)
 80115e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80115e2:	4b2c      	ldr	r3, [pc, #176]	@ (8011694 <prvAddNewTaskToReadyList+0xc8>)
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d109      	bne.n	80115fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80115ea:	4a2a      	ldr	r2, [pc, #168]	@ (8011694 <prvAddNewTaskToReadyList+0xc8>)
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80115f0:	4b27      	ldr	r3, [pc, #156]	@ (8011690 <prvAddNewTaskToReadyList+0xc4>)
 80115f2:	681b      	ldr	r3, [r3, #0]
 80115f4:	2b01      	cmp	r3, #1
 80115f6:	d110      	bne.n	801161a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80115f8:	f000 fcb0 	bl	8011f5c <prvInitialiseTaskLists>
 80115fc:	e00d      	b.n	801161a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80115fe:	4b26      	ldr	r3, [pc, #152]	@ (8011698 <prvAddNewTaskToReadyList+0xcc>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d109      	bne.n	801161a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011606:	4b23      	ldr	r3, [pc, #140]	@ (8011694 <prvAddNewTaskToReadyList+0xc8>)
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011610:	429a      	cmp	r2, r3
 8011612:	d802      	bhi.n	801161a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011614:	4a1f      	ldr	r2, [pc, #124]	@ (8011694 <prvAddNewTaskToReadyList+0xc8>)
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801161a:	4b20      	ldr	r3, [pc, #128]	@ (801169c <prvAddNewTaskToReadyList+0xd0>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	3301      	adds	r3, #1
 8011620:	4a1e      	ldr	r2, [pc, #120]	@ (801169c <prvAddNewTaskToReadyList+0xd0>)
 8011622:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011624:	4b1d      	ldr	r3, [pc, #116]	@ (801169c <prvAddNewTaskToReadyList+0xd0>)
 8011626:	681a      	ldr	r2, [r3, #0]
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011630:	4b1b      	ldr	r3, [pc, #108]	@ (80116a0 <prvAddNewTaskToReadyList+0xd4>)
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	429a      	cmp	r2, r3
 8011636:	d903      	bls.n	8011640 <prvAddNewTaskToReadyList+0x74>
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801163c:	4a18      	ldr	r2, [pc, #96]	@ (80116a0 <prvAddNewTaskToReadyList+0xd4>)
 801163e:	6013      	str	r3, [r2, #0]
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011644:	4613      	mov	r3, r2
 8011646:	009b      	lsls	r3, r3, #2
 8011648:	4413      	add	r3, r2
 801164a:	009b      	lsls	r3, r3, #2
 801164c:	4a15      	ldr	r2, [pc, #84]	@ (80116a4 <prvAddNewTaskToReadyList+0xd8>)
 801164e:	441a      	add	r2, r3
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	3304      	adds	r3, #4
 8011654:	4619      	mov	r1, r3
 8011656:	4610      	mov	r0, r2
 8011658:	f7fe feb1 	bl	80103be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801165c:	f7ff f896 	bl	801078c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011660:	4b0d      	ldr	r3, [pc, #52]	@ (8011698 <prvAddNewTaskToReadyList+0xcc>)
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	2b00      	cmp	r3, #0
 8011666:	d00e      	beq.n	8011686 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011668:	4b0a      	ldr	r3, [pc, #40]	@ (8011694 <prvAddNewTaskToReadyList+0xc8>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011672:	429a      	cmp	r2, r3
 8011674:	d207      	bcs.n	8011686 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011676:	4b0c      	ldr	r3, [pc, #48]	@ (80116a8 <prvAddNewTaskToReadyList+0xdc>)
 8011678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801167c:	601a      	str	r2, [r3, #0]
 801167e:	f3bf 8f4f 	dsb	sy
 8011682:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011686:	bf00      	nop
 8011688:	3708      	adds	r7, #8
 801168a:	46bd      	mov	sp, r7
 801168c:	bd80      	pop	{r7, pc}
 801168e:	bf00      	nop
 8011690:	2000e3c8 	.word	0x2000e3c8
 8011694:	2000def4 	.word	0x2000def4
 8011698:	2000e3d4 	.word	0x2000e3d4
 801169c:	2000e3e4 	.word	0x2000e3e4
 80116a0:	2000e3d0 	.word	0x2000e3d0
 80116a4:	2000def8 	.word	0x2000def8
 80116a8:	e000ed04 	.word	0xe000ed04

080116ac <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80116ac:	b580      	push	{r7, lr}
 80116ae:	b08a      	sub	sp, #40	@ 0x28
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	6078      	str	r0, [r7, #4]
 80116b4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80116b6:	2300      	movs	r3, #0
 80116b8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d10b      	bne.n	80116d8 <vTaskDelayUntil+0x2c>
	__asm volatile
 80116c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116c4:	f383 8811 	msr	BASEPRI, r3
 80116c8:	f3bf 8f6f 	isb	sy
 80116cc:	f3bf 8f4f 	dsb	sy
 80116d0:	617b      	str	r3, [r7, #20]
}
 80116d2:	bf00      	nop
 80116d4:	bf00      	nop
 80116d6:	e7fd      	b.n	80116d4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80116d8:	683b      	ldr	r3, [r7, #0]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d10b      	bne.n	80116f6 <vTaskDelayUntil+0x4a>
	__asm volatile
 80116de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116e2:	f383 8811 	msr	BASEPRI, r3
 80116e6:	f3bf 8f6f 	isb	sy
 80116ea:	f3bf 8f4f 	dsb	sy
 80116ee:	613b      	str	r3, [r7, #16]
}
 80116f0:	bf00      	nop
 80116f2:	bf00      	nop
 80116f4:	e7fd      	b.n	80116f2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80116f6:	4b2a      	ldr	r3, [pc, #168]	@ (80117a0 <vTaskDelayUntil+0xf4>)
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d00b      	beq.n	8011716 <vTaskDelayUntil+0x6a>
	__asm volatile
 80116fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011702:	f383 8811 	msr	BASEPRI, r3
 8011706:	f3bf 8f6f 	isb	sy
 801170a:	f3bf 8f4f 	dsb	sy
 801170e:	60fb      	str	r3, [r7, #12]
}
 8011710:	bf00      	nop
 8011712:	bf00      	nop
 8011714:	e7fd      	b.n	8011712 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8011716:	f000 f8e7 	bl	80118e8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801171a:	4b22      	ldr	r3, [pc, #136]	@ (80117a4 <vTaskDelayUntil+0xf8>)
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	683a      	ldr	r2, [r7, #0]
 8011726:	4413      	add	r3, r2
 8011728:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	6a3a      	ldr	r2, [r7, #32]
 8011730:	429a      	cmp	r2, r3
 8011732:	d20b      	bcs.n	801174c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	69fa      	ldr	r2, [r7, #28]
 801173a:	429a      	cmp	r2, r3
 801173c:	d211      	bcs.n	8011762 <vTaskDelayUntil+0xb6>
 801173e:	69fa      	ldr	r2, [r7, #28]
 8011740:	6a3b      	ldr	r3, [r7, #32]
 8011742:	429a      	cmp	r2, r3
 8011744:	d90d      	bls.n	8011762 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011746:	2301      	movs	r3, #1
 8011748:	627b      	str	r3, [r7, #36]	@ 0x24
 801174a:	e00a      	b.n	8011762 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	69fa      	ldr	r2, [r7, #28]
 8011752:	429a      	cmp	r2, r3
 8011754:	d303      	bcc.n	801175e <vTaskDelayUntil+0xb2>
 8011756:	69fa      	ldr	r2, [r7, #28]
 8011758:	6a3b      	ldr	r3, [r7, #32]
 801175a:	429a      	cmp	r2, r3
 801175c:	d901      	bls.n	8011762 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801175e:	2301      	movs	r3, #1
 8011760:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	69fa      	ldr	r2, [r7, #28]
 8011766:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8011768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801176a:	2b00      	cmp	r3, #0
 801176c:	d006      	beq.n	801177c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801176e:	69fa      	ldr	r2, [r7, #28]
 8011770:	6a3b      	ldr	r3, [r7, #32]
 8011772:	1ad3      	subs	r3, r2, r3
 8011774:	2100      	movs	r1, #0
 8011776:	4618      	mov	r0, r3
 8011778:	f000 fd3c 	bl	80121f4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801177c:	f000 f8c2 	bl	8011904 <xTaskResumeAll>
 8011780:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011782:	69bb      	ldr	r3, [r7, #24]
 8011784:	2b00      	cmp	r3, #0
 8011786:	d107      	bne.n	8011798 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8011788:	4b07      	ldr	r3, [pc, #28]	@ (80117a8 <vTaskDelayUntil+0xfc>)
 801178a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801178e:	601a      	str	r2, [r3, #0]
 8011790:	f3bf 8f4f 	dsb	sy
 8011794:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011798:	bf00      	nop
 801179a:	3728      	adds	r7, #40	@ 0x28
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}
 80117a0:	2000e3f0 	.word	0x2000e3f0
 80117a4:	2000e3cc 	.word	0x2000e3cc
 80117a8:	e000ed04 	.word	0xe000ed04

080117ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b084      	sub	sp, #16
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80117b4:	2300      	movs	r3, #0
 80117b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d018      	beq.n	80117f0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80117be:	4b14      	ldr	r3, [pc, #80]	@ (8011810 <vTaskDelay+0x64>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d00b      	beq.n	80117de <vTaskDelay+0x32>
	__asm volatile
 80117c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117ca:	f383 8811 	msr	BASEPRI, r3
 80117ce:	f3bf 8f6f 	isb	sy
 80117d2:	f3bf 8f4f 	dsb	sy
 80117d6:	60bb      	str	r3, [r7, #8]
}
 80117d8:	bf00      	nop
 80117da:	bf00      	nop
 80117dc:	e7fd      	b.n	80117da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80117de:	f000 f883 	bl	80118e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80117e2:	2100      	movs	r1, #0
 80117e4:	6878      	ldr	r0, [r7, #4]
 80117e6:	f000 fd05 	bl	80121f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80117ea:	f000 f88b 	bl	8011904 <xTaskResumeAll>
 80117ee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d107      	bne.n	8011806 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80117f6:	4b07      	ldr	r3, [pc, #28]	@ (8011814 <vTaskDelay+0x68>)
 80117f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80117fc:	601a      	str	r2, [r3, #0]
 80117fe:	f3bf 8f4f 	dsb	sy
 8011802:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011806:	bf00      	nop
 8011808:	3710      	adds	r7, #16
 801180a:	46bd      	mov	sp, r7
 801180c:	bd80      	pop	{r7, pc}
 801180e:	bf00      	nop
 8011810:	2000e3f0 	.word	0x2000e3f0
 8011814:	e000ed04 	.word	0xe000ed04

08011818 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b08a      	sub	sp, #40	@ 0x28
 801181c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801181e:	2300      	movs	r3, #0
 8011820:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011822:	2300      	movs	r3, #0
 8011824:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011826:	463a      	mov	r2, r7
 8011828:	1d39      	adds	r1, r7, #4
 801182a:	f107 0308 	add.w	r3, r7, #8
 801182e:	4618      	mov	r0, r3
 8011830:	f7fe fb76 	bl	800ff20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011834:	6839      	ldr	r1, [r7, #0]
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	68ba      	ldr	r2, [r7, #8]
 801183a:	9202      	str	r2, [sp, #8]
 801183c:	9301      	str	r3, [sp, #4]
 801183e:	2300      	movs	r3, #0
 8011840:	9300      	str	r3, [sp, #0]
 8011842:	2300      	movs	r3, #0
 8011844:	460a      	mov	r2, r1
 8011846:	4922      	ldr	r1, [pc, #136]	@ (80118d0 <vTaskStartScheduler+0xb8>)
 8011848:	4822      	ldr	r0, [pc, #136]	@ (80118d4 <vTaskStartScheduler+0xbc>)
 801184a:	f7ff fd89 	bl	8011360 <xTaskCreateStatic>
 801184e:	4603      	mov	r3, r0
 8011850:	4a21      	ldr	r2, [pc, #132]	@ (80118d8 <vTaskStartScheduler+0xc0>)
 8011852:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011854:	4b20      	ldr	r3, [pc, #128]	@ (80118d8 <vTaskStartScheduler+0xc0>)
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d002      	beq.n	8011862 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801185c:	2301      	movs	r3, #1
 801185e:	617b      	str	r3, [r7, #20]
 8011860:	e001      	b.n	8011866 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011862:	2300      	movs	r3, #0
 8011864:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011866:	697b      	ldr	r3, [r7, #20]
 8011868:	2b01      	cmp	r3, #1
 801186a:	d102      	bne.n	8011872 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801186c:	f000 fd16 	bl	801229c <xTimerCreateTimerTask>
 8011870:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011872:	697b      	ldr	r3, [r7, #20]
 8011874:	2b01      	cmp	r3, #1
 8011876:	d116      	bne.n	80118a6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8011878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801187c:	f383 8811 	msr	BASEPRI, r3
 8011880:	f3bf 8f6f 	isb	sy
 8011884:	f3bf 8f4f 	dsb	sy
 8011888:	613b      	str	r3, [r7, #16]
}
 801188a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801188c:	4b13      	ldr	r3, [pc, #76]	@ (80118dc <vTaskStartScheduler+0xc4>)
 801188e:	f04f 32ff 	mov.w	r2, #4294967295
 8011892:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011894:	4b12      	ldr	r3, [pc, #72]	@ (80118e0 <vTaskStartScheduler+0xc8>)
 8011896:	2201      	movs	r2, #1
 8011898:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801189a:	4b12      	ldr	r3, [pc, #72]	@ (80118e4 <vTaskStartScheduler+0xcc>)
 801189c:	2200      	movs	r2, #0
 801189e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80118a0:	f7fe fe9e 	bl	80105e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80118a4:	e00f      	b.n	80118c6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80118a6:	697b      	ldr	r3, [r7, #20]
 80118a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118ac:	d10b      	bne.n	80118c6 <vTaskStartScheduler+0xae>
	__asm volatile
 80118ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118b2:	f383 8811 	msr	BASEPRI, r3
 80118b6:	f3bf 8f6f 	isb	sy
 80118ba:	f3bf 8f4f 	dsb	sy
 80118be:	60fb      	str	r3, [r7, #12]
}
 80118c0:	bf00      	nop
 80118c2:	bf00      	nop
 80118c4:	e7fd      	b.n	80118c2 <vTaskStartScheduler+0xaa>
}
 80118c6:	bf00      	nop
 80118c8:	3718      	adds	r7, #24
 80118ca:	46bd      	mov	sp, r7
 80118cc:	bd80      	pop	{r7, pc}
 80118ce:	bf00      	nop
 80118d0:	08013870 	.word	0x08013870
 80118d4:	08011f2d 	.word	0x08011f2d
 80118d8:	2000e3ec 	.word	0x2000e3ec
 80118dc:	2000e3e8 	.word	0x2000e3e8
 80118e0:	2000e3d4 	.word	0x2000e3d4
 80118e4:	2000e3cc 	.word	0x2000e3cc

080118e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80118e8:	b480      	push	{r7}
 80118ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80118ec:	4b04      	ldr	r3, [pc, #16]	@ (8011900 <vTaskSuspendAll+0x18>)
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	3301      	adds	r3, #1
 80118f2:	4a03      	ldr	r2, [pc, #12]	@ (8011900 <vTaskSuspendAll+0x18>)
 80118f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80118f6:	bf00      	nop
 80118f8:	46bd      	mov	sp, r7
 80118fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fe:	4770      	bx	lr
 8011900:	2000e3f0 	.word	0x2000e3f0

08011904 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011904:	b580      	push	{r7, lr}
 8011906:	b084      	sub	sp, #16
 8011908:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801190a:	2300      	movs	r3, #0
 801190c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801190e:	2300      	movs	r3, #0
 8011910:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011912:	4b42      	ldr	r3, [pc, #264]	@ (8011a1c <xTaskResumeAll+0x118>)
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	2b00      	cmp	r3, #0
 8011918:	d10b      	bne.n	8011932 <xTaskResumeAll+0x2e>
	__asm volatile
 801191a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801191e:	f383 8811 	msr	BASEPRI, r3
 8011922:	f3bf 8f6f 	isb	sy
 8011926:	f3bf 8f4f 	dsb	sy
 801192a:	603b      	str	r3, [r7, #0]
}
 801192c:	bf00      	nop
 801192e:	bf00      	nop
 8011930:	e7fd      	b.n	801192e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011932:	f7fe fef9 	bl	8010728 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011936:	4b39      	ldr	r3, [pc, #228]	@ (8011a1c <xTaskResumeAll+0x118>)
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	3b01      	subs	r3, #1
 801193c:	4a37      	ldr	r2, [pc, #220]	@ (8011a1c <xTaskResumeAll+0x118>)
 801193e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011940:	4b36      	ldr	r3, [pc, #216]	@ (8011a1c <xTaskResumeAll+0x118>)
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d162      	bne.n	8011a0e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011948:	4b35      	ldr	r3, [pc, #212]	@ (8011a20 <xTaskResumeAll+0x11c>)
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d05e      	beq.n	8011a0e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011950:	e02f      	b.n	80119b2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011952:	4b34      	ldr	r3, [pc, #208]	@ (8011a24 <xTaskResumeAll+0x120>)
 8011954:	68db      	ldr	r3, [r3, #12]
 8011956:	68db      	ldr	r3, [r3, #12]
 8011958:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	3318      	adds	r3, #24
 801195e:	4618      	mov	r0, r3
 8011960:	f7fe fd8a 	bl	8010478 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	3304      	adds	r3, #4
 8011968:	4618      	mov	r0, r3
 801196a:	f7fe fd85 	bl	8010478 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011972:	4b2d      	ldr	r3, [pc, #180]	@ (8011a28 <xTaskResumeAll+0x124>)
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	429a      	cmp	r2, r3
 8011978:	d903      	bls.n	8011982 <xTaskResumeAll+0x7e>
 801197a:	68fb      	ldr	r3, [r7, #12]
 801197c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801197e:	4a2a      	ldr	r2, [pc, #168]	@ (8011a28 <xTaskResumeAll+0x124>)
 8011980:	6013      	str	r3, [r2, #0]
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011986:	4613      	mov	r3, r2
 8011988:	009b      	lsls	r3, r3, #2
 801198a:	4413      	add	r3, r2
 801198c:	009b      	lsls	r3, r3, #2
 801198e:	4a27      	ldr	r2, [pc, #156]	@ (8011a2c <xTaskResumeAll+0x128>)
 8011990:	441a      	add	r2, r3
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	3304      	adds	r3, #4
 8011996:	4619      	mov	r1, r3
 8011998:	4610      	mov	r0, r2
 801199a:	f7fe fd10 	bl	80103be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119a2:	4b23      	ldr	r3, [pc, #140]	@ (8011a30 <xTaskResumeAll+0x12c>)
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119a8:	429a      	cmp	r2, r3
 80119aa:	d302      	bcc.n	80119b2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80119ac:	4b21      	ldr	r3, [pc, #132]	@ (8011a34 <xTaskResumeAll+0x130>)
 80119ae:	2201      	movs	r2, #1
 80119b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80119b2:	4b1c      	ldr	r3, [pc, #112]	@ (8011a24 <xTaskResumeAll+0x120>)
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d1cb      	bne.n	8011952 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d001      	beq.n	80119c4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80119c0:	f000 fb6a 	bl	8012098 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80119c4:	4b1c      	ldr	r3, [pc, #112]	@ (8011a38 <xTaskResumeAll+0x134>)
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d010      	beq.n	80119f2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80119d0:	f000 f858 	bl	8011a84 <xTaskIncrementTick>
 80119d4:	4603      	mov	r3, r0
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d002      	beq.n	80119e0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80119da:	4b16      	ldr	r3, [pc, #88]	@ (8011a34 <xTaskResumeAll+0x130>)
 80119dc:	2201      	movs	r2, #1
 80119de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	3b01      	subs	r3, #1
 80119e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d1f1      	bne.n	80119d0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80119ec:	4b12      	ldr	r3, [pc, #72]	@ (8011a38 <xTaskResumeAll+0x134>)
 80119ee:	2200      	movs	r2, #0
 80119f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80119f2:	4b10      	ldr	r3, [pc, #64]	@ (8011a34 <xTaskResumeAll+0x130>)
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d009      	beq.n	8011a0e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80119fa:	2301      	movs	r3, #1
 80119fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80119fe:	4b0f      	ldr	r3, [pc, #60]	@ (8011a3c <xTaskResumeAll+0x138>)
 8011a00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a04:	601a      	str	r2, [r3, #0]
 8011a06:	f3bf 8f4f 	dsb	sy
 8011a0a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011a0e:	f7fe febd 	bl	801078c <vPortExitCritical>

	return xAlreadyYielded;
 8011a12:	68bb      	ldr	r3, [r7, #8]
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	3710      	adds	r7, #16
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	bd80      	pop	{r7, pc}
 8011a1c:	2000e3f0 	.word	0x2000e3f0
 8011a20:	2000e3c8 	.word	0x2000e3c8
 8011a24:	2000e388 	.word	0x2000e388
 8011a28:	2000e3d0 	.word	0x2000e3d0
 8011a2c:	2000def8 	.word	0x2000def8
 8011a30:	2000def4 	.word	0x2000def4
 8011a34:	2000e3dc 	.word	0x2000e3dc
 8011a38:	2000e3d8 	.word	0x2000e3d8
 8011a3c:	e000ed04 	.word	0xe000ed04

08011a40 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011a40:	b480      	push	{r7}
 8011a42:	b083      	sub	sp, #12
 8011a44:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011a46:	4b05      	ldr	r3, [pc, #20]	@ (8011a5c <xTaskGetTickCount+0x1c>)
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011a4c:	687b      	ldr	r3, [r7, #4]
}
 8011a4e:	4618      	mov	r0, r3
 8011a50:	370c      	adds	r7, #12
 8011a52:	46bd      	mov	sp, r7
 8011a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a58:	4770      	bx	lr
 8011a5a:	bf00      	nop
 8011a5c:	2000e3cc 	.word	0x2000e3cc

08011a60 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011a60:	b580      	push	{r7, lr}
 8011a62:	b082      	sub	sp, #8
 8011a64:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011a66:	f7fe ff3f 	bl	80108e8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011a6e:	4b04      	ldr	r3, [pc, #16]	@ (8011a80 <xTaskGetTickCountFromISR+0x20>)
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011a74:	683b      	ldr	r3, [r7, #0]
}
 8011a76:	4618      	mov	r0, r3
 8011a78:	3708      	adds	r7, #8
 8011a7a:	46bd      	mov	sp, r7
 8011a7c:	bd80      	pop	{r7, pc}
 8011a7e:	bf00      	nop
 8011a80:	2000e3cc 	.word	0x2000e3cc

08011a84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b086      	sub	sp, #24
 8011a88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011a8a:	2300      	movs	r3, #0
 8011a8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011a8e:	4b4f      	ldr	r3, [pc, #316]	@ (8011bcc <xTaskIncrementTick+0x148>)
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	f040 8090 	bne.w	8011bb8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011a98:	4b4d      	ldr	r3, [pc, #308]	@ (8011bd0 <xTaskIncrementTick+0x14c>)
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	3301      	adds	r3, #1
 8011a9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011aa0:	4a4b      	ldr	r2, [pc, #300]	@ (8011bd0 <xTaskIncrementTick+0x14c>)
 8011aa2:	693b      	ldr	r3, [r7, #16]
 8011aa4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011aa6:	693b      	ldr	r3, [r7, #16]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d121      	bne.n	8011af0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011aac:	4b49      	ldr	r3, [pc, #292]	@ (8011bd4 <xTaskIncrementTick+0x150>)
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d00b      	beq.n	8011ace <xTaskIncrementTick+0x4a>
	__asm volatile
 8011ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aba:	f383 8811 	msr	BASEPRI, r3
 8011abe:	f3bf 8f6f 	isb	sy
 8011ac2:	f3bf 8f4f 	dsb	sy
 8011ac6:	603b      	str	r3, [r7, #0]
}
 8011ac8:	bf00      	nop
 8011aca:	bf00      	nop
 8011acc:	e7fd      	b.n	8011aca <xTaskIncrementTick+0x46>
 8011ace:	4b41      	ldr	r3, [pc, #260]	@ (8011bd4 <xTaskIncrementTick+0x150>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	60fb      	str	r3, [r7, #12]
 8011ad4:	4b40      	ldr	r3, [pc, #256]	@ (8011bd8 <xTaskIncrementTick+0x154>)
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	4a3e      	ldr	r2, [pc, #248]	@ (8011bd4 <xTaskIncrementTick+0x150>)
 8011ada:	6013      	str	r3, [r2, #0]
 8011adc:	4a3e      	ldr	r2, [pc, #248]	@ (8011bd8 <xTaskIncrementTick+0x154>)
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	6013      	str	r3, [r2, #0]
 8011ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8011bdc <xTaskIncrementTick+0x158>)
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	3301      	adds	r3, #1
 8011ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8011bdc <xTaskIncrementTick+0x158>)
 8011aea:	6013      	str	r3, [r2, #0]
 8011aec:	f000 fad4 	bl	8012098 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011af0:	4b3b      	ldr	r3, [pc, #236]	@ (8011be0 <xTaskIncrementTick+0x15c>)
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	693a      	ldr	r2, [r7, #16]
 8011af6:	429a      	cmp	r2, r3
 8011af8:	d349      	bcc.n	8011b8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011afa:	4b36      	ldr	r3, [pc, #216]	@ (8011bd4 <xTaskIncrementTick+0x150>)
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d104      	bne.n	8011b0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011b04:	4b36      	ldr	r3, [pc, #216]	@ (8011be0 <xTaskIncrementTick+0x15c>)
 8011b06:	f04f 32ff 	mov.w	r2, #4294967295
 8011b0a:	601a      	str	r2, [r3, #0]
					break;
 8011b0c:	e03f      	b.n	8011b8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b0e:	4b31      	ldr	r3, [pc, #196]	@ (8011bd4 <xTaskIncrementTick+0x150>)
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	68db      	ldr	r3, [r3, #12]
 8011b14:	68db      	ldr	r3, [r3, #12]
 8011b16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011b18:	68bb      	ldr	r3, [r7, #8]
 8011b1a:	685b      	ldr	r3, [r3, #4]
 8011b1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011b1e:	693a      	ldr	r2, [r7, #16]
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	429a      	cmp	r2, r3
 8011b24:	d203      	bcs.n	8011b2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011b26:	4a2e      	ldr	r2, [pc, #184]	@ (8011be0 <xTaskIncrementTick+0x15c>)
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011b2c:	e02f      	b.n	8011b8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011b2e:	68bb      	ldr	r3, [r7, #8]
 8011b30:	3304      	adds	r3, #4
 8011b32:	4618      	mov	r0, r3
 8011b34:	f7fe fca0 	bl	8010478 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011b38:	68bb      	ldr	r3, [r7, #8]
 8011b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d004      	beq.n	8011b4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011b40:	68bb      	ldr	r3, [r7, #8]
 8011b42:	3318      	adds	r3, #24
 8011b44:	4618      	mov	r0, r3
 8011b46:	f7fe fc97 	bl	8010478 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011b4a:	68bb      	ldr	r3, [r7, #8]
 8011b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b4e:	4b25      	ldr	r3, [pc, #148]	@ (8011be4 <xTaskIncrementTick+0x160>)
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d903      	bls.n	8011b5e <xTaskIncrementTick+0xda>
 8011b56:	68bb      	ldr	r3, [r7, #8]
 8011b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b5a:	4a22      	ldr	r2, [pc, #136]	@ (8011be4 <xTaskIncrementTick+0x160>)
 8011b5c:	6013      	str	r3, [r2, #0]
 8011b5e:	68bb      	ldr	r3, [r7, #8]
 8011b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b62:	4613      	mov	r3, r2
 8011b64:	009b      	lsls	r3, r3, #2
 8011b66:	4413      	add	r3, r2
 8011b68:	009b      	lsls	r3, r3, #2
 8011b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8011be8 <xTaskIncrementTick+0x164>)
 8011b6c:	441a      	add	r2, r3
 8011b6e:	68bb      	ldr	r3, [r7, #8]
 8011b70:	3304      	adds	r3, #4
 8011b72:	4619      	mov	r1, r3
 8011b74:	4610      	mov	r0, r2
 8011b76:	f7fe fc22 	bl	80103be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011b7a:	68bb      	ldr	r3, [r7, #8]
 8011b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8011bec <xTaskIncrementTick+0x168>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b84:	429a      	cmp	r2, r3
 8011b86:	d3b8      	bcc.n	8011afa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011b88:	2301      	movs	r3, #1
 8011b8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011b8c:	e7b5      	b.n	8011afa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011b8e:	4b17      	ldr	r3, [pc, #92]	@ (8011bec <xTaskIncrementTick+0x168>)
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b94:	4914      	ldr	r1, [pc, #80]	@ (8011be8 <xTaskIncrementTick+0x164>)
 8011b96:	4613      	mov	r3, r2
 8011b98:	009b      	lsls	r3, r3, #2
 8011b9a:	4413      	add	r3, r2
 8011b9c:	009b      	lsls	r3, r3, #2
 8011b9e:	440b      	add	r3, r1
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	2b01      	cmp	r3, #1
 8011ba4:	d901      	bls.n	8011baa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011ba6:	2301      	movs	r3, #1
 8011ba8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011baa:	4b11      	ldr	r3, [pc, #68]	@ (8011bf0 <xTaskIncrementTick+0x16c>)
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d007      	beq.n	8011bc2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011bb2:	2301      	movs	r3, #1
 8011bb4:	617b      	str	r3, [r7, #20]
 8011bb6:	e004      	b.n	8011bc2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8011bf4 <xTaskIncrementTick+0x170>)
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	3301      	adds	r3, #1
 8011bbe:	4a0d      	ldr	r2, [pc, #52]	@ (8011bf4 <xTaskIncrementTick+0x170>)
 8011bc0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011bc2:	697b      	ldr	r3, [r7, #20]
}
 8011bc4:	4618      	mov	r0, r3
 8011bc6:	3718      	adds	r7, #24
 8011bc8:	46bd      	mov	sp, r7
 8011bca:	bd80      	pop	{r7, pc}
 8011bcc:	2000e3f0 	.word	0x2000e3f0
 8011bd0:	2000e3cc 	.word	0x2000e3cc
 8011bd4:	2000e380 	.word	0x2000e380
 8011bd8:	2000e384 	.word	0x2000e384
 8011bdc:	2000e3e0 	.word	0x2000e3e0
 8011be0:	2000e3e8 	.word	0x2000e3e8
 8011be4:	2000e3d0 	.word	0x2000e3d0
 8011be8:	2000def8 	.word	0x2000def8
 8011bec:	2000def4 	.word	0x2000def4
 8011bf0:	2000e3dc 	.word	0x2000e3dc
 8011bf4:	2000e3d8 	.word	0x2000e3d8

08011bf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011bf8:	b480      	push	{r7}
 8011bfa:	b085      	sub	sp, #20
 8011bfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011bfe:	4b28      	ldr	r3, [pc, #160]	@ (8011ca0 <vTaskSwitchContext+0xa8>)
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d003      	beq.n	8011c0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011c06:	4b27      	ldr	r3, [pc, #156]	@ (8011ca4 <vTaskSwitchContext+0xac>)
 8011c08:	2201      	movs	r2, #1
 8011c0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011c0c:	e042      	b.n	8011c94 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8011c0e:	4b25      	ldr	r3, [pc, #148]	@ (8011ca4 <vTaskSwitchContext+0xac>)
 8011c10:	2200      	movs	r2, #0
 8011c12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011c14:	4b24      	ldr	r3, [pc, #144]	@ (8011ca8 <vTaskSwitchContext+0xb0>)
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	60fb      	str	r3, [r7, #12]
 8011c1a:	e011      	b.n	8011c40 <vTaskSwitchContext+0x48>
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d10b      	bne.n	8011c3a <vTaskSwitchContext+0x42>
	__asm volatile
 8011c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c26:	f383 8811 	msr	BASEPRI, r3
 8011c2a:	f3bf 8f6f 	isb	sy
 8011c2e:	f3bf 8f4f 	dsb	sy
 8011c32:	607b      	str	r3, [r7, #4]
}
 8011c34:	bf00      	nop
 8011c36:	bf00      	nop
 8011c38:	e7fd      	b.n	8011c36 <vTaskSwitchContext+0x3e>
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	3b01      	subs	r3, #1
 8011c3e:	60fb      	str	r3, [r7, #12]
 8011c40:	491a      	ldr	r1, [pc, #104]	@ (8011cac <vTaskSwitchContext+0xb4>)
 8011c42:	68fa      	ldr	r2, [r7, #12]
 8011c44:	4613      	mov	r3, r2
 8011c46:	009b      	lsls	r3, r3, #2
 8011c48:	4413      	add	r3, r2
 8011c4a:	009b      	lsls	r3, r3, #2
 8011c4c:	440b      	add	r3, r1
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d0e3      	beq.n	8011c1c <vTaskSwitchContext+0x24>
 8011c54:	68fa      	ldr	r2, [r7, #12]
 8011c56:	4613      	mov	r3, r2
 8011c58:	009b      	lsls	r3, r3, #2
 8011c5a:	4413      	add	r3, r2
 8011c5c:	009b      	lsls	r3, r3, #2
 8011c5e:	4a13      	ldr	r2, [pc, #76]	@ (8011cac <vTaskSwitchContext+0xb4>)
 8011c60:	4413      	add	r3, r2
 8011c62:	60bb      	str	r3, [r7, #8]
 8011c64:	68bb      	ldr	r3, [r7, #8]
 8011c66:	685b      	ldr	r3, [r3, #4]
 8011c68:	685a      	ldr	r2, [r3, #4]
 8011c6a:	68bb      	ldr	r3, [r7, #8]
 8011c6c:	605a      	str	r2, [r3, #4]
 8011c6e:	68bb      	ldr	r3, [r7, #8]
 8011c70:	685a      	ldr	r2, [r3, #4]
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	3308      	adds	r3, #8
 8011c76:	429a      	cmp	r2, r3
 8011c78:	d104      	bne.n	8011c84 <vTaskSwitchContext+0x8c>
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	685b      	ldr	r3, [r3, #4]
 8011c7e:	685a      	ldr	r2, [r3, #4]
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	605a      	str	r2, [r3, #4]
 8011c84:	68bb      	ldr	r3, [r7, #8]
 8011c86:	685b      	ldr	r3, [r3, #4]
 8011c88:	68db      	ldr	r3, [r3, #12]
 8011c8a:	4a09      	ldr	r2, [pc, #36]	@ (8011cb0 <vTaskSwitchContext+0xb8>)
 8011c8c:	6013      	str	r3, [r2, #0]
 8011c8e:	4a06      	ldr	r2, [pc, #24]	@ (8011ca8 <vTaskSwitchContext+0xb0>)
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	6013      	str	r3, [r2, #0]
}
 8011c94:	bf00      	nop
 8011c96:	3714      	adds	r7, #20
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c9e:	4770      	bx	lr
 8011ca0:	2000e3f0 	.word	0x2000e3f0
 8011ca4:	2000e3dc 	.word	0x2000e3dc
 8011ca8:	2000e3d0 	.word	0x2000e3d0
 8011cac:	2000def8 	.word	0x2000def8
 8011cb0:	2000def4 	.word	0x2000def4

08011cb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011cb4:	b580      	push	{r7, lr}
 8011cb6:	b084      	sub	sp, #16
 8011cb8:	af00      	add	r7, sp, #0
 8011cba:	6078      	str	r0, [r7, #4]
 8011cbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d10b      	bne.n	8011cdc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cc8:	f383 8811 	msr	BASEPRI, r3
 8011ccc:	f3bf 8f6f 	isb	sy
 8011cd0:	f3bf 8f4f 	dsb	sy
 8011cd4:	60fb      	str	r3, [r7, #12]
}
 8011cd6:	bf00      	nop
 8011cd8:	bf00      	nop
 8011cda:	e7fd      	b.n	8011cd8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011cdc:	4b07      	ldr	r3, [pc, #28]	@ (8011cfc <vTaskPlaceOnEventList+0x48>)
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	3318      	adds	r3, #24
 8011ce2:	4619      	mov	r1, r3
 8011ce4:	6878      	ldr	r0, [r7, #4]
 8011ce6:	f7fe fb8e 	bl	8010406 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011cea:	2101      	movs	r1, #1
 8011cec:	6838      	ldr	r0, [r7, #0]
 8011cee:	f000 fa81 	bl	80121f4 <prvAddCurrentTaskToDelayedList>
}
 8011cf2:	bf00      	nop
 8011cf4:	3710      	adds	r7, #16
 8011cf6:	46bd      	mov	sp, r7
 8011cf8:	bd80      	pop	{r7, pc}
 8011cfa:	bf00      	nop
 8011cfc:	2000def4 	.word	0x2000def4

08011d00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b086      	sub	sp, #24
 8011d04:	af00      	add	r7, sp, #0
 8011d06:	60f8      	str	r0, [r7, #12]
 8011d08:	60b9      	str	r1, [r7, #8]
 8011d0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d10b      	bne.n	8011d2a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d16:	f383 8811 	msr	BASEPRI, r3
 8011d1a:	f3bf 8f6f 	isb	sy
 8011d1e:	f3bf 8f4f 	dsb	sy
 8011d22:	617b      	str	r3, [r7, #20]
}
 8011d24:	bf00      	nop
 8011d26:	bf00      	nop
 8011d28:	e7fd      	b.n	8011d26 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8011d54 <vTaskPlaceOnEventListRestricted+0x54>)
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	3318      	adds	r3, #24
 8011d30:	4619      	mov	r1, r3
 8011d32:	68f8      	ldr	r0, [r7, #12]
 8011d34:	f7fe fb43 	bl	80103be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d002      	beq.n	8011d44 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8011d42:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011d44:	6879      	ldr	r1, [r7, #4]
 8011d46:	68b8      	ldr	r0, [r7, #8]
 8011d48:	f000 fa54 	bl	80121f4 <prvAddCurrentTaskToDelayedList>
	}
 8011d4c:	bf00      	nop
 8011d4e:	3718      	adds	r7, #24
 8011d50:	46bd      	mov	sp, r7
 8011d52:	bd80      	pop	{r7, pc}
 8011d54:	2000def4 	.word	0x2000def4

08011d58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011d58:	b580      	push	{r7, lr}
 8011d5a:	b086      	sub	sp, #24
 8011d5c:	af00      	add	r7, sp, #0
 8011d5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	68db      	ldr	r3, [r3, #12]
 8011d64:	68db      	ldr	r3, [r3, #12]
 8011d66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011d68:	693b      	ldr	r3, [r7, #16]
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d10b      	bne.n	8011d86 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d72:	f383 8811 	msr	BASEPRI, r3
 8011d76:	f3bf 8f6f 	isb	sy
 8011d7a:	f3bf 8f4f 	dsb	sy
 8011d7e:	60fb      	str	r3, [r7, #12]
}
 8011d80:	bf00      	nop
 8011d82:	bf00      	nop
 8011d84:	e7fd      	b.n	8011d82 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011d86:	693b      	ldr	r3, [r7, #16]
 8011d88:	3318      	adds	r3, #24
 8011d8a:	4618      	mov	r0, r3
 8011d8c:	f7fe fb74 	bl	8010478 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011d90:	4b1d      	ldr	r3, [pc, #116]	@ (8011e08 <xTaskRemoveFromEventList+0xb0>)
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d11d      	bne.n	8011dd4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011d98:	693b      	ldr	r3, [r7, #16]
 8011d9a:	3304      	adds	r3, #4
 8011d9c:	4618      	mov	r0, r3
 8011d9e:	f7fe fb6b 	bl	8010478 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011da2:	693b      	ldr	r3, [r7, #16]
 8011da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011da6:	4b19      	ldr	r3, [pc, #100]	@ (8011e0c <xTaskRemoveFromEventList+0xb4>)
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	429a      	cmp	r2, r3
 8011dac:	d903      	bls.n	8011db6 <xTaskRemoveFromEventList+0x5e>
 8011dae:	693b      	ldr	r3, [r7, #16]
 8011db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011db2:	4a16      	ldr	r2, [pc, #88]	@ (8011e0c <xTaskRemoveFromEventList+0xb4>)
 8011db4:	6013      	str	r3, [r2, #0]
 8011db6:	693b      	ldr	r3, [r7, #16]
 8011db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011dba:	4613      	mov	r3, r2
 8011dbc:	009b      	lsls	r3, r3, #2
 8011dbe:	4413      	add	r3, r2
 8011dc0:	009b      	lsls	r3, r3, #2
 8011dc2:	4a13      	ldr	r2, [pc, #76]	@ (8011e10 <xTaskRemoveFromEventList+0xb8>)
 8011dc4:	441a      	add	r2, r3
 8011dc6:	693b      	ldr	r3, [r7, #16]
 8011dc8:	3304      	adds	r3, #4
 8011dca:	4619      	mov	r1, r3
 8011dcc:	4610      	mov	r0, r2
 8011dce:	f7fe faf6 	bl	80103be <vListInsertEnd>
 8011dd2:	e005      	b.n	8011de0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011dd4:	693b      	ldr	r3, [r7, #16]
 8011dd6:	3318      	adds	r3, #24
 8011dd8:	4619      	mov	r1, r3
 8011dda:	480e      	ldr	r0, [pc, #56]	@ (8011e14 <xTaskRemoveFromEventList+0xbc>)
 8011ddc:	f7fe faef 	bl	80103be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011de0:	693b      	ldr	r3, [r7, #16]
 8011de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011de4:	4b0c      	ldr	r3, [pc, #48]	@ (8011e18 <xTaskRemoveFromEventList+0xc0>)
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dea:	429a      	cmp	r2, r3
 8011dec:	d905      	bls.n	8011dfa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011dee:	2301      	movs	r3, #1
 8011df0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011df2:	4b0a      	ldr	r3, [pc, #40]	@ (8011e1c <xTaskRemoveFromEventList+0xc4>)
 8011df4:	2201      	movs	r2, #1
 8011df6:	601a      	str	r2, [r3, #0]
 8011df8:	e001      	b.n	8011dfe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011dfe:	697b      	ldr	r3, [r7, #20]
}
 8011e00:	4618      	mov	r0, r3
 8011e02:	3718      	adds	r7, #24
 8011e04:	46bd      	mov	sp, r7
 8011e06:	bd80      	pop	{r7, pc}
 8011e08:	2000e3f0 	.word	0x2000e3f0
 8011e0c:	2000e3d0 	.word	0x2000e3d0
 8011e10:	2000def8 	.word	0x2000def8
 8011e14:	2000e388 	.word	0x2000e388
 8011e18:	2000def4 	.word	0x2000def4
 8011e1c:	2000e3dc 	.word	0x2000e3dc

08011e20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011e20:	b480      	push	{r7}
 8011e22:	b083      	sub	sp, #12
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011e28:	4b06      	ldr	r3, [pc, #24]	@ (8011e44 <vTaskInternalSetTimeOutState+0x24>)
 8011e2a:	681a      	ldr	r2, [r3, #0]
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011e30:	4b05      	ldr	r3, [pc, #20]	@ (8011e48 <vTaskInternalSetTimeOutState+0x28>)
 8011e32:	681a      	ldr	r2, [r3, #0]
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	605a      	str	r2, [r3, #4]
}
 8011e38:	bf00      	nop
 8011e3a:	370c      	adds	r7, #12
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e42:	4770      	bx	lr
 8011e44:	2000e3e0 	.word	0x2000e3e0
 8011e48:	2000e3cc 	.word	0x2000e3cc

08011e4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011e4c:	b580      	push	{r7, lr}
 8011e4e:	b088      	sub	sp, #32
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
 8011e54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d10b      	bne.n	8011e74 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8011e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e60:	f383 8811 	msr	BASEPRI, r3
 8011e64:	f3bf 8f6f 	isb	sy
 8011e68:	f3bf 8f4f 	dsb	sy
 8011e6c:	613b      	str	r3, [r7, #16]
}
 8011e6e:	bf00      	nop
 8011e70:	bf00      	nop
 8011e72:	e7fd      	b.n	8011e70 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011e74:	683b      	ldr	r3, [r7, #0]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d10b      	bne.n	8011e92 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8011e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e7e:	f383 8811 	msr	BASEPRI, r3
 8011e82:	f3bf 8f6f 	isb	sy
 8011e86:	f3bf 8f4f 	dsb	sy
 8011e8a:	60fb      	str	r3, [r7, #12]
}
 8011e8c:	bf00      	nop
 8011e8e:	bf00      	nop
 8011e90:	e7fd      	b.n	8011e8e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011e92:	f7fe fc49 	bl	8010728 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011e96:	4b1d      	ldr	r3, [pc, #116]	@ (8011f0c <xTaskCheckForTimeOut+0xc0>)
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	685b      	ldr	r3, [r3, #4]
 8011ea0:	69ba      	ldr	r2, [r7, #24]
 8011ea2:	1ad3      	subs	r3, r2, r3
 8011ea4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011ea6:	683b      	ldr	r3, [r7, #0]
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011eae:	d102      	bne.n	8011eb6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	61fb      	str	r3, [r7, #28]
 8011eb4:	e023      	b.n	8011efe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	681a      	ldr	r2, [r3, #0]
 8011eba:	4b15      	ldr	r3, [pc, #84]	@ (8011f10 <xTaskCheckForTimeOut+0xc4>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	429a      	cmp	r2, r3
 8011ec0:	d007      	beq.n	8011ed2 <xTaskCheckForTimeOut+0x86>
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	685b      	ldr	r3, [r3, #4]
 8011ec6:	69ba      	ldr	r2, [r7, #24]
 8011ec8:	429a      	cmp	r2, r3
 8011eca:	d302      	bcc.n	8011ed2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011ecc:	2301      	movs	r3, #1
 8011ece:	61fb      	str	r3, [r7, #28]
 8011ed0:	e015      	b.n	8011efe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011ed2:	683b      	ldr	r3, [r7, #0]
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	697a      	ldr	r2, [r7, #20]
 8011ed8:	429a      	cmp	r2, r3
 8011eda:	d20b      	bcs.n	8011ef4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	681a      	ldr	r2, [r3, #0]
 8011ee0:	697b      	ldr	r3, [r7, #20]
 8011ee2:	1ad2      	subs	r2, r2, r3
 8011ee4:	683b      	ldr	r3, [r7, #0]
 8011ee6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011ee8:	6878      	ldr	r0, [r7, #4]
 8011eea:	f7ff ff99 	bl	8011e20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011eee:	2300      	movs	r3, #0
 8011ef0:	61fb      	str	r3, [r7, #28]
 8011ef2:	e004      	b.n	8011efe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011ef4:	683b      	ldr	r3, [r7, #0]
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011efa:	2301      	movs	r3, #1
 8011efc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011efe:	f7fe fc45 	bl	801078c <vPortExitCritical>

	return xReturn;
 8011f02:	69fb      	ldr	r3, [r7, #28]
}
 8011f04:	4618      	mov	r0, r3
 8011f06:	3720      	adds	r7, #32
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	bd80      	pop	{r7, pc}
 8011f0c:	2000e3cc 	.word	0x2000e3cc
 8011f10:	2000e3e0 	.word	0x2000e3e0

08011f14 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011f14:	b480      	push	{r7}
 8011f16:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011f18:	4b03      	ldr	r3, [pc, #12]	@ (8011f28 <vTaskMissedYield+0x14>)
 8011f1a:	2201      	movs	r2, #1
 8011f1c:	601a      	str	r2, [r3, #0]
}
 8011f1e:	bf00      	nop
 8011f20:	46bd      	mov	sp, r7
 8011f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f26:	4770      	bx	lr
 8011f28:	2000e3dc 	.word	0x2000e3dc

08011f2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011f2c:	b580      	push	{r7, lr}
 8011f2e:	b082      	sub	sp, #8
 8011f30:	af00      	add	r7, sp, #0
 8011f32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011f34:	f000 f852 	bl	8011fdc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011f38:	4b06      	ldr	r3, [pc, #24]	@ (8011f54 <prvIdleTask+0x28>)
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	2b01      	cmp	r3, #1
 8011f3e:	d9f9      	bls.n	8011f34 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011f40:	4b05      	ldr	r3, [pc, #20]	@ (8011f58 <prvIdleTask+0x2c>)
 8011f42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f46:	601a      	str	r2, [r3, #0]
 8011f48:	f3bf 8f4f 	dsb	sy
 8011f4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011f50:	e7f0      	b.n	8011f34 <prvIdleTask+0x8>
 8011f52:	bf00      	nop
 8011f54:	2000def8 	.word	0x2000def8
 8011f58:	e000ed04 	.word	0xe000ed04

08011f5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b082      	sub	sp, #8
 8011f60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011f62:	2300      	movs	r3, #0
 8011f64:	607b      	str	r3, [r7, #4]
 8011f66:	e00c      	b.n	8011f82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011f68:	687a      	ldr	r2, [r7, #4]
 8011f6a:	4613      	mov	r3, r2
 8011f6c:	009b      	lsls	r3, r3, #2
 8011f6e:	4413      	add	r3, r2
 8011f70:	009b      	lsls	r3, r3, #2
 8011f72:	4a12      	ldr	r2, [pc, #72]	@ (8011fbc <prvInitialiseTaskLists+0x60>)
 8011f74:	4413      	add	r3, r2
 8011f76:	4618      	mov	r0, r3
 8011f78:	f7fe f9f4 	bl	8010364 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	3301      	adds	r3, #1
 8011f80:	607b      	str	r3, [r7, #4]
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	2b37      	cmp	r3, #55	@ 0x37
 8011f86:	d9ef      	bls.n	8011f68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011f88:	480d      	ldr	r0, [pc, #52]	@ (8011fc0 <prvInitialiseTaskLists+0x64>)
 8011f8a:	f7fe f9eb 	bl	8010364 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011f8e:	480d      	ldr	r0, [pc, #52]	@ (8011fc4 <prvInitialiseTaskLists+0x68>)
 8011f90:	f7fe f9e8 	bl	8010364 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011f94:	480c      	ldr	r0, [pc, #48]	@ (8011fc8 <prvInitialiseTaskLists+0x6c>)
 8011f96:	f7fe f9e5 	bl	8010364 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011f9a:	480c      	ldr	r0, [pc, #48]	@ (8011fcc <prvInitialiseTaskLists+0x70>)
 8011f9c:	f7fe f9e2 	bl	8010364 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011fa0:	480b      	ldr	r0, [pc, #44]	@ (8011fd0 <prvInitialiseTaskLists+0x74>)
 8011fa2:	f7fe f9df 	bl	8010364 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8011fd4 <prvInitialiseTaskLists+0x78>)
 8011fa8:	4a05      	ldr	r2, [pc, #20]	@ (8011fc0 <prvInitialiseTaskLists+0x64>)
 8011faa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011fac:	4b0a      	ldr	r3, [pc, #40]	@ (8011fd8 <prvInitialiseTaskLists+0x7c>)
 8011fae:	4a05      	ldr	r2, [pc, #20]	@ (8011fc4 <prvInitialiseTaskLists+0x68>)
 8011fb0:	601a      	str	r2, [r3, #0]
}
 8011fb2:	bf00      	nop
 8011fb4:	3708      	adds	r7, #8
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}
 8011fba:	bf00      	nop
 8011fbc:	2000def8 	.word	0x2000def8
 8011fc0:	2000e358 	.word	0x2000e358
 8011fc4:	2000e36c 	.word	0x2000e36c
 8011fc8:	2000e388 	.word	0x2000e388
 8011fcc:	2000e39c 	.word	0x2000e39c
 8011fd0:	2000e3b4 	.word	0x2000e3b4
 8011fd4:	2000e380 	.word	0x2000e380
 8011fd8:	2000e384 	.word	0x2000e384

08011fdc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011fdc:	b580      	push	{r7, lr}
 8011fde:	b082      	sub	sp, #8
 8011fe0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011fe2:	e019      	b.n	8012018 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011fe4:	f7fe fba0 	bl	8010728 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011fe8:	4b10      	ldr	r3, [pc, #64]	@ (801202c <prvCheckTasksWaitingTermination+0x50>)
 8011fea:	68db      	ldr	r3, [r3, #12]
 8011fec:	68db      	ldr	r3, [r3, #12]
 8011fee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	3304      	adds	r3, #4
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	f7fe fa3f 	bl	8010478 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8012030 <prvCheckTasksWaitingTermination+0x54>)
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	3b01      	subs	r3, #1
 8012000:	4a0b      	ldr	r2, [pc, #44]	@ (8012030 <prvCheckTasksWaitingTermination+0x54>)
 8012002:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012004:	4b0b      	ldr	r3, [pc, #44]	@ (8012034 <prvCheckTasksWaitingTermination+0x58>)
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	3b01      	subs	r3, #1
 801200a:	4a0a      	ldr	r2, [pc, #40]	@ (8012034 <prvCheckTasksWaitingTermination+0x58>)
 801200c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801200e:	f7fe fbbd 	bl	801078c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012012:	6878      	ldr	r0, [r7, #4]
 8012014:	f000 f810 	bl	8012038 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012018:	4b06      	ldr	r3, [pc, #24]	@ (8012034 <prvCheckTasksWaitingTermination+0x58>)
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d1e1      	bne.n	8011fe4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012020:	bf00      	nop
 8012022:	bf00      	nop
 8012024:	3708      	adds	r7, #8
 8012026:	46bd      	mov	sp, r7
 8012028:	bd80      	pop	{r7, pc}
 801202a:	bf00      	nop
 801202c:	2000e39c 	.word	0x2000e39c
 8012030:	2000e3c8 	.word	0x2000e3c8
 8012034:	2000e3b0 	.word	0x2000e3b0

08012038 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012038:	b580      	push	{r7, lr}
 801203a:	b084      	sub	sp, #16
 801203c:	af00      	add	r7, sp, #0
 801203e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012046:	2b00      	cmp	r3, #0
 8012048:	d108      	bne.n	801205c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801204e:	4618      	mov	r0, r3
 8012050:	f7fe f868 	bl	8010124 <vPortFree>
				vPortFree( pxTCB );
 8012054:	6878      	ldr	r0, [r7, #4]
 8012056:	f7fe f865 	bl	8010124 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801205a:	e019      	b.n	8012090 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012062:	2b01      	cmp	r3, #1
 8012064:	d103      	bne.n	801206e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8012066:	6878      	ldr	r0, [r7, #4]
 8012068:	f7fe f85c 	bl	8010124 <vPortFree>
	}
 801206c:	e010      	b.n	8012090 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012074:	2b02      	cmp	r3, #2
 8012076:	d00b      	beq.n	8012090 <prvDeleteTCB+0x58>
	__asm volatile
 8012078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801207c:	f383 8811 	msr	BASEPRI, r3
 8012080:	f3bf 8f6f 	isb	sy
 8012084:	f3bf 8f4f 	dsb	sy
 8012088:	60fb      	str	r3, [r7, #12]
}
 801208a:	bf00      	nop
 801208c:	bf00      	nop
 801208e:	e7fd      	b.n	801208c <prvDeleteTCB+0x54>
	}
 8012090:	bf00      	nop
 8012092:	3710      	adds	r7, #16
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}

08012098 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012098:	b480      	push	{r7}
 801209a:	b083      	sub	sp, #12
 801209c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801209e:	4b0c      	ldr	r3, [pc, #48]	@ (80120d0 <prvResetNextTaskUnblockTime+0x38>)
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d104      	bne.n	80120b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80120a8:	4b0a      	ldr	r3, [pc, #40]	@ (80120d4 <prvResetNextTaskUnblockTime+0x3c>)
 80120aa:	f04f 32ff 	mov.w	r2, #4294967295
 80120ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80120b0:	e008      	b.n	80120c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80120b2:	4b07      	ldr	r3, [pc, #28]	@ (80120d0 <prvResetNextTaskUnblockTime+0x38>)
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	68db      	ldr	r3, [r3, #12]
 80120b8:	68db      	ldr	r3, [r3, #12]
 80120ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	685b      	ldr	r3, [r3, #4]
 80120c0:	4a04      	ldr	r2, [pc, #16]	@ (80120d4 <prvResetNextTaskUnblockTime+0x3c>)
 80120c2:	6013      	str	r3, [r2, #0]
}
 80120c4:	bf00      	nop
 80120c6:	370c      	adds	r7, #12
 80120c8:	46bd      	mov	sp, r7
 80120ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ce:	4770      	bx	lr
 80120d0:	2000e380 	.word	0x2000e380
 80120d4:	2000e3e8 	.word	0x2000e3e8

080120d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80120d8:	b480      	push	{r7}
 80120da:	b083      	sub	sp, #12
 80120dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80120de:	4b0b      	ldr	r3, [pc, #44]	@ (801210c <xTaskGetSchedulerState+0x34>)
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d102      	bne.n	80120ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80120e6:	2301      	movs	r3, #1
 80120e8:	607b      	str	r3, [r7, #4]
 80120ea:	e008      	b.n	80120fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80120ec:	4b08      	ldr	r3, [pc, #32]	@ (8012110 <xTaskGetSchedulerState+0x38>)
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d102      	bne.n	80120fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80120f4:	2302      	movs	r3, #2
 80120f6:	607b      	str	r3, [r7, #4]
 80120f8:	e001      	b.n	80120fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80120fa:	2300      	movs	r3, #0
 80120fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80120fe:	687b      	ldr	r3, [r7, #4]
	}
 8012100:	4618      	mov	r0, r3
 8012102:	370c      	adds	r7, #12
 8012104:	46bd      	mov	sp, r7
 8012106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210a:	4770      	bx	lr
 801210c:	2000e3d4 	.word	0x2000e3d4
 8012110:	2000e3f0 	.word	0x2000e3f0

08012114 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012114:	b580      	push	{r7, lr}
 8012116:	b086      	sub	sp, #24
 8012118:	af00      	add	r7, sp, #0
 801211a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012120:	2300      	movs	r3, #0
 8012122:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d058      	beq.n	80121dc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801212a:	4b2f      	ldr	r3, [pc, #188]	@ (80121e8 <xTaskPriorityDisinherit+0xd4>)
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	693a      	ldr	r2, [r7, #16]
 8012130:	429a      	cmp	r2, r3
 8012132:	d00b      	beq.n	801214c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012138:	f383 8811 	msr	BASEPRI, r3
 801213c:	f3bf 8f6f 	isb	sy
 8012140:	f3bf 8f4f 	dsb	sy
 8012144:	60fb      	str	r3, [r7, #12]
}
 8012146:	bf00      	nop
 8012148:	bf00      	nop
 801214a:	e7fd      	b.n	8012148 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801214c:	693b      	ldr	r3, [r7, #16]
 801214e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012150:	2b00      	cmp	r3, #0
 8012152:	d10b      	bne.n	801216c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012158:	f383 8811 	msr	BASEPRI, r3
 801215c:	f3bf 8f6f 	isb	sy
 8012160:	f3bf 8f4f 	dsb	sy
 8012164:	60bb      	str	r3, [r7, #8]
}
 8012166:	bf00      	nop
 8012168:	bf00      	nop
 801216a:	e7fd      	b.n	8012168 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801216c:	693b      	ldr	r3, [r7, #16]
 801216e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012170:	1e5a      	subs	r2, r3, #1
 8012172:	693b      	ldr	r3, [r7, #16]
 8012174:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012176:	693b      	ldr	r3, [r7, #16]
 8012178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801217a:	693b      	ldr	r3, [r7, #16]
 801217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801217e:	429a      	cmp	r2, r3
 8012180:	d02c      	beq.n	80121dc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012182:	693b      	ldr	r3, [r7, #16]
 8012184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012186:	2b00      	cmp	r3, #0
 8012188:	d128      	bne.n	80121dc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801218a:	693b      	ldr	r3, [r7, #16]
 801218c:	3304      	adds	r3, #4
 801218e:	4618      	mov	r0, r3
 8012190:	f7fe f972 	bl	8010478 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012194:	693b      	ldr	r3, [r7, #16]
 8012196:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012198:	693b      	ldr	r3, [r7, #16]
 801219a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801219c:	693b      	ldr	r3, [r7, #16]
 801219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80121a4:	693b      	ldr	r3, [r7, #16]
 80121a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80121a8:	693b      	ldr	r3, [r7, #16]
 80121aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121ac:	4b0f      	ldr	r3, [pc, #60]	@ (80121ec <xTaskPriorityDisinherit+0xd8>)
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	429a      	cmp	r2, r3
 80121b2:	d903      	bls.n	80121bc <xTaskPriorityDisinherit+0xa8>
 80121b4:	693b      	ldr	r3, [r7, #16]
 80121b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121b8:	4a0c      	ldr	r2, [pc, #48]	@ (80121ec <xTaskPriorityDisinherit+0xd8>)
 80121ba:	6013      	str	r3, [r2, #0]
 80121bc:	693b      	ldr	r3, [r7, #16]
 80121be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121c0:	4613      	mov	r3, r2
 80121c2:	009b      	lsls	r3, r3, #2
 80121c4:	4413      	add	r3, r2
 80121c6:	009b      	lsls	r3, r3, #2
 80121c8:	4a09      	ldr	r2, [pc, #36]	@ (80121f0 <xTaskPriorityDisinherit+0xdc>)
 80121ca:	441a      	add	r2, r3
 80121cc:	693b      	ldr	r3, [r7, #16]
 80121ce:	3304      	adds	r3, #4
 80121d0:	4619      	mov	r1, r3
 80121d2:	4610      	mov	r0, r2
 80121d4:	f7fe f8f3 	bl	80103be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80121d8:	2301      	movs	r3, #1
 80121da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80121dc:	697b      	ldr	r3, [r7, #20]
	}
 80121de:	4618      	mov	r0, r3
 80121e0:	3718      	adds	r7, #24
 80121e2:	46bd      	mov	sp, r7
 80121e4:	bd80      	pop	{r7, pc}
 80121e6:	bf00      	nop
 80121e8:	2000def4 	.word	0x2000def4
 80121ec:	2000e3d0 	.word	0x2000e3d0
 80121f0:	2000def8 	.word	0x2000def8

080121f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b084      	sub	sp, #16
 80121f8:	af00      	add	r7, sp, #0
 80121fa:	6078      	str	r0, [r7, #4]
 80121fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80121fe:	4b21      	ldr	r3, [pc, #132]	@ (8012284 <prvAddCurrentTaskToDelayedList+0x90>)
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012204:	4b20      	ldr	r3, [pc, #128]	@ (8012288 <prvAddCurrentTaskToDelayedList+0x94>)
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	3304      	adds	r3, #4
 801220a:	4618      	mov	r0, r3
 801220c:	f7fe f934 	bl	8010478 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012216:	d10a      	bne.n	801222e <prvAddCurrentTaskToDelayedList+0x3a>
 8012218:	683b      	ldr	r3, [r7, #0]
 801221a:	2b00      	cmp	r3, #0
 801221c:	d007      	beq.n	801222e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801221e:	4b1a      	ldr	r3, [pc, #104]	@ (8012288 <prvAddCurrentTaskToDelayedList+0x94>)
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	3304      	adds	r3, #4
 8012224:	4619      	mov	r1, r3
 8012226:	4819      	ldr	r0, [pc, #100]	@ (801228c <prvAddCurrentTaskToDelayedList+0x98>)
 8012228:	f7fe f8c9 	bl	80103be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801222c:	e026      	b.n	801227c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801222e:	68fa      	ldr	r2, [r7, #12]
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	4413      	add	r3, r2
 8012234:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012236:	4b14      	ldr	r3, [pc, #80]	@ (8012288 <prvAddCurrentTaskToDelayedList+0x94>)
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	68ba      	ldr	r2, [r7, #8]
 801223c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801223e:	68ba      	ldr	r2, [r7, #8]
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	429a      	cmp	r2, r3
 8012244:	d209      	bcs.n	801225a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012246:	4b12      	ldr	r3, [pc, #72]	@ (8012290 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012248:	681a      	ldr	r2, [r3, #0]
 801224a:	4b0f      	ldr	r3, [pc, #60]	@ (8012288 <prvAddCurrentTaskToDelayedList+0x94>)
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	3304      	adds	r3, #4
 8012250:	4619      	mov	r1, r3
 8012252:	4610      	mov	r0, r2
 8012254:	f7fe f8d7 	bl	8010406 <vListInsert>
}
 8012258:	e010      	b.n	801227c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801225a:	4b0e      	ldr	r3, [pc, #56]	@ (8012294 <prvAddCurrentTaskToDelayedList+0xa0>)
 801225c:	681a      	ldr	r2, [r3, #0]
 801225e:	4b0a      	ldr	r3, [pc, #40]	@ (8012288 <prvAddCurrentTaskToDelayedList+0x94>)
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	3304      	adds	r3, #4
 8012264:	4619      	mov	r1, r3
 8012266:	4610      	mov	r0, r2
 8012268:	f7fe f8cd 	bl	8010406 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801226c:	4b0a      	ldr	r3, [pc, #40]	@ (8012298 <prvAddCurrentTaskToDelayedList+0xa4>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	68ba      	ldr	r2, [r7, #8]
 8012272:	429a      	cmp	r2, r3
 8012274:	d202      	bcs.n	801227c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012276:	4a08      	ldr	r2, [pc, #32]	@ (8012298 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012278:	68bb      	ldr	r3, [r7, #8]
 801227a:	6013      	str	r3, [r2, #0]
}
 801227c:	bf00      	nop
 801227e:	3710      	adds	r7, #16
 8012280:	46bd      	mov	sp, r7
 8012282:	bd80      	pop	{r7, pc}
 8012284:	2000e3cc 	.word	0x2000e3cc
 8012288:	2000def4 	.word	0x2000def4
 801228c:	2000e3b4 	.word	0x2000e3b4
 8012290:	2000e384 	.word	0x2000e384
 8012294:	2000e380 	.word	0x2000e380
 8012298:	2000e3e8 	.word	0x2000e3e8

0801229c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801229c:	b580      	push	{r7, lr}
 801229e:	b08a      	sub	sp, #40	@ 0x28
 80122a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80122a2:	2300      	movs	r3, #0
 80122a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80122a6:	f000 fb13 	bl	80128d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80122aa:	4b1d      	ldr	r3, [pc, #116]	@ (8012320 <xTimerCreateTimerTask+0x84>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d021      	beq.n	80122f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80122b2:	2300      	movs	r3, #0
 80122b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80122b6:	2300      	movs	r3, #0
 80122b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80122ba:	1d3a      	adds	r2, r7, #4
 80122bc:	f107 0108 	add.w	r1, r7, #8
 80122c0:	f107 030c 	add.w	r3, r7, #12
 80122c4:	4618      	mov	r0, r3
 80122c6:	f7fd fe45 	bl	800ff54 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80122ca:	6879      	ldr	r1, [r7, #4]
 80122cc:	68bb      	ldr	r3, [r7, #8]
 80122ce:	68fa      	ldr	r2, [r7, #12]
 80122d0:	9202      	str	r2, [sp, #8]
 80122d2:	9301      	str	r3, [sp, #4]
 80122d4:	2302      	movs	r3, #2
 80122d6:	9300      	str	r3, [sp, #0]
 80122d8:	2300      	movs	r3, #0
 80122da:	460a      	mov	r2, r1
 80122dc:	4911      	ldr	r1, [pc, #68]	@ (8012324 <xTimerCreateTimerTask+0x88>)
 80122de:	4812      	ldr	r0, [pc, #72]	@ (8012328 <xTimerCreateTimerTask+0x8c>)
 80122e0:	f7ff f83e 	bl	8011360 <xTaskCreateStatic>
 80122e4:	4603      	mov	r3, r0
 80122e6:	4a11      	ldr	r2, [pc, #68]	@ (801232c <xTimerCreateTimerTask+0x90>)
 80122e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80122ea:	4b10      	ldr	r3, [pc, #64]	@ (801232c <xTimerCreateTimerTask+0x90>)
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d001      	beq.n	80122f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80122f2:	2301      	movs	r3, #1
 80122f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80122f6:	697b      	ldr	r3, [r7, #20]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d10b      	bne.n	8012314 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80122fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012300:	f383 8811 	msr	BASEPRI, r3
 8012304:	f3bf 8f6f 	isb	sy
 8012308:	f3bf 8f4f 	dsb	sy
 801230c:	613b      	str	r3, [r7, #16]
}
 801230e:	bf00      	nop
 8012310:	bf00      	nop
 8012312:	e7fd      	b.n	8012310 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012314:	697b      	ldr	r3, [r7, #20]
}
 8012316:	4618      	mov	r0, r3
 8012318:	3718      	adds	r7, #24
 801231a:	46bd      	mov	sp, r7
 801231c:	bd80      	pop	{r7, pc}
 801231e:	bf00      	nop
 8012320:	2000e424 	.word	0x2000e424
 8012324:	08013878 	.word	0x08013878
 8012328:	08012469 	.word	0x08012469
 801232c:	2000e428 	.word	0x2000e428

08012330 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012330:	b580      	push	{r7, lr}
 8012332:	b08a      	sub	sp, #40	@ 0x28
 8012334:	af00      	add	r7, sp, #0
 8012336:	60f8      	str	r0, [r7, #12]
 8012338:	60b9      	str	r1, [r7, #8]
 801233a:	607a      	str	r2, [r7, #4]
 801233c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801233e:	2300      	movs	r3, #0
 8012340:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	2b00      	cmp	r3, #0
 8012346:	d10b      	bne.n	8012360 <xTimerGenericCommand+0x30>
	__asm volatile
 8012348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801234c:	f383 8811 	msr	BASEPRI, r3
 8012350:	f3bf 8f6f 	isb	sy
 8012354:	f3bf 8f4f 	dsb	sy
 8012358:	623b      	str	r3, [r7, #32]
}
 801235a:	bf00      	nop
 801235c:	bf00      	nop
 801235e:	e7fd      	b.n	801235c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012360:	4b19      	ldr	r3, [pc, #100]	@ (80123c8 <xTimerGenericCommand+0x98>)
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	2b00      	cmp	r3, #0
 8012366:	d02a      	beq.n	80123be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012368:	68bb      	ldr	r3, [r7, #8]
 801236a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012374:	68bb      	ldr	r3, [r7, #8]
 8012376:	2b05      	cmp	r3, #5
 8012378:	dc18      	bgt.n	80123ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801237a:	f7ff fead 	bl	80120d8 <xTaskGetSchedulerState>
 801237e:	4603      	mov	r3, r0
 8012380:	2b02      	cmp	r3, #2
 8012382:	d109      	bne.n	8012398 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012384:	4b10      	ldr	r3, [pc, #64]	@ (80123c8 <xTimerGenericCommand+0x98>)
 8012386:	6818      	ldr	r0, [r3, #0]
 8012388:	f107 0110 	add.w	r1, r7, #16
 801238c:	2300      	movs	r3, #0
 801238e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012390:	f7fe fbf6 	bl	8010b80 <xQueueGenericSend>
 8012394:	6278      	str	r0, [r7, #36]	@ 0x24
 8012396:	e012      	b.n	80123be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012398:	4b0b      	ldr	r3, [pc, #44]	@ (80123c8 <xTimerGenericCommand+0x98>)
 801239a:	6818      	ldr	r0, [r3, #0]
 801239c:	f107 0110 	add.w	r1, r7, #16
 80123a0:	2300      	movs	r3, #0
 80123a2:	2200      	movs	r2, #0
 80123a4:	f7fe fbec 	bl	8010b80 <xQueueGenericSend>
 80123a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80123aa:	e008      	b.n	80123be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80123ac:	4b06      	ldr	r3, [pc, #24]	@ (80123c8 <xTimerGenericCommand+0x98>)
 80123ae:	6818      	ldr	r0, [r3, #0]
 80123b0:	f107 0110 	add.w	r1, r7, #16
 80123b4:	2300      	movs	r3, #0
 80123b6:	683a      	ldr	r2, [r7, #0]
 80123b8:	f7fe fce4 	bl	8010d84 <xQueueGenericSendFromISR>
 80123bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80123be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80123c0:	4618      	mov	r0, r3
 80123c2:	3728      	adds	r7, #40	@ 0x28
 80123c4:	46bd      	mov	sp, r7
 80123c6:	bd80      	pop	{r7, pc}
 80123c8:	2000e424 	.word	0x2000e424

080123cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80123cc:	b580      	push	{r7, lr}
 80123ce:	b088      	sub	sp, #32
 80123d0:	af02      	add	r7, sp, #8
 80123d2:	6078      	str	r0, [r7, #4]
 80123d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123d6:	4b23      	ldr	r3, [pc, #140]	@ (8012464 <prvProcessExpiredTimer+0x98>)
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	68db      	ldr	r3, [r3, #12]
 80123dc:	68db      	ldr	r3, [r3, #12]
 80123de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80123e0:	697b      	ldr	r3, [r7, #20]
 80123e2:	3304      	adds	r3, #4
 80123e4:	4618      	mov	r0, r3
 80123e6:	f7fe f847 	bl	8010478 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80123ea:	697b      	ldr	r3, [r7, #20]
 80123ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80123f0:	f003 0304 	and.w	r3, r3, #4
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d023      	beq.n	8012440 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80123f8:	697b      	ldr	r3, [r7, #20]
 80123fa:	699a      	ldr	r2, [r3, #24]
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	18d1      	adds	r1, r2, r3
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	683a      	ldr	r2, [r7, #0]
 8012404:	6978      	ldr	r0, [r7, #20]
 8012406:	f000 f8d5 	bl	80125b4 <prvInsertTimerInActiveList>
 801240a:	4603      	mov	r3, r0
 801240c:	2b00      	cmp	r3, #0
 801240e:	d020      	beq.n	8012452 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012410:	2300      	movs	r3, #0
 8012412:	9300      	str	r3, [sp, #0]
 8012414:	2300      	movs	r3, #0
 8012416:	687a      	ldr	r2, [r7, #4]
 8012418:	2100      	movs	r1, #0
 801241a:	6978      	ldr	r0, [r7, #20]
 801241c:	f7ff ff88 	bl	8012330 <xTimerGenericCommand>
 8012420:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012422:	693b      	ldr	r3, [r7, #16]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d114      	bne.n	8012452 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8012428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801242c:	f383 8811 	msr	BASEPRI, r3
 8012430:	f3bf 8f6f 	isb	sy
 8012434:	f3bf 8f4f 	dsb	sy
 8012438:	60fb      	str	r3, [r7, #12]
}
 801243a:	bf00      	nop
 801243c:	bf00      	nop
 801243e:	e7fd      	b.n	801243c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012440:	697b      	ldr	r3, [r7, #20]
 8012442:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012446:	f023 0301 	bic.w	r3, r3, #1
 801244a:	b2da      	uxtb	r2, r3
 801244c:	697b      	ldr	r3, [r7, #20]
 801244e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012452:	697b      	ldr	r3, [r7, #20]
 8012454:	6a1b      	ldr	r3, [r3, #32]
 8012456:	6978      	ldr	r0, [r7, #20]
 8012458:	4798      	blx	r3
}
 801245a:	bf00      	nop
 801245c:	3718      	adds	r7, #24
 801245e:	46bd      	mov	sp, r7
 8012460:	bd80      	pop	{r7, pc}
 8012462:	bf00      	nop
 8012464:	2000e41c 	.word	0x2000e41c

08012468 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012468:	b580      	push	{r7, lr}
 801246a:	b084      	sub	sp, #16
 801246c:	af00      	add	r7, sp, #0
 801246e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012470:	f107 0308 	add.w	r3, r7, #8
 8012474:	4618      	mov	r0, r3
 8012476:	f000 f859 	bl	801252c <prvGetNextExpireTime>
 801247a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801247c:	68bb      	ldr	r3, [r7, #8]
 801247e:	4619      	mov	r1, r3
 8012480:	68f8      	ldr	r0, [r7, #12]
 8012482:	f000 f805 	bl	8012490 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012486:	f000 f8d7 	bl	8012638 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801248a:	bf00      	nop
 801248c:	e7f0      	b.n	8012470 <prvTimerTask+0x8>
	...

08012490 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b084      	sub	sp, #16
 8012494:	af00      	add	r7, sp, #0
 8012496:	6078      	str	r0, [r7, #4]
 8012498:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801249a:	f7ff fa25 	bl	80118e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801249e:	f107 0308 	add.w	r3, r7, #8
 80124a2:	4618      	mov	r0, r3
 80124a4:	f000 f866 	bl	8012574 <prvSampleTimeNow>
 80124a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80124aa:	68bb      	ldr	r3, [r7, #8]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d130      	bne.n	8012512 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80124b0:	683b      	ldr	r3, [r7, #0]
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d10a      	bne.n	80124cc <prvProcessTimerOrBlockTask+0x3c>
 80124b6:	687a      	ldr	r2, [r7, #4]
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	429a      	cmp	r2, r3
 80124bc:	d806      	bhi.n	80124cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80124be:	f7ff fa21 	bl	8011904 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80124c2:	68f9      	ldr	r1, [r7, #12]
 80124c4:	6878      	ldr	r0, [r7, #4]
 80124c6:	f7ff ff81 	bl	80123cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80124ca:	e024      	b.n	8012516 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80124cc:	683b      	ldr	r3, [r7, #0]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d008      	beq.n	80124e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80124d2:	4b13      	ldr	r3, [pc, #76]	@ (8012520 <prvProcessTimerOrBlockTask+0x90>)
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d101      	bne.n	80124e0 <prvProcessTimerOrBlockTask+0x50>
 80124dc:	2301      	movs	r3, #1
 80124de:	e000      	b.n	80124e2 <prvProcessTimerOrBlockTask+0x52>
 80124e0:	2300      	movs	r3, #0
 80124e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80124e4:	4b0f      	ldr	r3, [pc, #60]	@ (8012524 <prvProcessTimerOrBlockTask+0x94>)
 80124e6:	6818      	ldr	r0, [r3, #0]
 80124e8:	687a      	ldr	r2, [r7, #4]
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	1ad3      	subs	r3, r2, r3
 80124ee:	683a      	ldr	r2, [r7, #0]
 80124f0:	4619      	mov	r1, r3
 80124f2:	f7fe ff01 	bl	80112f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80124f6:	f7ff fa05 	bl	8011904 <xTaskResumeAll>
 80124fa:	4603      	mov	r3, r0
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d10a      	bne.n	8012516 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012500:	4b09      	ldr	r3, [pc, #36]	@ (8012528 <prvProcessTimerOrBlockTask+0x98>)
 8012502:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012506:	601a      	str	r2, [r3, #0]
 8012508:	f3bf 8f4f 	dsb	sy
 801250c:	f3bf 8f6f 	isb	sy
}
 8012510:	e001      	b.n	8012516 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012512:	f7ff f9f7 	bl	8011904 <xTaskResumeAll>
}
 8012516:	bf00      	nop
 8012518:	3710      	adds	r7, #16
 801251a:	46bd      	mov	sp, r7
 801251c:	bd80      	pop	{r7, pc}
 801251e:	bf00      	nop
 8012520:	2000e420 	.word	0x2000e420
 8012524:	2000e424 	.word	0x2000e424
 8012528:	e000ed04 	.word	0xe000ed04

0801252c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801252c:	b480      	push	{r7}
 801252e:	b085      	sub	sp, #20
 8012530:	af00      	add	r7, sp, #0
 8012532:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012534:	4b0e      	ldr	r3, [pc, #56]	@ (8012570 <prvGetNextExpireTime+0x44>)
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d101      	bne.n	8012542 <prvGetNextExpireTime+0x16>
 801253e:	2201      	movs	r2, #1
 8012540:	e000      	b.n	8012544 <prvGetNextExpireTime+0x18>
 8012542:	2200      	movs	r2, #0
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	2b00      	cmp	r3, #0
 801254e:	d105      	bne.n	801255c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012550:	4b07      	ldr	r3, [pc, #28]	@ (8012570 <prvGetNextExpireTime+0x44>)
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	68db      	ldr	r3, [r3, #12]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	60fb      	str	r3, [r7, #12]
 801255a:	e001      	b.n	8012560 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801255c:	2300      	movs	r3, #0
 801255e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012560:	68fb      	ldr	r3, [r7, #12]
}
 8012562:	4618      	mov	r0, r3
 8012564:	3714      	adds	r7, #20
 8012566:	46bd      	mov	sp, r7
 8012568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256c:	4770      	bx	lr
 801256e:	bf00      	nop
 8012570:	2000e41c 	.word	0x2000e41c

08012574 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b084      	sub	sp, #16
 8012578:	af00      	add	r7, sp, #0
 801257a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801257c:	f7ff fa60 	bl	8011a40 <xTaskGetTickCount>
 8012580:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012582:	4b0b      	ldr	r3, [pc, #44]	@ (80125b0 <prvSampleTimeNow+0x3c>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	68fa      	ldr	r2, [r7, #12]
 8012588:	429a      	cmp	r2, r3
 801258a:	d205      	bcs.n	8012598 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801258c:	f000 f93a 	bl	8012804 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	2201      	movs	r2, #1
 8012594:	601a      	str	r2, [r3, #0]
 8012596:	e002      	b.n	801259e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	2200      	movs	r2, #0
 801259c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801259e:	4a04      	ldr	r2, [pc, #16]	@ (80125b0 <prvSampleTimeNow+0x3c>)
 80125a0:	68fb      	ldr	r3, [r7, #12]
 80125a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80125a4:	68fb      	ldr	r3, [r7, #12]
}
 80125a6:	4618      	mov	r0, r3
 80125a8:	3710      	adds	r7, #16
 80125aa:	46bd      	mov	sp, r7
 80125ac:	bd80      	pop	{r7, pc}
 80125ae:	bf00      	nop
 80125b0:	2000e42c 	.word	0x2000e42c

080125b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b086      	sub	sp, #24
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	60f8      	str	r0, [r7, #12]
 80125bc:	60b9      	str	r1, [r7, #8]
 80125be:	607a      	str	r2, [r7, #4]
 80125c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80125c2:	2300      	movs	r3, #0
 80125c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	68ba      	ldr	r2, [r7, #8]
 80125ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	68fa      	ldr	r2, [r7, #12]
 80125d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80125d2:	68ba      	ldr	r2, [r7, #8]
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	429a      	cmp	r2, r3
 80125d8:	d812      	bhi.n	8012600 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80125da:	687a      	ldr	r2, [r7, #4]
 80125dc:	683b      	ldr	r3, [r7, #0]
 80125de:	1ad2      	subs	r2, r2, r3
 80125e0:	68fb      	ldr	r3, [r7, #12]
 80125e2:	699b      	ldr	r3, [r3, #24]
 80125e4:	429a      	cmp	r2, r3
 80125e6:	d302      	bcc.n	80125ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80125e8:	2301      	movs	r3, #1
 80125ea:	617b      	str	r3, [r7, #20]
 80125ec:	e01b      	b.n	8012626 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80125ee:	4b10      	ldr	r3, [pc, #64]	@ (8012630 <prvInsertTimerInActiveList+0x7c>)
 80125f0:	681a      	ldr	r2, [r3, #0]
 80125f2:	68fb      	ldr	r3, [r7, #12]
 80125f4:	3304      	adds	r3, #4
 80125f6:	4619      	mov	r1, r3
 80125f8:	4610      	mov	r0, r2
 80125fa:	f7fd ff04 	bl	8010406 <vListInsert>
 80125fe:	e012      	b.n	8012626 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012600:	687a      	ldr	r2, [r7, #4]
 8012602:	683b      	ldr	r3, [r7, #0]
 8012604:	429a      	cmp	r2, r3
 8012606:	d206      	bcs.n	8012616 <prvInsertTimerInActiveList+0x62>
 8012608:	68ba      	ldr	r2, [r7, #8]
 801260a:	683b      	ldr	r3, [r7, #0]
 801260c:	429a      	cmp	r2, r3
 801260e:	d302      	bcc.n	8012616 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012610:	2301      	movs	r3, #1
 8012612:	617b      	str	r3, [r7, #20]
 8012614:	e007      	b.n	8012626 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012616:	4b07      	ldr	r3, [pc, #28]	@ (8012634 <prvInsertTimerInActiveList+0x80>)
 8012618:	681a      	ldr	r2, [r3, #0]
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	3304      	adds	r3, #4
 801261e:	4619      	mov	r1, r3
 8012620:	4610      	mov	r0, r2
 8012622:	f7fd fef0 	bl	8010406 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012626:	697b      	ldr	r3, [r7, #20]
}
 8012628:	4618      	mov	r0, r3
 801262a:	3718      	adds	r7, #24
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}
 8012630:	2000e420 	.word	0x2000e420
 8012634:	2000e41c 	.word	0x2000e41c

08012638 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012638:	b580      	push	{r7, lr}
 801263a:	b08e      	sub	sp, #56	@ 0x38
 801263c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801263e:	e0ce      	b.n	80127de <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	2b00      	cmp	r3, #0
 8012644:	da19      	bge.n	801267a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012646:	1d3b      	adds	r3, r7, #4
 8012648:	3304      	adds	r3, #4
 801264a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801264c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801264e:	2b00      	cmp	r3, #0
 8012650:	d10b      	bne.n	801266a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012656:	f383 8811 	msr	BASEPRI, r3
 801265a:	f3bf 8f6f 	isb	sy
 801265e:	f3bf 8f4f 	dsb	sy
 8012662:	61fb      	str	r3, [r7, #28]
}
 8012664:	bf00      	nop
 8012666:	bf00      	nop
 8012668:	e7fd      	b.n	8012666 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801266a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012670:	6850      	ldr	r0, [r2, #4]
 8012672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012674:	6892      	ldr	r2, [r2, #8]
 8012676:	4611      	mov	r1, r2
 8012678:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	2b00      	cmp	r3, #0
 801267e:	f2c0 80ae 	blt.w	80127de <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012688:	695b      	ldr	r3, [r3, #20]
 801268a:	2b00      	cmp	r3, #0
 801268c:	d004      	beq.n	8012698 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801268e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012690:	3304      	adds	r3, #4
 8012692:	4618      	mov	r0, r3
 8012694:	f7fd fef0 	bl	8010478 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012698:	463b      	mov	r3, r7
 801269a:	4618      	mov	r0, r3
 801269c:	f7ff ff6a 	bl	8012574 <prvSampleTimeNow>
 80126a0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	2b09      	cmp	r3, #9
 80126a6:	f200 8097 	bhi.w	80127d8 <prvProcessReceivedCommands+0x1a0>
 80126aa:	a201      	add	r2, pc, #4	@ (adr r2, 80126b0 <prvProcessReceivedCommands+0x78>)
 80126ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126b0:	080126d9 	.word	0x080126d9
 80126b4:	080126d9 	.word	0x080126d9
 80126b8:	080126d9 	.word	0x080126d9
 80126bc:	0801274f 	.word	0x0801274f
 80126c0:	08012763 	.word	0x08012763
 80126c4:	080127af 	.word	0x080127af
 80126c8:	080126d9 	.word	0x080126d9
 80126cc:	080126d9 	.word	0x080126d9
 80126d0:	0801274f 	.word	0x0801274f
 80126d4:	08012763 	.word	0x08012763
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80126d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80126de:	f043 0301 	orr.w	r3, r3, #1
 80126e2:	b2da      	uxtb	r2, r3
 80126e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80126ea:	68ba      	ldr	r2, [r7, #8]
 80126ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126ee:	699b      	ldr	r3, [r3, #24]
 80126f0:	18d1      	adds	r1, r2, r3
 80126f2:	68bb      	ldr	r3, [r7, #8]
 80126f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80126f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80126f8:	f7ff ff5c 	bl	80125b4 <prvInsertTimerInActiveList>
 80126fc:	4603      	mov	r3, r0
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d06c      	beq.n	80127dc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012704:	6a1b      	ldr	r3, [r3, #32]
 8012706:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012708:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801270a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801270c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012710:	f003 0304 	and.w	r3, r3, #4
 8012714:	2b00      	cmp	r3, #0
 8012716:	d061      	beq.n	80127dc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012718:	68ba      	ldr	r2, [r7, #8]
 801271a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801271c:	699b      	ldr	r3, [r3, #24]
 801271e:	441a      	add	r2, r3
 8012720:	2300      	movs	r3, #0
 8012722:	9300      	str	r3, [sp, #0]
 8012724:	2300      	movs	r3, #0
 8012726:	2100      	movs	r1, #0
 8012728:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801272a:	f7ff fe01 	bl	8012330 <xTimerGenericCommand>
 801272e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012730:	6a3b      	ldr	r3, [r7, #32]
 8012732:	2b00      	cmp	r3, #0
 8012734:	d152      	bne.n	80127dc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801273a:	f383 8811 	msr	BASEPRI, r3
 801273e:	f3bf 8f6f 	isb	sy
 8012742:	f3bf 8f4f 	dsb	sy
 8012746:	61bb      	str	r3, [r7, #24]
}
 8012748:	bf00      	nop
 801274a:	bf00      	nop
 801274c:	e7fd      	b.n	801274a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801274e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012750:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012754:	f023 0301 	bic.w	r3, r3, #1
 8012758:	b2da      	uxtb	r2, r3
 801275a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801275c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012760:	e03d      	b.n	80127de <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012768:	f043 0301 	orr.w	r3, r3, #1
 801276c:	b2da      	uxtb	r2, r3
 801276e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012770:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012774:	68ba      	ldr	r2, [r7, #8]
 8012776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012778:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801277a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801277c:	699b      	ldr	r3, [r3, #24]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d10b      	bne.n	801279a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012786:	f383 8811 	msr	BASEPRI, r3
 801278a:	f3bf 8f6f 	isb	sy
 801278e:	f3bf 8f4f 	dsb	sy
 8012792:	617b      	str	r3, [r7, #20]
}
 8012794:	bf00      	nop
 8012796:	bf00      	nop
 8012798:	e7fd      	b.n	8012796 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801279a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801279c:	699a      	ldr	r2, [r3, #24]
 801279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127a0:	18d1      	adds	r1, r2, r3
 80127a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80127a8:	f7ff ff04 	bl	80125b4 <prvInsertTimerInActiveList>
					break;
 80127ac:	e017      	b.n	80127de <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80127ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80127b4:	f003 0302 	and.w	r3, r3, #2
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d103      	bne.n	80127c4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80127bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80127be:	f7fd fcb1 	bl	8010124 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80127c2:	e00c      	b.n	80127de <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80127c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80127ca:	f023 0301 	bic.w	r3, r3, #1
 80127ce:	b2da      	uxtb	r2, r3
 80127d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80127d6:	e002      	b.n	80127de <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80127d8:	bf00      	nop
 80127da:	e000      	b.n	80127de <prvProcessReceivedCommands+0x1a6>
					break;
 80127dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80127de:	4b08      	ldr	r3, [pc, #32]	@ (8012800 <prvProcessReceivedCommands+0x1c8>)
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	1d39      	adds	r1, r7, #4
 80127e4:	2200      	movs	r2, #0
 80127e6:	4618      	mov	r0, r3
 80127e8:	f7fe fb6a 	bl	8010ec0 <xQueueReceive>
 80127ec:	4603      	mov	r3, r0
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	f47f af26 	bne.w	8012640 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80127f4:	bf00      	nop
 80127f6:	bf00      	nop
 80127f8:	3730      	adds	r7, #48	@ 0x30
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bd80      	pop	{r7, pc}
 80127fe:	bf00      	nop
 8012800:	2000e424 	.word	0x2000e424

08012804 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b088      	sub	sp, #32
 8012808:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801280a:	e049      	b.n	80128a0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801280c:	4b2e      	ldr	r3, [pc, #184]	@ (80128c8 <prvSwitchTimerLists+0xc4>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	68db      	ldr	r3, [r3, #12]
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012816:	4b2c      	ldr	r3, [pc, #176]	@ (80128c8 <prvSwitchTimerLists+0xc4>)
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	68db      	ldr	r3, [r3, #12]
 801281c:	68db      	ldr	r3, [r3, #12]
 801281e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	3304      	adds	r3, #4
 8012824:	4618      	mov	r0, r3
 8012826:	f7fd fe27 	bl	8010478 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	6a1b      	ldr	r3, [r3, #32]
 801282e:	68f8      	ldr	r0, [r7, #12]
 8012830:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012838:	f003 0304 	and.w	r3, r3, #4
 801283c:	2b00      	cmp	r3, #0
 801283e:	d02f      	beq.n	80128a0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	699b      	ldr	r3, [r3, #24]
 8012844:	693a      	ldr	r2, [r7, #16]
 8012846:	4413      	add	r3, r2
 8012848:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801284a:	68ba      	ldr	r2, [r7, #8]
 801284c:	693b      	ldr	r3, [r7, #16]
 801284e:	429a      	cmp	r2, r3
 8012850:	d90e      	bls.n	8012870 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	68ba      	ldr	r2, [r7, #8]
 8012856:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	68fa      	ldr	r2, [r7, #12]
 801285c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801285e:	4b1a      	ldr	r3, [pc, #104]	@ (80128c8 <prvSwitchTimerLists+0xc4>)
 8012860:	681a      	ldr	r2, [r3, #0]
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	3304      	adds	r3, #4
 8012866:	4619      	mov	r1, r3
 8012868:	4610      	mov	r0, r2
 801286a:	f7fd fdcc 	bl	8010406 <vListInsert>
 801286e:	e017      	b.n	80128a0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012870:	2300      	movs	r3, #0
 8012872:	9300      	str	r3, [sp, #0]
 8012874:	2300      	movs	r3, #0
 8012876:	693a      	ldr	r2, [r7, #16]
 8012878:	2100      	movs	r1, #0
 801287a:	68f8      	ldr	r0, [r7, #12]
 801287c:	f7ff fd58 	bl	8012330 <xTimerGenericCommand>
 8012880:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d10b      	bne.n	80128a0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801288c:	f383 8811 	msr	BASEPRI, r3
 8012890:	f3bf 8f6f 	isb	sy
 8012894:	f3bf 8f4f 	dsb	sy
 8012898:	603b      	str	r3, [r7, #0]
}
 801289a:	bf00      	nop
 801289c:	bf00      	nop
 801289e:	e7fd      	b.n	801289c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80128a0:	4b09      	ldr	r3, [pc, #36]	@ (80128c8 <prvSwitchTimerLists+0xc4>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d1b0      	bne.n	801280c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80128aa:	4b07      	ldr	r3, [pc, #28]	@ (80128c8 <prvSwitchTimerLists+0xc4>)
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80128b0:	4b06      	ldr	r3, [pc, #24]	@ (80128cc <prvSwitchTimerLists+0xc8>)
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	4a04      	ldr	r2, [pc, #16]	@ (80128c8 <prvSwitchTimerLists+0xc4>)
 80128b6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80128b8:	4a04      	ldr	r2, [pc, #16]	@ (80128cc <prvSwitchTimerLists+0xc8>)
 80128ba:	697b      	ldr	r3, [r7, #20]
 80128bc:	6013      	str	r3, [r2, #0]
}
 80128be:	bf00      	nop
 80128c0:	3718      	adds	r7, #24
 80128c2:	46bd      	mov	sp, r7
 80128c4:	bd80      	pop	{r7, pc}
 80128c6:	bf00      	nop
 80128c8:	2000e41c 	.word	0x2000e41c
 80128cc:	2000e420 	.word	0x2000e420

080128d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80128d0:	b580      	push	{r7, lr}
 80128d2:	b082      	sub	sp, #8
 80128d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80128d6:	f7fd ff27 	bl	8010728 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80128da:	4b15      	ldr	r3, [pc, #84]	@ (8012930 <prvCheckForValidListAndQueue+0x60>)
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d120      	bne.n	8012924 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80128e2:	4814      	ldr	r0, [pc, #80]	@ (8012934 <prvCheckForValidListAndQueue+0x64>)
 80128e4:	f7fd fd3e 	bl	8010364 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80128e8:	4813      	ldr	r0, [pc, #76]	@ (8012938 <prvCheckForValidListAndQueue+0x68>)
 80128ea:	f7fd fd3b 	bl	8010364 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80128ee:	4b13      	ldr	r3, [pc, #76]	@ (801293c <prvCheckForValidListAndQueue+0x6c>)
 80128f0:	4a10      	ldr	r2, [pc, #64]	@ (8012934 <prvCheckForValidListAndQueue+0x64>)
 80128f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80128f4:	4b12      	ldr	r3, [pc, #72]	@ (8012940 <prvCheckForValidListAndQueue+0x70>)
 80128f6:	4a10      	ldr	r2, [pc, #64]	@ (8012938 <prvCheckForValidListAndQueue+0x68>)
 80128f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80128fa:	2300      	movs	r3, #0
 80128fc:	9300      	str	r3, [sp, #0]
 80128fe:	4b11      	ldr	r3, [pc, #68]	@ (8012944 <prvCheckForValidListAndQueue+0x74>)
 8012900:	4a11      	ldr	r2, [pc, #68]	@ (8012948 <prvCheckForValidListAndQueue+0x78>)
 8012902:	2110      	movs	r1, #16
 8012904:	200a      	movs	r0, #10
 8012906:	f7fe f89b 	bl	8010a40 <xQueueGenericCreateStatic>
 801290a:	4603      	mov	r3, r0
 801290c:	4a08      	ldr	r2, [pc, #32]	@ (8012930 <prvCheckForValidListAndQueue+0x60>)
 801290e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012910:	4b07      	ldr	r3, [pc, #28]	@ (8012930 <prvCheckForValidListAndQueue+0x60>)
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d005      	beq.n	8012924 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012918:	4b05      	ldr	r3, [pc, #20]	@ (8012930 <prvCheckForValidListAndQueue+0x60>)
 801291a:	681b      	ldr	r3, [r3, #0]
 801291c:	490b      	ldr	r1, [pc, #44]	@ (801294c <prvCheckForValidListAndQueue+0x7c>)
 801291e:	4618      	mov	r0, r3
 8012920:	f7fe fcc0 	bl	80112a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012924:	f7fd ff32 	bl	801078c <vPortExitCritical>
}
 8012928:	bf00      	nop
 801292a:	46bd      	mov	sp, r7
 801292c:	bd80      	pop	{r7, pc}
 801292e:	bf00      	nop
 8012930:	2000e424 	.word	0x2000e424
 8012934:	2000e3f4 	.word	0x2000e3f4
 8012938:	2000e408 	.word	0x2000e408
 801293c:	2000e41c 	.word	0x2000e41c
 8012940:	2000e420 	.word	0x2000e420
 8012944:	2000e4d0 	.word	0x2000e4d0
 8012948:	2000e430 	.word	0x2000e430
 801294c:	08013880 	.word	0x08013880

08012950 <sniprintf>:
 8012950:	b40c      	push	{r2, r3}
 8012952:	b530      	push	{r4, r5, lr}
 8012954:	4b18      	ldr	r3, [pc, #96]	@ (80129b8 <sniprintf+0x68>)
 8012956:	1e0c      	subs	r4, r1, #0
 8012958:	681d      	ldr	r5, [r3, #0]
 801295a:	b09d      	sub	sp, #116	@ 0x74
 801295c:	da08      	bge.n	8012970 <sniprintf+0x20>
 801295e:	238b      	movs	r3, #139	@ 0x8b
 8012960:	602b      	str	r3, [r5, #0]
 8012962:	f04f 30ff 	mov.w	r0, #4294967295
 8012966:	b01d      	add	sp, #116	@ 0x74
 8012968:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801296c:	b002      	add	sp, #8
 801296e:	4770      	bx	lr
 8012970:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012974:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012978:	f04f 0300 	mov.w	r3, #0
 801297c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801297e:	bf14      	ite	ne
 8012980:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012984:	4623      	moveq	r3, r4
 8012986:	9304      	str	r3, [sp, #16]
 8012988:	9307      	str	r3, [sp, #28]
 801298a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801298e:	9002      	str	r0, [sp, #8]
 8012990:	9006      	str	r0, [sp, #24]
 8012992:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012996:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012998:	ab21      	add	r3, sp, #132	@ 0x84
 801299a:	a902      	add	r1, sp, #8
 801299c:	4628      	mov	r0, r5
 801299e:	9301      	str	r3, [sp, #4]
 80129a0:	f000 f9c4 	bl	8012d2c <_svfiprintf_r>
 80129a4:	1c43      	adds	r3, r0, #1
 80129a6:	bfbc      	itt	lt
 80129a8:	238b      	movlt	r3, #139	@ 0x8b
 80129aa:	602b      	strlt	r3, [r5, #0]
 80129ac:	2c00      	cmp	r4, #0
 80129ae:	d0da      	beq.n	8012966 <sniprintf+0x16>
 80129b0:	9b02      	ldr	r3, [sp, #8]
 80129b2:	2200      	movs	r2, #0
 80129b4:	701a      	strb	r2, [r3, #0]
 80129b6:	e7d6      	b.n	8012966 <sniprintf+0x16>
 80129b8:	2000051c 	.word	0x2000051c

080129bc <siprintf>:
 80129bc:	b40e      	push	{r1, r2, r3}
 80129be:	b510      	push	{r4, lr}
 80129c0:	b09d      	sub	sp, #116	@ 0x74
 80129c2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80129c4:	9002      	str	r0, [sp, #8]
 80129c6:	9006      	str	r0, [sp, #24]
 80129c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80129cc:	480a      	ldr	r0, [pc, #40]	@ (80129f8 <siprintf+0x3c>)
 80129ce:	9107      	str	r1, [sp, #28]
 80129d0:	9104      	str	r1, [sp, #16]
 80129d2:	490a      	ldr	r1, [pc, #40]	@ (80129fc <siprintf+0x40>)
 80129d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80129d8:	9105      	str	r1, [sp, #20]
 80129da:	2400      	movs	r4, #0
 80129dc:	a902      	add	r1, sp, #8
 80129de:	6800      	ldr	r0, [r0, #0]
 80129e0:	9301      	str	r3, [sp, #4]
 80129e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80129e4:	f000 f9a2 	bl	8012d2c <_svfiprintf_r>
 80129e8:	9b02      	ldr	r3, [sp, #8]
 80129ea:	701c      	strb	r4, [r3, #0]
 80129ec:	b01d      	add	sp, #116	@ 0x74
 80129ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129f2:	b003      	add	sp, #12
 80129f4:	4770      	bx	lr
 80129f6:	bf00      	nop
 80129f8:	2000051c 	.word	0x2000051c
 80129fc:	ffff0208 	.word	0xffff0208

08012a00 <memset>:
 8012a00:	4402      	add	r2, r0
 8012a02:	4603      	mov	r3, r0
 8012a04:	4293      	cmp	r3, r2
 8012a06:	d100      	bne.n	8012a0a <memset+0xa>
 8012a08:	4770      	bx	lr
 8012a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8012a0e:	e7f9      	b.n	8012a04 <memset+0x4>

08012a10 <__errno>:
 8012a10:	4b01      	ldr	r3, [pc, #4]	@ (8012a18 <__errno+0x8>)
 8012a12:	6818      	ldr	r0, [r3, #0]
 8012a14:	4770      	bx	lr
 8012a16:	bf00      	nop
 8012a18:	2000051c 	.word	0x2000051c

08012a1c <__libc_init_array>:
 8012a1c:	b570      	push	{r4, r5, r6, lr}
 8012a1e:	4d0d      	ldr	r5, [pc, #52]	@ (8012a54 <__libc_init_array+0x38>)
 8012a20:	4c0d      	ldr	r4, [pc, #52]	@ (8012a58 <__libc_init_array+0x3c>)
 8012a22:	1b64      	subs	r4, r4, r5
 8012a24:	10a4      	asrs	r4, r4, #2
 8012a26:	2600      	movs	r6, #0
 8012a28:	42a6      	cmp	r6, r4
 8012a2a:	d109      	bne.n	8012a40 <__libc_init_array+0x24>
 8012a2c:	4d0b      	ldr	r5, [pc, #44]	@ (8012a5c <__libc_init_array+0x40>)
 8012a2e:	4c0c      	ldr	r4, [pc, #48]	@ (8012a60 <__libc_init_array+0x44>)
 8012a30:	f000 fc64 	bl	80132fc <_init>
 8012a34:	1b64      	subs	r4, r4, r5
 8012a36:	10a4      	asrs	r4, r4, #2
 8012a38:	2600      	movs	r6, #0
 8012a3a:	42a6      	cmp	r6, r4
 8012a3c:	d105      	bne.n	8012a4a <__libc_init_array+0x2e>
 8012a3e:	bd70      	pop	{r4, r5, r6, pc}
 8012a40:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a44:	4798      	blx	r3
 8012a46:	3601      	adds	r6, #1
 8012a48:	e7ee      	b.n	8012a28 <__libc_init_array+0xc>
 8012a4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a4e:	4798      	blx	r3
 8012a50:	3601      	adds	r6, #1
 8012a52:	e7f2      	b.n	8012a3a <__libc_init_array+0x1e>
 8012a54:	080217e4 	.word	0x080217e4
 8012a58:	080217e4 	.word	0x080217e4
 8012a5c:	080217e4 	.word	0x080217e4
 8012a60:	080217e8 	.word	0x080217e8

08012a64 <__retarget_lock_acquire_recursive>:
 8012a64:	4770      	bx	lr

08012a66 <__retarget_lock_release_recursive>:
 8012a66:	4770      	bx	lr

08012a68 <memcpy>:
 8012a68:	440a      	add	r2, r1
 8012a6a:	4291      	cmp	r1, r2
 8012a6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012a70:	d100      	bne.n	8012a74 <memcpy+0xc>
 8012a72:	4770      	bx	lr
 8012a74:	b510      	push	{r4, lr}
 8012a76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012a7e:	4291      	cmp	r1, r2
 8012a80:	d1f9      	bne.n	8012a76 <memcpy+0xe>
 8012a82:	bd10      	pop	{r4, pc}

08012a84 <_free_r>:
 8012a84:	b538      	push	{r3, r4, r5, lr}
 8012a86:	4605      	mov	r5, r0
 8012a88:	2900      	cmp	r1, #0
 8012a8a:	d041      	beq.n	8012b10 <_free_r+0x8c>
 8012a8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a90:	1f0c      	subs	r4, r1, #4
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	bfb8      	it	lt
 8012a96:	18e4      	addlt	r4, r4, r3
 8012a98:	f000 f8e0 	bl	8012c5c <__malloc_lock>
 8012a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8012b14 <_free_r+0x90>)
 8012a9e:	6813      	ldr	r3, [r2, #0]
 8012aa0:	b933      	cbnz	r3, 8012ab0 <_free_r+0x2c>
 8012aa2:	6063      	str	r3, [r4, #4]
 8012aa4:	6014      	str	r4, [r2, #0]
 8012aa6:	4628      	mov	r0, r5
 8012aa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012aac:	f000 b8dc 	b.w	8012c68 <__malloc_unlock>
 8012ab0:	42a3      	cmp	r3, r4
 8012ab2:	d908      	bls.n	8012ac6 <_free_r+0x42>
 8012ab4:	6820      	ldr	r0, [r4, #0]
 8012ab6:	1821      	adds	r1, r4, r0
 8012ab8:	428b      	cmp	r3, r1
 8012aba:	bf01      	itttt	eq
 8012abc:	6819      	ldreq	r1, [r3, #0]
 8012abe:	685b      	ldreq	r3, [r3, #4]
 8012ac0:	1809      	addeq	r1, r1, r0
 8012ac2:	6021      	streq	r1, [r4, #0]
 8012ac4:	e7ed      	b.n	8012aa2 <_free_r+0x1e>
 8012ac6:	461a      	mov	r2, r3
 8012ac8:	685b      	ldr	r3, [r3, #4]
 8012aca:	b10b      	cbz	r3, 8012ad0 <_free_r+0x4c>
 8012acc:	42a3      	cmp	r3, r4
 8012ace:	d9fa      	bls.n	8012ac6 <_free_r+0x42>
 8012ad0:	6811      	ldr	r1, [r2, #0]
 8012ad2:	1850      	adds	r0, r2, r1
 8012ad4:	42a0      	cmp	r0, r4
 8012ad6:	d10b      	bne.n	8012af0 <_free_r+0x6c>
 8012ad8:	6820      	ldr	r0, [r4, #0]
 8012ada:	4401      	add	r1, r0
 8012adc:	1850      	adds	r0, r2, r1
 8012ade:	4283      	cmp	r3, r0
 8012ae0:	6011      	str	r1, [r2, #0]
 8012ae2:	d1e0      	bne.n	8012aa6 <_free_r+0x22>
 8012ae4:	6818      	ldr	r0, [r3, #0]
 8012ae6:	685b      	ldr	r3, [r3, #4]
 8012ae8:	6053      	str	r3, [r2, #4]
 8012aea:	4408      	add	r0, r1
 8012aec:	6010      	str	r0, [r2, #0]
 8012aee:	e7da      	b.n	8012aa6 <_free_r+0x22>
 8012af0:	d902      	bls.n	8012af8 <_free_r+0x74>
 8012af2:	230c      	movs	r3, #12
 8012af4:	602b      	str	r3, [r5, #0]
 8012af6:	e7d6      	b.n	8012aa6 <_free_r+0x22>
 8012af8:	6820      	ldr	r0, [r4, #0]
 8012afa:	1821      	adds	r1, r4, r0
 8012afc:	428b      	cmp	r3, r1
 8012afe:	bf04      	itt	eq
 8012b00:	6819      	ldreq	r1, [r3, #0]
 8012b02:	685b      	ldreq	r3, [r3, #4]
 8012b04:	6063      	str	r3, [r4, #4]
 8012b06:	bf04      	itt	eq
 8012b08:	1809      	addeq	r1, r1, r0
 8012b0a:	6021      	streq	r1, [r4, #0]
 8012b0c:	6054      	str	r4, [r2, #4]
 8012b0e:	e7ca      	b.n	8012aa6 <_free_r+0x22>
 8012b10:	bd38      	pop	{r3, r4, r5, pc}
 8012b12:	bf00      	nop
 8012b14:	2000e664 	.word	0x2000e664

08012b18 <sbrk_aligned>:
 8012b18:	b570      	push	{r4, r5, r6, lr}
 8012b1a:	4e0f      	ldr	r6, [pc, #60]	@ (8012b58 <sbrk_aligned+0x40>)
 8012b1c:	460c      	mov	r4, r1
 8012b1e:	6831      	ldr	r1, [r6, #0]
 8012b20:	4605      	mov	r5, r0
 8012b22:	b911      	cbnz	r1, 8012b2a <sbrk_aligned+0x12>
 8012b24:	f000 fba4 	bl	8013270 <_sbrk_r>
 8012b28:	6030      	str	r0, [r6, #0]
 8012b2a:	4621      	mov	r1, r4
 8012b2c:	4628      	mov	r0, r5
 8012b2e:	f000 fb9f 	bl	8013270 <_sbrk_r>
 8012b32:	1c43      	adds	r3, r0, #1
 8012b34:	d103      	bne.n	8012b3e <sbrk_aligned+0x26>
 8012b36:	f04f 34ff 	mov.w	r4, #4294967295
 8012b3a:	4620      	mov	r0, r4
 8012b3c:	bd70      	pop	{r4, r5, r6, pc}
 8012b3e:	1cc4      	adds	r4, r0, #3
 8012b40:	f024 0403 	bic.w	r4, r4, #3
 8012b44:	42a0      	cmp	r0, r4
 8012b46:	d0f8      	beq.n	8012b3a <sbrk_aligned+0x22>
 8012b48:	1a21      	subs	r1, r4, r0
 8012b4a:	4628      	mov	r0, r5
 8012b4c:	f000 fb90 	bl	8013270 <_sbrk_r>
 8012b50:	3001      	adds	r0, #1
 8012b52:	d1f2      	bne.n	8012b3a <sbrk_aligned+0x22>
 8012b54:	e7ef      	b.n	8012b36 <sbrk_aligned+0x1e>
 8012b56:	bf00      	nop
 8012b58:	2000e660 	.word	0x2000e660

08012b5c <_malloc_r>:
 8012b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b60:	1ccd      	adds	r5, r1, #3
 8012b62:	f025 0503 	bic.w	r5, r5, #3
 8012b66:	3508      	adds	r5, #8
 8012b68:	2d0c      	cmp	r5, #12
 8012b6a:	bf38      	it	cc
 8012b6c:	250c      	movcc	r5, #12
 8012b6e:	2d00      	cmp	r5, #0
 8012b70:	4606      	mov	r6, r0
 8012b72:	db01      	blt.n	8012b78 <_malloc_r+0x1c>
 8012b74:	42a9      	cmp	r1, r5
 8012b76:	d904      	bls.n	8012b82 <_malloc_r+0x26>
 8012b78:	230c      	movs	r3, #12
 8012b7a:	6033      	str	r3, [r6, #0]
 8012b7c:	2000      	movs	r0, #0
 8012b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012c58 <_malloc_r+0xfc>
 8012b86:	f000 f869 	bl	8012c5c <__malloc_lock>
 8012b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8012b8e:	461c      	mov	r4, r3
 8012b90:	bb44      	cbnz	r4, 8012be4 <_malloc_r+0x88>
 8012b92:	4629      	mov	r1, r5
 8012b94:	4630      	mov	r0, r6
 8012b96:	f7ff ffbf 	bl	8012b18 <sbrk_aligned>
 8012b9a:	1c43      	adds	r3, r0, #1
 8012b9c:	4604      	mov	r4, r0
 8012b9e:	d158      	bne.n	8012c52 <_malloc_r+0xf6>
 8012ba0:	f8d8 4000 	ldr.w	r4, [r8]
 8012ba4:	4627      	mov	r7, r4
 8012ba6:	2f00      	cmp	r7, #0
 8012ba8:	d143      	bne.n	8012c32 <_malloc_r+0xd6>
 8012baa:	2c00      	cmp	r4, #0
 8012bac:	d04b      	beq.n	8012c46 <_malloc_r+0xea>
 8012bae:	6823      	ldr	r3, [r4, #0]
 8012bb0:	4639      	mov	r1, r7
 8012bb2:	4630      	mov	r0, r6
 8012bb4:	eb04 0903 	add.w	r9, r4, r3
 8012bb8:	f000 fb5a 	bl	8013270 <_sbrk_r>
 8012bbc:	4581      	cmp	r9, r0
 8012bbe:	d142      	bne.n	8012c46 <_malloc_r+0xea>
 8012bc0:	6821      	ldr	r1, [r4, #0]
 8012bc2:	1a6d      	subs	r5, r5, r1
 8012bc4:	4629      	mov	r1, r5
 8012bc6:	4630      	mov	r0, r6
 8012bc8:	f7ff ffa6 	bl	8012b18 <sbrk_aligned>
 8012bcc:	3001      	adds	r0, #1
 8012bce:	d03a      	beq.n	8012c46 <_malloc_r+0xea>
 8012bd0:	6823      	ldr	r3, [r4, #0]
 8012bd2:	442b      	add	r3, r5
 8012bd4:	6023      	str	r3, [r4, #0]
 8012bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8012bda:	685a      	ldr	r2, [r3, #4]
 8012bdc:	bb62      	cbnz	r2, 8012c38 <_malloc_r+0xdc>
 8012bde:	f8c8 7000 	str.w	r7, [r8]
 8012be2:	e00f      	b.n	8012c04 <_malloc_r+0xa8>
 8012be4:	6822      	ldr	r2, [r4, #0]
 8012be6:	1b52      	subs	r2, r2, r5
 8012be8:	d420      	bmi.n	8012c2c <_malloc_r+0xd0>
 8012bea:	2a0b      	cmp	r2, #11
 8012bec:	d917      	bls.n	8012c1e <_malloc_r+0xc2>
 8012bee:	1961      	adds	r1, r4, r5
 8012bf0:	42a3      	cmp	r3, r4
 8012bf2:	6025      	str	r5, [r4, #0]
 8012bf4:	bf18      	it	ne
 8012bf6:	6059      	strne	r1, [r3, #4]
 8012bf8:	6863      	ldr	r3, [r4, #4]
 8012bfa:	bf08      	it	eq
 8012bfc:	f8c8 1000 	streq.w	r1, [r8]
 8012c00:	5162      	str	r2, [r4, r5]
 8012c02:	604b      	str	r3, [r1, #4]
 8012c04:	4630      	mov	r0, r6
 8012c06:	f000 f82f 	bl	8012c68 <__malloc_unlock>
 8012c0a:	f104 000b 	add.w	r0, r4, #11
 8012c0e:	1d23      	adds	r3, r4, #4
 8012c10:	f020 0007 	bic.w	r0, r0, #7
 8012c14:	1ac2      	subs	r2, r0, r3
 8012c16:	bf1c      	itt	ne
 8012c18:	1a1b      	subne	r3, r3, r0
 8012c1a:	50a3      	strne	r3, [r4, r2]
 8012c1c:	e7af      	b.n	8012b7e <_malloc_r+0x22>
 8012c1e:	6862      	ldr	r2, [r4, #4]
 8012c20:	42a3      	cmp	r3, r4
 8012c22:	bf0c      	ite	eq
 8012c24:	f8c8 2000 	streq.w	r2, [r8]
 8012c28:	605a      	strne	r2, [r3, #4]
 8012c2a:	e7eb      	b.n	8012c04 <_malloc_r+0xa8>
 8012c2c:	4623      	mov	r3, r4
 8012c2e:	6864      	ldr	r4, [r4, #4]
 8012c30:	e7ae      	b.n	8012b90 <_malloc_r+0x34>
 8012c32:	463c      	mov	r4, r7
 8012c34:	687f      	ldr	r7, [r7, #4]
 8012c36:	e7b6      	b.n	8012ba6 <_malloc_r+0x4a>
 8012c38:	461a      	mov	r2, r3
 8012c3a:	685b      	ldr	r3, [r3, #4]
 8012c3c:	42a3      	cmp	r3, r4
 8012c3e:	d1fb      	bne.n	8012c38 <_malloc_r+0xdc>
 8012c40:	2300      	movs	r3, #0
 8012c42:	6053      	str	r3, [r2, #4]
 8012c44:	e7de      	b.n	8012c04 <_malloc_r+0xa8>
 8012c46:	230c      	movs	r3, #12
 8012c48:	6033      	str	r3, [r6, #0]
 8012c4a:	4630      	mov	r0, r6
 8012c4c:	f000 f80c 	bl	8012c68 <__malloc_unlock>
 8012c50:	e794      	b.n	8012b7c <_malloc_r+0x20>
 8012c52:	6005      	str	r5, [r0, #0]
 8012c54:	e7d6      	b.n	8012c04 <_malloc_r+0xa8>
 8012c56:	bf00      	nop
 8012c58:	2000e664 	.word	0x2000e664

08012c5c <__malloc_lock>:
 8012c5c:	4801      	ldr	r0, [pc, #4]	@ (8012c64 <__malloc_lock+0x8>)
 8012c5e:	f7ff bf01 	b.w	8012a64 <__retarget_lock_acquire_recursive>
 8012c62:	bf00      	nop
 8012c64:	2000e65c 	.word	0x2000e65c

08012c68 <__malloc_unlock>:
 8012c68:	4801      	ldr	r0, [pc, #4]	@ (8012c70 <__malloc_unlock+0x8>)
 8012c6a:	f7ff befc 	b.w	8012a66 <__retarget_lock_release_recursive>
 8012c6e:	bf00      	nop
 8012c70:	2000e65c 	.word	0x2000e65c

08012c74 <__ssputs_r>:
 8012c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c78:	688e      	ldr	r6, [r1, #8]
 8012c7a:	461f      	mov	r7, r3
 8012c7c:	42be      	cmp	r6, r7
 8012c7e:	680b      	ldr	r3, [r1, #0]
 8012c80:	4682      	mov	sl, r0
 8012c82:	460c      	mov	r4, r1
 8012c84:	4690      	mov	r8, r2
 8012c86:	d82d      	bhi.n	8012ce4 <__ssputs_r+0x70>
 8012c88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012c8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012c90:	d026      	beq.n	8012ce0 <__ssputs_r+0x6c>
 8012c92:	6965      	ldr	r5, [r4, #20]
 8012c94:	6909      	ldr	r1, [r1, #16]
 8012c96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012c9a:	eba3 0901 	sub.w	r9, r3, r1
 8012c9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012ca2:	1c7b      	adds	r3, r7, #1
 8012ca4:	444b      	add	r3, r9
 8012ca6:	106d      	asrs	r5, r5, #1
 8012ca8:	429d      	cmp	r5, r3
 8012caa:	bf38      	it	cc
 8012cac:	461d      	movcc	r5, r3
 8012cae:	0553      	lsls	r3, r2, #21
 8012cb0:	d527      	bpl.n	8012d02 <__ssputs_r+0x8e>
 8012cb2:	4629      	mov	r1, r5
 8012cb4:	f7ff ff52 	bl	8012b5c <_malloc_r>
 8012cb8:	4606      	mov	r6, r0
 8012cba:	b360      	cbz	r0, 8012d16 <__ssputs_r+0xa2>
 8012cbc:	6921      	ldr	r1, [r4, #16]
 8012cbe:	464a      	mov	r2, r9
 8012cc0:	f7ff fed2 	bl	8012a68 <memcpy>
 8012cc4:	89a3      	ldrh	r3, [r4, #12]
 8012cc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012cce:	81a3      	strh	r3, [r4, #12]
 8012cd0:	6126      	str	r6, [r4, #16]
 8012cd2:	6165      	str	r5, [r4, #20]
 8012cd4:	444e      	add	r6, r9
 8012cd6:	eba5 0509 	sub.w	r5, r5, r9
 8012cda:	6026      	str	r6, [r4, #0]
 8012cdc:	60a5      	str	r5, [r4, #8]
 8012cde:	463e      	mov	r6, r7
 8012ce0:	42be      	cmp	r6, r7
 8012ce2:	d900      	bls.n	8012ce6 <__ssputs_r+0x72>
 8012ce4:	463e      	mov	r6, r7
 8012ce6:	6820      	ldr	r0, [r4, #0]
 8012ce8:	4632      	mov	r2, r6
 8012cea:	4641      	mov	r1, r8
 8012cec:	f000 faa6 	bl	801323c <memmove>
 8012cf0:	68a3      	ldr	r3, [r4, #8]
 8012cf2:	1b9b      	subs	r3, r3, r6
 8012cf4:	60a3      	str	r3, [r4, #8]
 8012cf6:	6823      	ldr	r3, [r4, #0]
 8012cf8:	4433      	add	r3, r6
 8012cfa:	6023      	str	r3, [r4, #0]
 8012cfc:	2000      	movs	r0, #0
 8012cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d02:	462a      	mov	r2, r5
 8012d04:	f000 fac4 	bl	8013290 <_realloc_r>
 8012d08:	4606      	mov	r6, r0
 8012d0a:	2800      	cmp	r0, #0
 8012d0c:	d1e0      	bne.n	8012cd0 <__ssputs_r+0x5c>
 8012d0e:	6921      	ldr	r1, [r4, #16]
 8012d10:	4650      	mov	r0, sl
 8012d12:	f7ff feb7 	bl	8012a84 <_free_r>
 8012d16:	230c      	movs	r3, #12
 8012d18:	f8ca 3000 	str.w	r3, [sl]
 8012d1c:	89a3      	ldrh	r3, [r4, #12]
 8012d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d22:	81a3      	strh	r3, [r4, #12]
 8012d24:	f04f 30ff 	mov.w	r0, #4294967295
 8012d28:	e7e9      	b.n	8012cfe <__ssputs_r+0x8a>
	...

08012d2c <_svfiprintf_r>:
 8012d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d30:	4698      	mov	r8, r3
 8012d32:	898b      	ldrh	r3, [r1, #12]
 8012d34:	061b      	lsls	r3, r3, #24
 8012d36:	b09d      	sub	sp, #116	@ 0x74
 8012d38:	4607      	mov	r7, r0
 8012d3a:	460d      	mov	r5, r1
 8012d3c:	4614      	mov	r4, r2
 8012d3e:	d510      	bpl.n	8012d62 <_svfiprintf_r+0x36>
 8012d40:	690b      	ldr	r3, [r1, #16]
 8012d42:	b973      	cbnz	r3, 8012d62 <_svfiprintf_r+0x36>
 8012d44:	2140      	movs	r1, #64	@ 0x40
 8012d46:	f7ff ff09 	bl	8012b5c <_malloc_r>
 8012d4a:	6028      	str	r0, [r5, #0]
 8012d4c:	6128      	str	r0, [r5, #16]
 8012d4e:	b930      	cbnz	r0, 8012d5e <_svfiprintf_r+0x32>
 8012d50:	230c      	movs	r3, #12
 8012d52:	603b      	str	r3, [r7, #0]
 8012d54:	f04f 30ff 	mov.w	r0, #4294967295
 8012d58:	b01d      	add	sp, #116	@ 0x74
 8012d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d5e:	2340      	movs	r3, #64	@ 0x40
 8012d60:	616b      	str	r3, [r5, #20]
 8012d62:	2300      	movs	r3, #0
 8012d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d66:	2320      	movs	r3, #32
 8012d68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012d6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d70:	2330      	movs	r3, #48	@ 0x30
 8012d72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012f10 <_svfiprintf_r+0x1e4>
 8012d76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012d7a:	f04f 0901 	mov.w	r9, #1
 8012d7e:	4623      	mov	r3, r4
 8012d80:	469a      	mov	sl, r3
 8012d82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d86:	b10a      	cbz	r2, 8012d8c <_svfiprintf_r+0x60>
 8012d88:	2a25      	cmp	r2, #37	@ 0x25
 8012d8a:	d1f9      	bne.n	8012d80 <_svfiprintf_r+0x54>
 8012d8c:	ebba 0b04 	subs.w	fp, sl, r4
 8012d90:	d00b      	beq.n	8012daa <_svfiprintf_r+0x7e>
 8012d92:	465b      	mov	r3, fp
 8012d94:	4622      	mov	r2, r4
 8012d96:	4629      	mov	r1, r5
 8012d98:	4638      	mov	r0, r7
 8012d9a:	f7ff ff6b 	bl	8012c74 <__ssputs_r>
 8012d9e:	3001      	adds	r0, #1
 8012da0:	f000 80a7 	beq.w	8012ef2 <_svfiprintf_r+0x1c6>
 8012da4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012da6:	445a      	add	r2, fp
 8012da8:	9209      	str	r2, [sp, #36]	@ 0x24
 8012daa:	f89a 3000 	ldrb.w	r3, [sl]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	f000 809f 	beq.w	8012ef2 <_svfiprintf_r+0x1c6>
 8012db4:	2300      	movs	r3, #0
 8012db6:	f04f 32ff 	mov.w	r2, #4294967295
 8012dba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012dbe:	f10a 0a01 	add.w	sl, sl, #1
 8012dc2:	9304      	str	r3, [sp, #16]
 8012dc4:	9307      	str	r3, [sp, #28]
 8012dc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012dca:	931a      	str	r3, [sp, #104]	@ 0x68
 8012dcc:	4654      	mov	r4, sl
 8012dce:	2205      	movs	r2, #5
 8012dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012dd4:	484e      	ldr	r0, [pc, #312]	@ (8012f10 <_svfiprintf_r+0x1e4>)
 8012dd6:	f7ed fa0b 	bl	80001f0 <memchr>
 8012dda:	9a04      	ldr	r2, [sp, #16]
 8012ddc:	b9d8      	cbnz	r0, 8012e16 <_svfiprintf_r+0xea>
 8012dde:	06d0      	lsls	r0, r2, #27
 8012de0:	bf44      	itt	mi
 8012de2:	2320      	movmi	r3, #32
 8012de4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012de8:	0711      	lsls	r1, r2, #28
 8012dea:	bf44      	itt	mi
 8012dec:	232b      	movmi	r3, #43	@ 0x2b
 8012dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012df2:	f89a 3000 	ldrb.w	r3, [sl]
 8012df6:	2b2a      	cmp	r3, #42	@ 0x2a
 8012df8:	d015      	beq.n	8012e26 <_svfiprintf_r+0xfa>
 8012dfa:	9a07      	ldr	r2, [sp, #28]
 8012dfc:	4654      	mov	r4, sl
 8012dfe:	2000      	movs	r0, #0
 8012e00:	f04f 0c0a 	mov.w	ip, #10
 8012e04:	4621      	mov	r1, r4
 8012e06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e0a:	3b30      	subs	r3, #48	@ 0x30
 8012e0c:	2b09      	cmp	r3, #9
 8012e0e:	d94b      	bls.n	8012ea8 <_svfiprintf_r+0x17c>
 8012e10:	b1b0      	cbz	r0, 8012e40 <_svfiprintf_r+0x114>
 8012e12:	9207      	str	r2, [sp, #28]
 8012e14:	e014      	b.n	8012e40 <_svfiprintf_r+0x114>
 8012e16:	eba0 0308 	sub.w	r3, r0, r8
 8012e1a:	fa09 f303 	lsl.w	r3, r9, r3
 8012e1e:	4313      	orrs	r3, r2
 8012e20:	9304      	str	r3, [sp, #16]
 8012e22:	46a2      	mov	sl, r4
 8012e24:	e7d2      	b.n	8012dcc <_svfiprintf_r+0xa0>
 8012e26:	9b03      	ldr	r3, [sp, #12]
 8012e28:	1d19      	adds	r1, r3, #4
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	9103      	str	r1, [sp, #12]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	bfbb      	ittet	lt
 8012e32:	425b      	neglt	r3, r3
 8012e34:	f042 0202 	orrlt.w	r2, r2, #2
 8012e38:	9307      	strge	r3, [sp, #28]
 8012e3a:	9307      	strlt	r3, [sp, #28]
 8012e3c:	bfb8      	it	lt
 8012e3e:	9204      	strlt	r2, [sp, #16]
 8012e40:	7823      	ldrb	r3, [r4, #0]
 8012e42:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e44:	d10a      	bne.n	8012e5c <_svfiprintf_r+0x130>
 8012e46:	7863      	ldrb	r3, [r4, #1]
 8012e48:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e4a:	d132      	bne.n	8012eb2 <_svfiprintf_r+0x186>
 8012e4c:	9b03      	ldr	r3, [sp, #12]
 8012e4e:	1d1a      	adds	r2, r3, #4
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	9203      	str	r2, [sp, #12]
 8012e54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012e58:	3402      	adds	r4, #2
 8012e5a:	9305      	str	r3, [sp, #20]
 8012e5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012f20 <_svfiprintf_r+0x1f4>
 8012e60:	7821      	ldrb	r1, [r4, #0]
 8012e62:	2203      	movs	r2, #3
 8012e64:	4650      	mov	r0, sl
 8012e66:	f7ed f9c3 	bl	80001f0 <memchr>
 8012e6a:	b138      	cbz	r0, 8012e7c <_svfiprintf_r+0x150>
 8012e6c:	9b04      	ldr	r3, [sp, #16]
 8012e6e:	eba0 000a 	sub.w	r0, r0, sl
 8012e72:	2240      	movs	r2, #64	@ 0x40
 8012e74:	4082      	lsls	r2, r0
 8012e76:	4313      	orrs	r3, r2
 8012e78:	3401      	adds	r4, #1
 8012e7a:	9304      	str	r3, [sp, #16]
 8012e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e80:	4824      	ldr	r0, [pc, #144]	@ (8012f14 <_svfiprintf_r+0x1e8>)
 8012e82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012e86:	2206      	movs	r2, #6
 8012e88:	f7ed f9b2 	bl	80001f0 <memchr>
 8012e8c:	2800      	cmp	r0, #0
 8012e8e:	d036      	beq.n	8012efe <_svfiprintf_r+0x1d2>
 8012e90:	4b21      	ldr	r3, [pc, #132]	@ (8012f18 <_svfiprintf_r+0x1ec>)
 8012e92:	bb1b      	cbnz	r3, 8012edc <_svfiprintf_r+0x1b0>
 8012e94:	9b03      	ldr	r3, [sp, #12]
 8012e96:	3307      	adds	r3, #7
 8012e98:	f023 0307 	bic.w	r3, r3, #7
 8012e9c:	3308      	adds	r3, #8
 8012e9e:	9303      	str	r3, [sp, #12]
 8012ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ea2:	4433      	add	r3, r6
 8012ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ea6:	e76a      	b.n	8012d7e <_svfiprintf_r+0x52>
 8012ea8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012eac:	460c      	mov	r4, r1
 8012eae:	2001      	movs	r0, #1
 8012eb0:	e7a8      	b.n	8012e04 <_svfiprintf_r+0xd8>
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	3401      	adds	r4, #1
 8012eb6:	9305      	str	r3, [sp, #20]
 8012eb8:	4619      	mov	r1, r3
 8012eba:	f04f 0c0a 	mov.w	ip, #10
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ec4:	3a30      	subs	r2, #48	@ 0x30
 8012ec6:	2a09      	cmp	r2, #9
 8012ec8:	d903      	bls.n	8012ed2 <_svfiprintf_r+0x1a6>
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d0c6      	beq.n	8012e5c <_svfiprintf_r+0x130>
 8012ece:	9105      	str	r1, [sp, #20]
 8012ed0:	e7c4      	b.n	8012e5c <_svfiprintf_r+0x130>
 8012ed2:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ed6:	4604      	mov	r4, r0
 8012ed8:	2301      	movs	r3, #1
 8012eda:	e7f0      	b.n	8012ebe <_svfiprintf_r+0x192>
 8012edc:	ab03      	add	r3, sp, #12
 8012ede:	9300      	str	r3, [sp, #0]
 8012ee0:	462a      	mov	r2, r5
 8012ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8012f1c <_svfiprintf_r+0x1f0>)
 8012ee4:	a904      	add	r1, sp, #16
 8012ee6:	4638      	mov	r0, r7
 8012ee8:	f3af 8000 	nop.w
 8012eec:	1c42      	adds	r2, r0, #1
 8012eee:	4606      	mov	r6, r0
 8012ef0:	d1d6      	bne.n	8012ea0 <_svfiprintf_r+0x174>
 8012ef2:	89ab      	ldrh	r3, [r5, #12]
 8012ef4:	065b      	lsls	r3, r3, #25
 8012ef6:	f53f af2d 	bmi.w	8012d54 <_svfiprintf_r+0x28>
 8012efa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012efc:	e72c      	b.n	8012d58 <_svfiprintf_r+0x2c>
 8012efe:	ab03      	add	r3, sp, #12
 8012f00:	9300      	str	r3, [sp, #0]
 8012f02:	462a      	mov	r2, r5
 8012f04:	4b05      	ldr	r3, [pc, #20]	@ (8012f1c <_svfiprintf_r+0x1f0>)
 8012f06:	a904      	add	r1, sp, #16
 8012f08:	4638      	mov	r0, r7
 8012f0a:	f000 f879 	bl	8013000 <_printf_i>
 8012f0e:	e7ed      	b.n	8012eec <_svfiprintf_r+0x1c0>
 8012f10:	080217a8 	.word	0x080217a8
 8012f14:	080217b2 	.word	0x080217b2
 8012f18:	00000000 	.word	0x00000000
 8012f1c:	08012c75 	.word	0x08012c75
 8012f20:	080217ae 	.word	0x080217ae

08012f24 <_printf_common>:
 8012f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f28:	4616      	mov	r6, r2
 8012f2a:	4698      	mov	r8, r3
 8012f2c:	688a      	ldr	r2, [r1, #8]
 8012f2e:	690b      	ldr	r3, [r1, #16]
 8012f30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012f34:	4293      	cmp	r3, r2
 8012f36:	bfb8      	it	lt
 8012f38:	4613      	movlt	r3, r2
 8012f3a:	6033      	str	r3, [r6, #0]
 8012f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012f40:	4607      	mov	r7, r0
 8012f42:	460c      	mov	r4, r1
 8012f44:	b10a      	cbz	r2, 8012f4a <_printf_common+0x26>
 8012f46:	3301      	adds	r3, #1
 8012f48:	6033      	str	r3, [r6, #0]
 8012f4a:	6823      	ldr	r3, [r4, #0]
 8012f4c:	0699      	lsls	r1, r3, #26
 8012f4e:	bf42      	ittt	mi
 8012f50:	6833      	ldrmi	r3, [r6, #0]
 8012f52:	3302      	addmi	r3, #2
 8012f54:	6033      	strmi	r3, [r6, #0]
 8012f56:	6825      	ldr	r5, [r4, #0]
 8012f58:	f015 0506 	ands.w	r5, r5, #6
 8012f5c:	d106      	bne.n	8012f6c <_printf_common+0x48>
 8012f5e:	f104 0a19 	add.w	sl, r4, #25
 8012f62:	68e3      	ldr	r3, [r4, #12]
 8012f64:	6832      	ldr	r2, [r6, #0]
 8012f66:	1a9b      	subs	r3, r3, r2
 8012f68:	42ab      	cmp	r3, r5
 8012f6a:	dc26      	bgt.n	8012fba <_printf_common+0x96>
 8012f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012f70:	6822      	ldr	r2, [r4, #0]
 8012f72:	3b00      	subs	r3, #0
 8012f74:	bf18      	it	ne
 8012f76:	2301      	movne	r3, #1
 8012f78:	0692      	lsls	r2, r2, #26
 8012f7a:	d42b      	bmi.n	8012fd4 <_printf_common+0xb0>
 8012f7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012f80:	4641      	mov	r1, r8
 8012f82:	4638      	mov	r0, r7
 8012f84:	47c8      	blx	r9
 8012f86:	3001      	adds	r0, #1
 8012f88:	d01e      	beq.n	8012fc8 <_printf_common+0xa4>
 8012f8a:	6823      	ldr	r3, [r4, #0]
 8012f8c:	6922      	ldr	r2, [r4, #16]
 8012f8e:	f003 0306 	and.w	r3, r3, #6
 8012f92:	2b04      	cmp	r3, #4
 8012f94:	bf02      	ittt	eq
 8012f96:	68e5      	ldreq	r5, [r4, #12]
 8012f98:	6833      	ldreq	r3, [r6, #0]
 8012f9a:	1aed      	subeq	r5, r5, r3
 8012f9c:	68a3      	ldr	r3, [r4, #8]
 8012f9e:	bf0c      	ite	eq
 8012fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012fa4:	2500      	movne	r5, #0
 8012fa6:	4293      	cmp	r3, r2
 8012fa8:	bfc4      	itt	gt
 8012faa:	1a9b      	subgt	r3, r3, r2
 8012fac:	18ed      	addgt	r5, r5, r3
 8012fae:	2600      	movs	r6, #0
 8012fb0:	341a      	adds	r4, #26
 8012fb2:	42b5      	cmp	r5, r6
 8012fb4:	d11a      	bne.n	8012fec <_printf_common+0xc8>
 8012fb6:	2000      	movs	r0, #0
 8012fb8:	e008      	b.n	8012fcc <_printf_common+0xa8>
 8012fba:	2301      	movs	r3, #1
 8012fbc:	4652      	mov	r2, sl
 8012fbe:	4641      	mov	r1, r8
 8012fc0:	4638      	mov	r0, r7
 8012fc2:	47c8      	blx	r9
 8012fc4:	3001      	adds	r0, #1
 8012fc6:	d103      	bne.n	8012fd0 <_printf_common+0xac>
 8012fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8012fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fd0:	3501      	adds	r5, #1
 8012fd2:	e7c6      	b.n	8012f62 <_printf_common+0x3e>
 8012fd4:	18e1      	adds	r1, r4, r3
 8012fd6:	1c5a      	adds	r2, r3, #1
 8012fd8:	2030      	movs	r0, #48	@ 0x30
 8012fda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012fde:	4422      	add	r2, r4
 8012fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012fe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012fe8:	3302      	adds	r3, #2
 8012fea:	e7c7      	b.n	8012f7c <_printf_common+0x58>
 8012fec:	2301      	movs	r3, #1
 8012fee:	4622      	mov	r2, r4
 8012ff0:	4641      	mov	r1, r8
 8012ff2:	4638      	mov	r0, r7
 8012ff4:	47c8      	blx	r9
 8012ff6:	3001      	adds	r0, #1
 8012ff8:	d0e6      	beq.n	8012fc8 <_printf_common+0xa4>
 8012ffa:	3601      	adds	r6, #1
 8012ffc:	e7d9      	b.n	8012fb2 <_printf_common+0x8e>
	...

08013000 <_printf_i>:
 8013000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013004:	7e0f      	ldrb	r7, [r1, #24]
 8013006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013008:	2f78      	cmp	r7, #120	@ 0x78
 801300a:	4691      	mov	r9, r2
 801300c:	4680      	mov	r8, r0
 801300e:	460c      	mov	r4, r1
 8013010:	469a      	mov	sl, r3
 8013012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013016:	d807      	bhi.n	8013028 <_printf_i+0x28>
 8013018:	2f62      	cmp	r7, #98	@ 0x62
 801301a:	d80a      	bhi.n	8013032 <_printf_i+0x32>
 801301c:	2f00      	cmp	r7, #0
 801301e:	f000 80d1 	beq.w	80131c4 <_printf_i+0x1c4>
 8013022:	2f58      	cmp	r7, #88	@ 0x58
 8013024:	f000 80b8 	beq.w	8013198 <_printf_i+0x198>
 8013028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801302c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013030:	e03a      	b.n	80130a8 <_printf_i+0xa8>
 8013032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013036:	2b15      	cmp	r3, #21
 8013038:	d8f6      	bhi.n	8013028 <_printf_i+0x28>
 801303a:	a101      	add	r1, pc, #4	@ (adr r1, 8013040 <_printf_i+0x40>)
 801303c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013040:	08013099 	.word	0x08013099
 8013044:	080130ad 	.word	0x080130ad
 8013048:	08013029 	.word	0x08013029
 801304c:	08013029 	.word	0x08013029
 8013050:	08013029 	.word	0x08013029
 8013054:	08013029 	.word	0x08013029
 8013058:	080130ad 	.word	0x080130ad
 801305c:	08013029 	.word	0x08013029
 8013060:	08013029 	.word	0x08013029
 8013064:	08013029 	.word	0x08013029
 8013068:	08013029 	.word	0x08013029
 801306c:	080131ab 	.word	0x080131ab
 8013070:	080130d7 	.word	0x080130d7
 8013074:	08013165 	.word	0x08013165
 8013078:	08013029 	.word	0x08013029
 801307c:	08013029 	.word	0x08013029
 8013080:	080131cd 	.word	0x080131cd
 8013084:	08013029 	.word	0x08013029
 8013088:	080130d7 	.word	0x080130d7
 801308c:	08013029 	.word	0x08013029
 8013090:	08013029 	.word	0x08013029
 8013094:	0801316d 	.word	0x0801316d
 8013098:	6833      	ldr	r3, [r6, #0]
 801309a:	1d1a      	adds	r2, r3, #4
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	6032      	str	r2, [r6, #0]
 80130a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80130a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80130a8:	2301      	movs	r3, #1
 80130aa:	e09c      	b.n	80131e6 <_printf_i+0x1e6>
 80130ac:	6833      	ldr	r3, [r6, #0]
 80130ae:	6820      	ldr	r0, [r4, #0]
 80130b0:	1d19      	adds	r1, r3, #4
 80130b2:	6031      	str	r1, [r6, #0]
 80130b4:	0606      	lsls	r6, r0, #24
 80130b6:	d501      	bpl.n	80130bc <_printf_i+0xbc>
 80130b8:	681d      	ldr	r5, [r3, #0]
 80130ba:	e003      	b.n	80130c4 <_printf_i+0xc4>
 80130bc:	0645      	lsls	r5, r0, #25
 80130be:	d5fb      	bpl.n	80130b8 <_printf_i+0xb8>
 80130c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80130c4:	2d00      	cmp	r5, #0
 80130c6:	da03      	bge.n	80130d0 <_printf_i+0xd0>
 80130c8:	232d      	movs	r3, #45	@ 0x2d
 80130ca:	426d      	negs	r5, r5
 80130cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80130d0:	4858      	ldr	r0, [pc, #352]	@ (8013234 <_printf_i+0x234>)
 80130d2:	230a      	movs	r3, #10
 80130d4:	e011      	b.n	80130fa <_printf_i+0xfa>
 80130d6:	6821      	ldr	r1, [r4, #0]
 80130d8:	6833      	ldr	r3, [r6, #0]
 80130da:	0608      	lsls	r0, r1, #24
 80130dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80130e0:	d402      	bmi.n	80130e8 <_printf_i+0xe8>
 80130e2:	0649      	lsls	r1, r1, #25
 80130e4:	bf48      	it	mi
 80130e6:	b2ad      	uxthmi	r5, r5
 80130e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80130ea:	4852      	ldr	r0, [pc, #328]	@ (8013234 <_printf_i+0x234>)
 80130ec:	6033      	str	r3, [r6, #0]
 80130ee:	bf14      	ite	ne
 80130f0:	230a      	movne	r3, #10
 80130f2:	2308      	moveq	r3, #8
 80130f4:	2100      	movs	r1, #0
 80130f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80130fa:	6866      	ldr	r6, [r4, #4]
 80130fc:	60a6      	str	r6, [r4, #8]
 80130fe:	2e00      	cmp	r6, #0
 8013100:	db05      	blt.n	801310e <_printf_i+0x10e>
 8013102:	6821      	ldr	r1, [r4, #0]
 8013104:	432e      	orrs	r6, r5
 8013106:	f021 0104 	bic.w	r1, r1, #4
 801310a:	6021      	str	r1, [r4, #0]
 801310c:	d04b      	beq.n	80131a6 <_printf_i+0x1a6>
 801310e:	4616      	mov	r6, r2
 8013110:	fbb5 f1f3 	udiv	r1, r5, r3
 8013114:	fb03 5711 	mls	r7, r3, r1, r5
 8013118:	5dc7      	ldrb	r7, [r0, r7]
 801311a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801311e:	462f      	mov	r7, r5
 8013120:	42bb      	cmp	r3, r7
 8013122:	460d      	mov	r5, r1
 8013124:	d9f4      	bls.n	8013110 <_printf_i+0x110>
 8013126:	2b08      	cmp	r3, #8
 8013128:	d10b      	bne.n	8013142 <_printf_i+0x142>
 801312a:	6823      	ldr	r3, [r4, #0]
 801312c:	07df      	lsls	r7, r3, #31
 801312e:	d508      	bpl.n	8013142 <_printf_i+0x142>
 8013130:	6923      	ldr	r3, [r4, #16]
 8013132:	6861      	ldr	r1, [r4, #4]
 8013134:	4299      	cmp	r1, r3
 8013136:	bfde      	ittt	le
 8013138:	2330      	movle	r3, #48	@ 0x30
 801313a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801313e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013142:	1b92      	subs	r2, r2, r6
 8013144:	6122      	str	r2, [r4, #16]
 8013146:	f8cd a000 	str.w	sl, [sp]
 801314a:	464b      	mov	r3, r9
 801314c:	aa03      	add	r2, sp, #12
 801314e:	4621      	mov	r1, r4
 8013150:	4640      	mov	r0, r8
 8013152:	f7ff fee7 	bl	8012f24 <_printf_common>
 8013156:	3001      	adds	r0, #1
 8013158:	d14a      	bne.n	80131f0 <_printf_i+0x1f0>
 801315a:	f04f 30ff 	mov.w	r0, #4294967295
 801315e:	b004      	add	sp, #16
 8013160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013164:	6823      	ldr	r3, [r4, #0]
 8013166:	f043 0320 	orr.w	r3, r3, #32
 801316a:	6023      	str	r3, [r4, #0]
 801316c:	4832      	ldr	r0, [pc, #200]	@ (8013238 <_printf_i+0x238>)
 801316e:	2778      	movs	r7, #120	@ 0x78
 8013170:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013174:	6823      	ldr	r3, [r4, #0]
 8013176:	6831      	ldr	r1, [r6, #0]
 8013178:	061f      	lsls	r7, r3, #24
 801317a:	f851 5b04 	ldr.w	r5, [r1], #4
 801317e:	d402      	bmi.n	8013186 <_printf_i+0x186>
 8013180:	065f      	lsls	r7, r3, #25
 8013182:	bf48      	it	mi
 8013184:	b2ad      	uxthmi	r5, r5
 8013186:	6031      	str	r1, [r6, #0]
 8013188:	07d9      	lsls	r1, r3, #31
 801318a:	bf44      	itt	mi
 801318c:	f043 0320 	orrmi.w	r3, r3, #32
 8013190:	6023      	strmi	r3, [r4, #0]
 8013192:	b11d      	cbz	r5, 801319c <_printf_i+0x19c>
 8013194:	2310      	movs	r3, #16
 8013196:	e7ad      	b.n	80130f4 <_printf_i+0xf4>
 8013198:	4826      	ldr	r0, [pc, #152]	@ (8013234 <_printf_i+0x234>)
 801319a:	e7e9      	b.n	8013170 <_printf_i+0x170>
 801319c:	6823      	ldr	r3, [r4, #0]
 801319e:	f023 0320 	bic.w	r3, r3, #32
 80131a2:	6023      	str	r3, [r4, #0]
 80131a4:	e7f6      	b.n	8013194 <_printf_i+0x194>
 80131a6:	4616      	mov	r6, r2
 80131a8:	e7bd      	b.n	8013126 <_printf_i+0x126>
 80131aa:	6833      	ldr	r3, [r6, #0]
 80131ac:	6825      	ldr	r5, [r4, #0]
 80131ae:	6961      	ldr	r1, [r4, #20]
 80131b0:	1d18      	adds	r0, r3, #4
 80131b2:	6030      	str	r0, [r6, #0]
 80131b4:	062e      	lsls	r6, r5, #24
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	d501      	bpl.n	80131be <_printf_i+0x1be>
 80131ba:	6019      	str	r1, [r3, #0]
 80131bc:	e002      	b.n	80131c4 <_printf_i+0x1c4>
 80131be:	0668      	lsls	r0, r5, #25
 80131c0:	d5fb      	bpl.n	80131ba <_printf_i+0x1ba>
 80131c2:	8019      	strh	r1, [r3, #0]
 80131c4:	2300      	movs	r3, #0
 80131c6:	6123      	str	r3, [r4, #16]
 80131c8:	4616      	mov	r6, r2
 80131ca:	e7bc      	b.n	8013146 <_printf_i+0x146>
 80131cc:	6833      	ldr	r3, [r6, #0]
 80131ce:	1d1a      	adds	r2, r3, #4
 80131d0:	6032      	str	r2, [r6, #0]
 80131d2:	681e      	ldr	r6, [r3, #0]
 80131d4:	6862      	ldr	r2, [r4, #4]
 80131d6:	2100      	movs	r1, #0
 80131d8:	4630      	mov	r0, r6
 80131da:	f7ed f809 	bl	80001f0 <memchr>
 80131de:	b108      	cbz	r0, 80131e4 <_printf_i+0x1e4>
 80131e0:	1b80      	subs	r0, r0, r6
 80131e2:	6060      	str	r0, [r4, #4]
 80131e4:	6863      	ldr	r3, [r4, #4]
 80131e6:	6123      	str	r3, [r4, #16]
 80131e8:	2300      	movs	r3, #0
 80131ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80131ee:	e7aa      	b.n	8013146 <_printf_i+0x146>
 80131f0:	6923      	ldr	r3, [r4, #16]
 80131f2:	4632      	mov	r2, r6
 80131f4:	4649      	mov	r1, r9
 80131f6:	4640      	mov	r0, r8
 80131f8:	47d0      	blx	sl
 80131fa:	3001      	adds	r0, #1
 80131fc:	d0ad      	beq.n	801315a <_printf_i+0x15a>
 80131fe:	6823      	ldr	r3, [r4, #0]
 8013200:	079b      	lsls	r3, r3, #30
 8013202:	d413      	bmi.n	801322c <_printf_i+0x22c>
 8013204:	68e0      	ldr	r0, [r4, #12]
 8013206:	9b03      	ldr	r3, [sp, #12]
 8013208:	4298      	cmp	r0, r3
 801320a:	bfb8      	it	lt
 801320c:	4618      	movlt	r0, r3
 801320e:	e7a6      	b.n	801315e <_printf_i+0x15e>
 8013210:	2301      	movs	r3, #1
 8013212:	4632      	mov	r2, r6
 8013214:	4649      	mov	r1, r9
 8013216:	4640      	mov	r0, r8
 8013218:	47d0      	blx	sl
 801321a:	3001      	adds	r0, #1
 801321c:	d09d      	beq.n	801315a <_printf_i+0x15a>
 801321e:	3501      	adds	r5, #1
 8013220:	68e3      	ldr	r3, [r4, #12]
 8013222:	9903      	ldr	r1, [sp, #12]
 8013224:	1a5b      	subs	r3, r3, r1
 8013226:	42ab      	cmp	r3, r5
 8013228:	dcf2      	bgt.n	8013210 <_printf_i+0x210>
 801322a:	e7eb      	b.n	8013204 <_printf_i+0x204>
 801322c:	2500      	movs	r5, #0
 801322e:	f104 0619 	add.w	r6, r4, #25
 8013232:	e7f5      	b.n	8013220 <_printf_i+0x220>
 8013234:	080217b9 	.word	0x080217b9
 8013238:	080217ca 	.word	0x080217ca

0801323c <memmove>:
 801323c:	4288      	cmp	r0, r1
 801323e:	b510      	push	{r4, lr}
 8013240:	eb01 0402 	add.w	r4, r1, r2
 8013244:	d902      	bls.n	801324c <memmove+0x10>
 8013246:	4284      	cmp	r4, r0
 8013248:	4623      	mov	r3, r4
 801324a:	d807      	bhi.n	801325c <memmove+0x20>
 801324c:	1e43      	subs	r3, r0, #1
 801324e:	42a1      	cmp	r1, r4
 8013250:	d008      	beq.n	8013264 <memmove+0x28>
 8013252:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013256:	f803 2f01 	strb.w	r2, [r3, #1]!
 801325a:	e7f8      	b.n	801324e <memmove+0x12>
 801325c:	4402      	add	r2, r0
 801325e:	4601      	mov	r1, r0
 8013260:	428a      	cmp	r2, r1
 8013262:	d100      	bne.n	8013266 <memmove+0x2a>
 8013264:	bd10      	pop	{r4, pc}
 8013266:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801326a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801326e:	e7f7      	b.n	8013260 <memmove+0x24>

08013270 <_sbrk_r>:
 8013270:	b538      	push	{r3, r4, r5, lr}
 8013272:	4d06      	ldr	r5, [pc, #24]	@ (801328c <_sbrk_r+0x1c>)
 8013274:	2300      	movs	r3, #0
 8013276:	4604      	mov	r4, r0
 8013278:	4608      	mov	r0, r1
 801327a:	602b      	str	r3, [r5, #0]
 801327c:	f7ee fa5c 	bl	8001738 <_sbrk>
 8013280:	1c43      	adds	r3, r0, #1
 8013282:	d102      	bne.n	801328a <_sbrk_r+0x1a>
 8013284:	682b      	ldr	r3, [r5, #0]
 8013286:	b103      	cbz	r3, 801328a <_sbrk_r+0x1a>
 8013288:	6023      	str	r3, [r4, #0]
 801328a:	bd38      	pop	{r3, r4, r5, pc}
 801328c:	2000e658 	.word	0x2000e658

08013290 <_realloc_r>:
 8013290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013294:	4607      	mov	r7, r0
 8013296:	4614      	mov	r4, r2
 8013298:	460d      	mov	r5, r1
 801329a:	b921      	cbnz	r1, 80132a6 <_realloc_r+0x16>
 801329c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80132a0:	4611      	mov	r1, r2
 80132a2:	f7ff bc5b 	b.w	8012b5c <_malloc_r>
 80132a6:	b92a      	cbnz	r2, 80132b4 <_realloc_r+0x24>
 80132a8:	f7ff fbec 	bl	8012a84 <_free_r>
 80132ac:	4625      	mov	r5, r4
 80132ae:	4628      	mov	r0, r5
 80132b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132b4:	f000 f81a 	bl	80132ec <_malloc_usable_size_r>
 80132b8:	4284      	cmp	r4, r0
 80132ba:	4606      	mov	r6, r0
 80132bc:	d802      	bhi.n	80132c4 <_realloc_r+0x34>
 80132be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80132c2:	d8f4      	bhi.n	80132ae <_realloc_r+0x1e>
 80132c4:	4621      	mov	r1, r4
 80132c6:	4638      	mov	r0, r7
 80132c8:	f7ff fc48 	bl	8012b5c <_malloc_r>
 80132cc:	4680      	mov	r8, r0
 80132ce:	b908      	cbnz	r0, 80132d4 <_realloc_r+0x44>
 80132d0:	4645      	mov	r5, r8
 80132d2:	e7ec      	b.n	80132ae <_realloc_r+0x1e>
 80132d4:	42b4      	cmp	r4, r6
 80132d6:	4622      	mov	r2, r4
 80132d8:	4629      	mov	r1, r5
 80132da:	bf28      	it	cs
 80132dc:	4632      	movcs	r2, r6
 80132de:	f7ff fbc3 	bl	8012a68 <memcpy>
 80132e2:	4629      	mov	r1, r5
 80132e4:	4638      	mov	r0, r7
 80132e6:	f7ff fbcd 	bl	8012a84 <_free_r>
 80132ea:	e7f1      	b.n	80132d0 <_realloc_r+0x40>

080132ec <_malloc_usable_size_r>:
 80132ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80132f0:	1f18      	subs	r0, r3, #4
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	bfbc      	itt	lt
 80132f6:	580b      	ldrlt	r3, [r1, r0]
 80132f8:	18c0      	addlt	r0, r0, r3
 80132fa:	4770      	bx	lr

080132fc <_init>:
 80132fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132fe:	bf00      	nop
 8013300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013302:	bc08      	pop	{r3}
 8013304:	469e      	mov	lr, r3
 8013306:	4770      	bx	lr

08013308 <_fini>:
 8013308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801330a:	bf00      	nop
 801330c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801330e:	bc08      	pop	{r3}
 8013310:	469e      	mov	lr, r3
 8013312:	4770      	bx	lr
