Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_clock_in.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_clock_in --family="Stratix 10" --part=1SM21BHU2F53E1VG
Info: my_sys_clock_in: "Transforming system: my_sys_clock_in"
Info: my_sys_clock_in: "Naming system components in system: my_sys_clock_in"
Info: my_sys_clock_in: "Processing generation queue"
Info: my_sys_clock_in: "Generating: my_sys_clock_in"
Info: my_sys_clock_in: Done "my_sys_clock_in" with 1 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_clock_in/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_clock_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
