lib_name: bag2_digital
cell_name: flipflop_D_inv
pins: [ "CLK", "D", "VDD", "VSS", "Q" ]
instances:
  XTG_M<0>:
    lib_name: bag2_analog
    cell_name: switch
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "CLKbb"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "CLKb"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net1"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "D"
        num_bits: 1
  XTG_S<1>:
    lib_name: bag2_analog
    cell_name: switch
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "CLKbb"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "CLKb"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net3"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net7"
        num_bits: 1
  XTG_S<0>:
    lib_name: bag2_analog
    cell_name: switch
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "CLKb"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "CLKbb"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net3"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net2"
        num_bits: 1
  XTG_M<1>:
    lib_name: bag2_analog
    cell_name: switch
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "CLKb"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "CLKbb"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net1"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
  XINV_M<0>:
    lib_name: bag2_digital
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "net2"
        num_bits: 1
      in:
        direction: input
        net_name: "net1"
        num_bits: 1
  XINV_S<1>:
    lib_name: bag2_digital
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "net7"
        num_bits: 1
      in:
        direction: input
        net_name: "Q"
        num_bits: 1
  XINV_S<0>:
    lib_name: bag2_digital
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "Q"
        num_bits: 1
      in:
        direction: input
        net_name: "net3"
        num_bits: 1
  XINV_M<1>:
    lib_name: bag2_digital
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "net5"
        num_bits: 1
      in:
        direction: input
        net_name: "net2"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XBUF:
    lib_name: bag2_digital
    cell_name: inv_chain
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "CLKbb"
        num_bits: 1
      outb:
        direction: output
        net_name: "CLKb"
        num_bits: 1
      in:
        direction: input
        net_name: "CLK"
        num_bits: 1
