<table class="sphinxhide" width="100%">
 <tr>
   <td align="center"><img src="./images/copy.png" width="30%"/><h1>Vitisâ„¢ Example Tutorials</h1>
   </td>
 </tr>
 <tr>
 <td>
 </td>
 </tr>
</table
# AHEAD Example Project: Vector Addition

# AHEAD Workshop Project

Welcome to the AHEAD FPGA workshop! This repository contains a complete step-by-step guided project for learning Vitis HLS, kernel integration, host code development, and system project building.

---

## ðŸ§­ Structure

This repository is split into multiple stages:

- **[Part 1](./part1.md):** Vitis Flow 101 â€“ Part 1: Essential Concepts 
- **[Part 2](./part2.md):** Environment Setup
- **[Part 3](./part3.md):** Review the Kernel Code and Host Application
- **[Part 4](./part4.md):** Creating an example HLS component on Vitis Unified, Optimizations & Reviwing reports
- **[Part 5](./part5.md):** Creating Application Component and System Project

Each part builds on the previous and is designed to be clear and reproducible.

---

## ðŸš€ Quick Start

Start by following [part1.md](./part1.md) to set up your environment and clone the repository.

From there, proceed to part2.md and part3.md and so on in order.

---

## ðŸ“ Repository Layout

```
AHEAD_2025/
â”œâ”€â”€ part1.md          # Introduction to Vitis Flow
â”œâ”€â”€ part2.md          # Environment Setup
â”œâ”€â”€ part3.md          # Code review
â”œâ”€â”€ part4.md          # HLS component steps
â”œâ”€â”€ part5.md          # Host and system project
â”œâ”€â”€ README.md         # This file
â””â”€â”€ src/        # Kernel source
    â””â”€â”€ krnl_vadd.cpp  #Kernel source file
    â””â”€â”€ krnl_vadd.h    #Kernel source file
    â””â”€â”€ vadd.cpp       #Host application source file
    â””â”€â”€ vadd.h         #Host application source file
 
```

---

Happy building!

