{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386119694095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386119694108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 23:14:53 2013 " "Processing started: Tue Dec 03 23:14:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386119694108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386119694108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mu320 -c mu320 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mu320 -c mu320" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386119694108 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "mu320_cpu/synthesis/mu320_cpu.qip " "Tcl Script File mu320_cpu/synthesis/mu320_cpu.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE mu320_cpu/synthesis/mu320_cpu.qip " "set_global_assignment -name QIP_FILE mu320_cpu/synthesis/mu320_cpu.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1386119694413 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1386119694413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1386119695045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/pps_cleaner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/pps_cleaner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_cleaner-pps_cleaner_RTL " "Found design unit 1: pps_cleaner-pps_cleaner_RTL" {  } { { "../../rtl/vhdl/sync/pps_cleaner.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/pps_cleaner.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696430 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_cleaner " "Found entity 1: pps_cleaner" {  } { { "../../rtl/vhdl/sync/pps_cleaner.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/pps_cleaner.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/variable_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/variable_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 variable_adjust-variable_adjust_RTL " "Found design unit 1: variable_adjust-variable_adjust_RTL" {  } { { "../../rtl/vhdl/sync/variable_adjust.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/variable_adjust.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696437 ""} { "Info" "ISGN_ENTITY_NAME" "1 variable_adjust " "Found entity 1: variable_adjust" {  } { { "../../rtl/vhdl/sync/variable_adjust.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/variable_adjust.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync_verify/sync_verify.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync_verify/sync_verify.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_verify-sync_verify_struct " "Found design unit 1: sync_verify-sync_verify_struct" {  } { { "../../rtl/vhdl/sync_verify/sync_verify.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync_verify/sync_verify.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696439 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_verify " "Found entity 1: sync_verify" {  } { { "../../rtl/vhdl/sync_verify/sync_verify.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync_verify/sync_verify.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/synchronization_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/synchronization_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronization_tb-sync_tb " "Found design unit 1: synchronization_tb-sync_tb" {  } { { "../../rtl/vhdl/sync/synchronization_tb.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization_tb.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696441 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 synchronization_tb_sync_tb_cfg " "Found design unit 2: synchronization_tb_sync_tb_cfg" {  } { { "../../rtl/vhdl/sync/synchronization_tb.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization_tb.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696441 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronization_tb " "Found entity 1: synchronization_tb" {  } { { "../../rtl/vhdl/sync/synchronization_tb.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization_tb.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronization-synchronization_structural " "Found design unit 1: synchronization-synchronization_structural" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696443 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronization " "Found entity 1: synchronization" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/pps_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/pps_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_delay-pps_delay_RTL " "Found design unit 1: pps_delay-pps_delay_RTL" {  } { { "../../rtl/vhdl/sync/pps_delay.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/pps_delay.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696445 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_delay " "Found entity 1: pps_delay" {  } { { "../../rtl/vhdl/sync/pps_delay.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/pps_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/pos_edge_mealy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/pos_edge_mealy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pos_edge_mealy-mealy_arch " "Found design unit 1: pos_edge_mealy-mealy_arch" {  } { { "../../rtl/vhdl/sync/pos_edge_mealy.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/pos_edge_mealy.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696447 ""} { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_mealy " "Found entity 1: pos_edge_mealy" {  } { { "../../rtl/vhdl/sync/pos_edge_mealy.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/pos_edge_mealy.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/k_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/k_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 k_module-ARQ1 " "Found design unit 1: k_module-ARQ1" {  } { { "../../rtl/vhdl/sync/k_module.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_module.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696449 ""} { "Info" "ISGN_ENTITY_NAME" "1 k_module " "Found entity 1: k_module" {  } { { "../../rtl/vhdl/sync/k_module.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_module.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/k_controller_soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/k_controller_soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 k_controller_soc-k_controller_RTL " "Found design unit 1: k_controller_soc-k_controller_RTL" {  } { { "../../rtl/vhdl/sync/k_controller_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_controller_soc.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696451 ""} { "Info" "ISGN_ENTITY_NAME" "1 k_controller_soc " "Found entity 1: k_controller_soc" {  } { { "../../rtl/vhdl/sync/k_controller_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_controller_soc.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/k_calculator_soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/k_calculator_soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 k_calculator_soc-k_calculator_RTL " "Found design unit 1: k_calculator_soc-k_calculator_RTL" {  } { { "../../rtl/vhdl/sync/k_calculator_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_calculator_soc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696453 ""} { "Info" "ISGN_ENTITY_NAME" "1 k_calculator_soc " "Found entity 1: k_calculator_soc" {  } { { "../../rtl/vhdl/sync/k_calculator_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_calculator_soc.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/frequency_meter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/frequency_meter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_meter-frequency_meter_RTL " "Found design unit 1: frequency_meter-frequency_meter_RTL" {  } { { "../../rtl/vhdl/sync/frequency_meter.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/frequency_meter.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696456 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_meter " "Found entity 1: frequency_meter" {  } { { "../../rtl/vhdl/sync/frequency_meter.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/frequency_meter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/edge_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/edge_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_calculator-edge_calculator_RTL " "Found design unit 1: edge_calculator-edge_calculator_RTL" {  } { { "../../rtl/vhdl/sync/edge_calculator.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/edge_calculator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696458 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_calculator " "Found entity 1: edge_calculator" {  } { { "../../rtl/vhdl/sync/edge_calculator.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/edge_calculator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-rd_RTL " "Found design unit 1: divider-rd_RTL" {  } { { "../../rtl/vhdl/sync/divider.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/divider.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696460 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "../../rtl/vhdl/sync/divider.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/divider.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dco_soc-dco_RTL " "Found design unit 1: dco_soc-dco_RTL" {  } { { "../../rtl/vhdl/sync/dco_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696462 ""} { "Info" "ISGN_ENTITY_NAME" "1 dco_soc " "Found entity 1: dco_soc" {  } { { "../../rtl/vhdl/sync/dco_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adpll_soc-adpll_RTL " "Found design unit 1: adpll_soc-adpll_RTL" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696464 ""} { "Info" "ISGN_ENTITY_NAME" "1 adpll_soc " "Found entity 1: adpll_soc" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sv_packet_processor/sv_packet_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sv_packet_processor/sv_packet_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_packet_processor-sv_packet_processor_struct " "Found design unit 1: sv_packet_processor-sv_packet_processor_struct" {  } { { "../../rtl/vhdl/sv_packet_processor/sv_packet_processor.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sv_packet_processor/sv_packet_processor.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696467 ""} { "Info" "ISGN_ENTITY_NAME" "1 sv_packet_processor " "Found entity 1: sv_packet_processor" {  } { { "../../rtl/vhdl/sv_packet_processor/sv_packet_processor.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sv_packet_processor/sv_packet_processor.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/shuffler/shuffler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/shuffler/shuffler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shuffler-rtl " "Found design unit 1: shuffler-rtl" {  } { { "../../rtl/vhdl/shuffler/shuffler.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/shuffler/shuffler.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696469 ""} { "Info" "ISGN_ENTITY_NAME" "1 shuffler " "Found entity 1: shuffler" {  } { { "../../rtl/vhdl/shuffler/shuffler.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/shuffler/shuffler.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/shift_register/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/shift_register/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-shift_register_rtl " "Found design unit 1: shift_register-shift_register_rtl" {  } { { "../../rtl/vhdl/shift_register/shift_register.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/shift_register/shift_register.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696471 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../../rtl/vhdl/shift_register/shift_register.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/shift_register/shift_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/sample_adjust/sample_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sample_adjust/sample_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_adjust-sample_adjust_rtl " "Found design unit 1: sample_adjust-sample_adjust_rtl" {  } { { "../../rtl/vhdl/sample_adjust/sample_adjust.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sample_adjust/sample_adjust.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696474 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_adjust " "Found entity 1: sample_adjust" {  } { { "../../rtl/vhdl/sample_adjust/sample_adjust.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sample_adjust/sample_adjust.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/reset_generator/reset_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/reset_generator/reset_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_generator-reset_generator_rtl " "Found design unit 1: reset_generator-reset_generator_rtl" {  } { { "../../rtl/vhdl/reset_generator/reset_generator.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/reset_generator/reset_generator.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696476 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_generator " "Found entity 1: reset_generator" {  } { { "../../rtl/vhdl/reset_generator/reset_generator.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/reset_generator/reset_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/quality/quality.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/quality/quality.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quality-quality_rtl " "Found design unit 1: quality-quality_rtl" {  } { { "../../rtl/vhdl/quality/quality.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/quality/quality.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696478 ""} { "Info" "ISGN_ENTITY_NAME" "1 quality " "Found entity 1: quality" {  } { { "../../rtl/vhdl/quality/quality.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/quality/quality.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_pulse_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/irig_pulse_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irig_pulse_decoder-irig_pulse_decoder_RTL " "Found design unit 1: irig_pulse_decoder-irig_pulse_decoder_RTL" {  } { { "../../rtl/vhdl/irig_decoder/irig_pulse_decoder.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_pulse_decoder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696480 ""} { "Info" "ISGN_ENTITY_NAME" "1 irig_pulse_decoder " "Found entity 1: irig_pulse_decoder" {  } { { "../../rtl/vhdl/irig_decoder/irig_pulse_decoder.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_pulse_decoder.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/irig_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irig_detector-irig_detector_RTL " "Found design unit 1: irig_detector-irig_detector_RTL" {  } { { "../../rtl/vhdl/irig_decoder/irig_detector.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_detector.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696482 ""} { "Info" "ISGN_ENTITY_NAME" "1 irig_detector " "Found entity 1: irig_detector" {  } { { "../../rtl/vhdl/irig_decoder/irig_detector.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_detector.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/irig_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irig_decoder-irig_decoder_RTL " "Found design unit 1: irig_decoder-irig_decoder_RTL" {  } { { "../../rtl/vhdl/irig_decoder/irig_decoder.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_decoder.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696484 ""} { "Info" "ISGN_ENTITY_NAME" "1 irig_decoder " "Found entity 1: irig_decoder" {  } { { "../../rtl/vhdl/irig_decoder/irig_decoder.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/irig_decoder.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/irig_decoder/get_irig_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/get_irig_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_irig_data-get_irig_data_RTL " "Found design unit 1: get_irig_data-get_irig_data_RTL" {  } { { "../../rtl/vhdl/irig_decoder/get_irig_data.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/get_irig_data.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696486 ""} { "Info" "ISGN_ENTITY_NAME" "1 get_irig_data " "Found entity 1: get_irig_data" {  } { { "../../rtl/vhdl/irig_decoder/get_irig_data.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/irig_decoder/get_irig_data.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/inter_eth/inter_eth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/inter_eth/inter_eth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inter_eth-inter_eth_struct " "Found design unit 1: inter_eth-inter_eth_struct" {  } { { "../../rtl/vhdl/inter_eth/inter_eth.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/inter_eth/inter_eth.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696488 ""} { "Info" "ISGN_ENTITY_NAME" "1 inter_eth " "Found entity 1: inter_eth" {  } { { "../../rtl/vhdl/inter_eth/inter_eth.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/inter_eth/inter_eth.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/gain_registers/gain_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/gain_registers/gain_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gain_registers-rtl_gain_registers " "Found design unit 1: gain_registers-rtl_gain_registers" {  } { { "../../rtl/vhdl/gain_registers/gain_registers.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/gain_registers/gain_registers.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696490 ""} { "Info" "ISGN_ENTITY_NAME" "1 gain_registers " "Found entity 1: gain_registers" {  } { { "../../rtl/vhdl/gain_registers/gain_registers.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/gain_registers/gain_registers.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/edge_detector/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/edge_detector/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-edge_detector_RTL " "Found design unit 1: edge_detector-edge_detector_RTL" {  } { { "../../rtl/vhdl/edge_detector/edge_detector.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/edge_detector/edge_detector.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696492 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../../rtl/vhdl/edge_detector/edge_detector.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/edge_detector/edge_detector.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/clk_divider/clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/clk_divider/clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-clk_divider_RTL " "Found design unit 1: clk_divider-clk_divider_RTL" {  } { { "../../rtl/vhdl/clk_divider/clk_divider.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/clk_divider/clk_divider.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696494 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../../rtl/vhdl/clk_divider/clk_divider.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/clk_divider/clk_divider.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/backplane_leds/backplane_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/backplane_leds/backplane_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backplane_leds-backplane_leds_rtl " "Found design unit 1: backplane_leds-backplane_leds_rtl" {  } { { "../../rtl/vhdl/backplane_leds/backplane_leds.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/backplane_leds/backplane_leds.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696496 ""} { "Info" "ISGN_ENTITY_NAME" "1 backplane_leds " "Found entity 1: backplane_leds" {  } { { "../../rtl/vhdl/backplane_leds/backplane_leds.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/backplane_leds/backplane_leds.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/firserout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firserout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRSerOut-FIRSerOut_rtl " "Found design unit 1: FIRSerOut-FIRSerOut_rtl" {  } { { "../../rtl/vhdl/acquisition/FIRSerOut.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerOut.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696498 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRSerOut " "Found entity 1: FIRSerOut" {  } { { "../../rtl/vhdl/acquisition/FIRSerOut.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerOut.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/firsermac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firsermac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRSerMAC-FIRSerMAC_rtl " "Found design unit 1: FIRSerMAC-FIRSerMAC_rtl" {  } { { "../../rtl/vhdl/acquisition/FIRSerMAC.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerMAC.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696500 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRSerMAC " "Found entity 1: FIRSerMAC" {  } { { "../../rtl/vhdl/acquisition/FIRSerMAC.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerMAC.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/firserin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firserin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRSerIn-FIRSerIn_rtl " "Found design unit 1: FIRSerIn-FIRSerIn_rtl" {  } { { "../../rtl/vhdl/acquisition/FIRSerIn.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerIn.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696502 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRSerIn " "Found entity 1: FIRSerIn" {  } { { "../../rtl/vhdl/acquisition/FIRSerIn.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerIn.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/firserdataram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firserdataram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRSerDataRAM-FIRSerDataRAM_rtl " "Found design unit 1: FIRSerDataRAM-FIRSerDataRAM_rtl" {  } { { "../../rtl/vhdl/acquisition/FIRSerDataRAM.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerDataRAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696504 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRSerDataRAM " "Found entity 1: FIRSerDataRAM" {  } { { "../../rtl/vhdl/acquisition/FIRSerDataRAM.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerDataRAM.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/firsercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firsercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRSerControl-FIRSerControl_rtl " "Found design unit 1: FIRSerControl-FIRSerControl_rtl" {  } { { "../../rtl/vhdl/acquisition/FIRSerControl.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerControl.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696507 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRSerControl " "Found entity 1: FIRSerControl" {  } { { "../../rtl/vhdl/acquisition/FIRSerControl.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerControl.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/firsercoefrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firsercoefrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRSerCoefROM-FIRSerCoefROM_rtl " "Found design unit 1: FIRSerCoefROM-FIRSerCoefROM_rtl" {  } { { "../../rtl/vhdl/acquisition/FIRSerCoefROM.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerCoefROM.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696509 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRSerCoefROM " "Found entity 1: FIRSerCoefROM" {  } { { "../../rtl/vhdl/acquisition/FIRSerCoefROM.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSerCoefROM.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/firser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRSer-FIRSer_rtl " "Found design unit 1: FIRSer-FIRSer_rtl" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696511 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRSer " "Found entity 1: FIRSer" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/clk_divider_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/clk_divider_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider_demux-clk_divider_RTL " "Found design unit 1: clk_divider_demux-clk_divider_RTL" {  } { { "../../rtl/vhdl/acquisition/clk_divider_demux.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/clk_divider_demux.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696513 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_demux " "Found entity 1: clk_divider_demux" {  } { { "../../rtl/vhdl/acquisition/clk_divider_demux.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/clk_divider_demux.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/ad7401_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/ad7401_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad7401_controller-ad7401_controller_rtl " "Found design unit 1: ad7401_controller-ad7401_controller_rtl" {  } { { "../../rtl/vhdl/acquisition/ad7401_controller.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/ad7401_controller.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad7401_controller " "Found entity 1: ad7401_controller" {  } { { "../../rtl/vhdl/acquisition/ad7401_controller.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/ad7401_controller.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acquisition-acquisition_rtl " "Found design unit 1: acquisition-acquisition_rtl" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696518 ""} { "Info" "ISGN_ENTITY_NAME" "1 acquisition " "Found entity 1: acquisition" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/mu320_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /work/produtos/mu320/rtl/vhdl/mu320_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu320_constants " "Found design unit 1: mu320_constants" {  } { { "../../rtl/vhdl/mu320_constants.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320_constants.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/rtl/vhdl/mu320.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/mu320.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu320-mu320_struct " "Found design unit 1: mu320-mu320_struct" {  } { { "../../rtl/vhdl/mu320.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696523 ""} { "Info" "ISGN_ENTITY_NAME" "1 mu320 " "Found entity 1: mu320" {  } { { "../../rtl/vhdl/mu320.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119696523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119696523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mu320 " "Elaborating entity \"mu320\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386119696690 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vc_in mu320.vhd(53) " "VHDL Signal Declaration warning at mu320.vhd(53): used implicit default value for signal \"vc_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/vhdl/mu320.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386119696782 "|mu320"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "goose_available mu320.vhd(212) " "Verilog HDL or VHDL warning at mu320.vhd(212): object \"goose_available\" assigned a value but never read" {  } { { "../../rtl/vhdl/mu320.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386119696785 "|mu320"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led\[3\] mu320.vhd(49) " "Using initial value X (don't care) for net \"led\[3\]\" at mu320.vhd(49)" {  } { { "../../rtl/vhdl/mu320.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386119696859 "|mu320"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led\[0\] mu320.vhd(49) " "Using initial value X (don't care) for net \"led\[0\]\" at mu320.vhd(49)" {  } { { "../../rtl/vhdl/mu320.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386119696859 "|mu320"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_generator reset_generator:reset_generator_inst " "Elaborating entity \"reset_generator\" for hierarchy \"reset_generator:reset_generator_inst\"" {  } { { "../../rtl/vhdl/mu320.vhd" "reset_generator_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronization synchronization:synchronization_2 " "Elaborating entity \"synchronization\" for hierarchy \"synchronization:synchronization_2\"" {  } { { "../../rtl/vhdl/mu320.vhd" "synchronization_2" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector synchronization:synchronization_2\|edge_detector:edge_detector_inst1 " "Elaborating entity \"edge_detector\" for hierarchy \"synchronization:synchronization_2\|edge_detector:edge_detector_inst1\"" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "edge_detector_inst1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_cleaner synchronization:synchronization_2\|pps_cleaner:pps_cleaner " "Elaborating entity \"pps_cleaner\" for hierarchy \"synchronization:synchronization_2\|pps_cleaner:pps_cleaner\"" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "pps_cleaner" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filter_jitter_condition_test pps_cleaner.vhd(96) " "Verilog HDL or VHDL warning at pps_cleaner.vhd(96): object \"filter_jitter_condition_test\" assigned a value but never read" {  } { { "../../rtl/vhdl/sync/pps_cleaner.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/pps_cleaner.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386119697284 "|mu320|synchronization:synchronization_2|pps_cleaner:pps_cleaner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_delay synchronization:synchronization_2\|pps_delay:pps_delay_1 " "Elaborating entity \"pps_delay\" for hierarchy \"synchronization:synchronization_2\|pps_delay:pps_delay_1\"" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "pps_delay_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_delay synchronization:synchronization_2\|pps_delay:pps_delay_2 " "Elaborating entity \"pps_delay\" for hierarchy \"synchronization:synchronization_2\|pps_delay:pps_delay_2\"" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "pps_delay_2" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adpll_soc synchronization:synchronization_2\|adpll_soc:adpll_soc_inst " "Elaborating entity \"adpll_soc\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\"" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "adpll_soc_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k_module synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1 " "Elaborating entity \"k_module\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "k_module_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_meter synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1\|frequency_meter:frequency_meter_inst " "Elaborating entity \"frequency_meter\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1\|frequency_meter:frequency_meter_inst\"" {  } { { "../../rtl/vhdl/sync/k_module.vhd" "frequency_meter_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_module.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k_calculator_soc synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1\|k_calculator_soc:k_calculator_soc_1 " "Elaborating entity \"k_calculator_soc\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1\|k_calculator_soc:k_calculator_soc_1\"" {  } { { "../../rtl/vhdl/sync/k_module.vhd" "k_calculator_soc_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_module.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1\|k_calculator_soc:k_calculator_soc_1\|divider:divider_1 " "Elaborating entity \"divider\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_module:k_module_1\|k_calculator_soc:k_calculator_soc_1\|divider:divider_1\"" {  } { { "../../rtl/vhdl/sync/k_calculator_soc.vhd" "divider_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/k_calculator_soc.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dco_soc synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst " "Elaborating entity \"dco_soc\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "dco_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1\"" {  } { { "../../rtl/vhdl/sync/dco_soc.vhd" "U1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1 " "Elaborated megafunction instantiation \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1\"" {  } { { "../../rtl/vhdl/sync/dco_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386119697761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1 " "Instantiated megafunction \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT = NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697774 ""}  } { { "../../rtl/vhdl/sync/dco_soc.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386119697774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lte.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lte.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lte " "Found entity 1: add_sub_lte" {  } { { "db/add_sub_lte.tdf" "" { Text "C:/work/produtos/mu320/syn/altera/db/add_sub_lte.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386119697997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386119697997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lte synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1\|add_sub_lte:auto_generated " "Elaborating entity \"add_sub_lte\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|dco_soc:dco_inst\|lpm_add_sub:U1\|add_sub_lte:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119697998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_calculator synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|edge_calculator:edge_calculator_1 " "Elaborating entity \"edge_calculator\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|edge_calculator:edge_calculator_1\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "edge_calculator_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k_controller_soc synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_controller_soc:k_controller_soc_inst " "Elaborating entity \"k_controller_soc\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|k_controller_soc:k_controller_soc_inst\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "k_controller_soc_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variable_adjust synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|variable_adjust:variable_adjust_1 " "Elaborating entity \"variable_adjust\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst\|variable_adjust:variable_adjust_1\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "variable_adjust_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adpll_soc synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2 " "Elaborating entity \"adpll_soc\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2\"" {  } { { "../../rtl/vhdl/sync/synchronization.vhd" "adpll_soc_inst2" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_calculator synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2\|edge_calculator:edge_calculator_1 " "Elaborating entity \"edge_calculator\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2\|edge_calculator:edge_calculator_1\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "edge_calculator_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k_controller_soc synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2\|k_controller_soc:k_controller_soc_inst " "Elaborating entity \"k_controller_soc\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2\|k_controller_soc:k_controller_soc_inst\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "k_controller_soc_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variable_adjust synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2\|variable_adjust:variable_adjust_1 " "Elaborating entity \"variable_adjust\" for hierarchy \"synchronization:synchronization_2\|adpll_soc:adpll_soc_inst2\|variable_adjust:variable_adjust_1\"" {  } { { "../../rtl/vhdl/sync/adpll_soc.vhd" "variable_adjust_1" { Text "C:/work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acquisition acquisition:acquisition_inst_0 " "Elaborating entity \"acquisition\" for hierarchy \"acquisition:acquisition_inst_0\"" {  } { { "../../rtl/vhdl/mu320.vhd" "acquisition_inst_0" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698277 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "digital_available acquisition.vhd(328) " "VHDL Process Statement warning at acquisition.vhd(328): inferring latch(es) for signal or variable \"digital_available\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 328 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386119698299 "|mu320|acquisition:acquisition_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "goose_available acquisition.vhd(328) " "VHDL Process Statement warning at acquisition.vhd(328): inferring latch(es) for signal or variable \"goose_available\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 328 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386119698299 "|mu320|acquisition:acquisition_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "goose_available acquisition.vhd(328) " "Inferred latch for \"goose_available\" at acquisition.vhd(328)" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386119698320 "|mu320|acquisition:acquisition_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_available acquisition.vhd(328) " "Inferred latch for \"digital_available\" at acquisition.vhd(328)" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386119698320 "|mu320|acquisition:acquisition_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7401_controller acquisition:acquisition_inst_0\|ad7401_controller:ad7401_controller_inst_0 " "Elaborating entity \"ad7401_controller\" for hierarchy \"acquisition:acquisition_inst_0\|ad7401_controller:ad7401_controller_inst_0\"" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "ad7401_controller_inst_0" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRSer acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst " "Elaborating entity \"FIRSer\" for hierarchy \"acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\"" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "fir_ser_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRSerIn acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerIn:FirSerInInst " "Elaborating entity \"FIRSerIn\" for hierarchy \"acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerIn:FirSerInInst\"" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "FirSerInInst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRSerCoefROM acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerCoefROM:FIRSerCoefROMInst " "Elaborating entity \"FIRSerCoefROM\" for hierarchy \"acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerCoefROM:FIRSerCoefROMInst\"" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "FIRSerCoefROMInst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRSerDataRAM acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerDataRAM:FIRSerDataRAMInst " "Elaborating entity \"FIRSerDataRAM\" for hierarchy \"acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerDataRAM:FIRSerDataRAMInst\"" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "FIRSerDataRAMInst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRSerMAC acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerMAC:FIRSerMACInst " "Elaborating entity \"FIRSerMAC\" for hierarchy \"acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerMAC:FIRSerMACInst\"" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "FIRSerMACInst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRSerOut acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerOut:FIRSerOutInst " "Elaborating entity \"FIRSerOut\" for hierarchy \"acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerOut:FIRSerOutInst\"" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "FIRSerOutInst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIRSerControl acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerControl:FIRSerControlInst " "Elaborating entity \"FIRSerControl\" for hierarchy \"acquisition:acquisition_inst_0\|FIRSer:fir_ser_inst\|FIRSerControl:FIRSerControlInst\"" {  } { { "../../rtl/vhdl/acquisition/FIRSer.vhd" "FIRSerControlInst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/FIRSer.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider_demux acquisition:acquisition_inst_0\|clk_divider_demux:clk_divider_demux_inst " "Elaborating entity \"clk_divider_demux\" for hierarchy \"acquisition:acquisition_inst_0\|clk_divider_demux:clk_divider_demux_inst\"" {  } { { "../../rtl/vhdl/acquisition/acquisition.vhd" "clk_divider_demux_inst" { Text "C:/work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quality quality:quality_inst_0 " "Elaborating entity \"quality\" for hierarchy \"quality:quality_inst_0\"" {  } { { "../../rtl/vhdl/mu320.vhd" "quality_inst_0" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119698716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_verify sync_verify:sync_verify_inst_0 " "Elaborating entity \"sync_verify\" for hierarchy \"sync_verify:sync_verify_inst_0\"" {  } { { "../../rtl/vhdl/mu320.vhd" "sync_verify_inst_0" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119706045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backplane_leds backplane_leds:backplane_leds_inst_0 " "Elaborating entity \"backplane_leds\" for hierarchy \"backplane_leds:backplane_leds_inst_0\"" {  } { { "../../rtl/vhdl/mu320.vhd" "backplane_leds_inst_0" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119706051 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 mu320_cpu " "Node instance \"u0\" instantiates undefined entity \"mu320_cpu\"" {  } { { "../../rtl/vhdl/mu320.vhd" "u0" { Text "C:/work/produtos/mu320/rtl/vhdl/mu320.vhd" 443 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386119706076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386119706443 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 23:15:06 2013 " "Processing ended: Tue Dec 03 23:15:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386119706443 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386119706443 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386119706443 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386119706443 ""}
