Analysis & Synthesis report for digit_detector
Sat May 25 20:42:20 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST
 11. State Machine - |digit_detector|digit_detector_control_unit:G0|present_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated
 19. Source assignments for digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated
 20. Parameter Settings for User Entity Instance: digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component
 22. Parameter Settings for Inferred Entity Instance: digit_detector_datapath:G1|lpm_mult:Mult0
 23. altsyncram Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "digit_detector_datapath:G1|ram_perceptron:G1"
 26. Port Connectivity Checks: "digit_detector_datapath:G1|ram_image:G0"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 25 20:42:20 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; digit_detector                                 ;
; Top-level Entity Name              ; digit_detector                                 ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 691                                            ;
;     Total combinational functions  ; 649                                            ;
;     Dedicated logic registers      ; 237                                            ;
; Total registers                    ; 237                                            ;
; Total pins                         ; 107                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,572,864                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; digit_detector     ; digit_detector     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; I2C_Controller.vhd               ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd                         ;         ;
; I2C_CMOS_Config.vhd              ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd                        ;         ;
; digit_detector.vhd               ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd                         ;         ;
; digit_detector_control_unit.vhd  ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd            ;         ;
; digit_detector_datapath.vhd      ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd                ;         ;
; vga_interface.vhd                ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/vga_interface.vhd                          ;         ;
; camera_interface.vhd             ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/camera_interface.vhd                       ;         ;
; ram_image.vhd                    ; yes             ; User Wizard-Generated File             ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd                              ;         ;
; lcd_interface.vhd                ; yes             ; User VHDL File                         ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/lcd_interface.vhd                          ;         ;
; ram_perceptron.vhd               ; yes             ; User Wizard-Generated File             ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/aglobal231.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_a5n3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_a5n3.tdf                     ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/decode_rsa.tdf                          ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/mux_bnb.tdf                             ;         ;
; db/altsyncram_95t3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_95t3.tdf                     ;         ;
; perceptron_weights/0_1.mif       ; yes             ; Auto-Found Memory Initialization File  ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/perceptron_weights/0_1.mif                 ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/decode_k8a.tdf                          ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/mux_qob.tdf                             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mul_lfrg.tdf                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/mul_lfrg.tdf            ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_vgh.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/add_sub_vgh.tdf                         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 691      ;
;                                             ;          ;
; Total combinational functions               ; 649      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 293      ;
;     -- 3 input functions                    ; 168      ;
;     -- <=2 input functions                  ; 188      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 478      ;
;     -- arithmetic mode                      ; 171      ;
;                                             ;          ;
; Total registers                             ; 237      ;
;     -- Dedicated logic registers            ; 237      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 107      ;
; Total memory bits                           ; 1572864  ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; clock_25 ;
; Maximum fan-out                             ; 235      ;
; Total fan-out                               ; 6887     ;
; Average fan-out                             ; 5.32     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name                 ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |digit_detector                                  ; 649 (5)             ; 237 (1)                   ; 1572864     ; 0            ; 0       ; 0         ; 107  ; 0            ; |digit_detector                                                                                                                                    ; digit_detector              ; work         ;
;    |digit_detector_control_unit:G0|              ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_control_unit:G0                                                                                                     ; digit_detector_control_unit ; work         ;
;    |digit_detector_datapath:G1|                  ; 638 (167)           ; 231 (53)                  ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1                                                                                                         ; digit_detector_datapath     ; work         ;
;       |camera_interface:G3|                      ; 153 (33)            ; 96 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3                                                                                     ; camera_interface            ; work         ;
;          |I2C_CMOS_Config:G0|                    ; 120 (62)            ; 55 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0                                                                  ; I2C_CMOS_Config             ; work         ;
;             |I2C_Controller:I2C_Controller_inst| ; 58 (58)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst                               ; I2C_Controller              ; work         ;
;       |lcd_interface:G4|                         ; 57 (57)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|lcd_interface:G4                                                                                        ; lcd_interface               ; work         ;
;       |lpm_mult:Mult0|                           ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|lpm_mult:Mult0                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core                                                                       ; multcore                    ; work         ;
;             |mul_lfrg:$00030|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030                                                       ; mul_lfrg                    ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod|        ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                           ; mul_lfrg                    ; work         ;
;       |ram_image:G0|                             ; 76 (0)              ; 12 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_image:G0                                                                                            ; ram_image                   ; work         ;
;          |altsyncram:altsyncram_component|       ; 76 (0)              ; 12 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component                                                            ; altsyncram                  ; work         ;
;             |altsyncram_a5n3:auto_generated|     ; 76 (0)              ; 12 (12)                   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated                             ; altsyncram_a5n3             ; work         ;
;                |decode_rsa:decode2|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|decode_rsa:decode2          ; decode_rsa                  ; work         ;
;                |mux_bnb:mux4|                    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|mux_bnb:mux4                ; mux_bnb                     ; work         ;
;                |mux_bnb:mux5|                    ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|mux_bnb:mux5                ; mux_bnb                     ; work         ;
;       |ram_perceptron:G1|                        ; 71 (0)              ; 6 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_perceptron:G1                                                                                       ; ram_perceptron              ; work         ;
;          |altsyncram:altsyncram_component|       ; 71 (0)              ; 6 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component                                                       ; altsyncram                  ; work         ;
;             |altsyncram_95t3:auto_generated|     ; 71 (0)              ; 6 (6)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated                        ; altsyncram_95t3             ; work         ;
;                |decode_k8a:rden_decode|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated|decode_k8a:rden_decode ; decode_k8a                  ; work         ;
;                |mux_qob:mux2|                    ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated|mux_qob:mux2           ; mux_qob                     ; work         ;
;       |vga_interface:G2|                         ; 98 (98)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G1|vga_interface:G2                                                                                        ; vga_interface               ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------+
; Name                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                           ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------+
; digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None                          ;
; digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 65536        ; 16           ; --           ; --           ; 1048576 ; ../perceptron_weights/0_1.mif ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+--------------------+
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |digit_detector|digit_detector_datapath:G1|ram_image:G0      ; ram_image.vhd      ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |digit_detector|digit_detector_datapath:G1|ram_perceptron:G1 ; ram_perceptron.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST ;
+--------------------------+--------------------------+-------------------------+-----------------------------+
; Name                     ; mSetup_ST.st20_next_data ; mSetup_ST.st10_wait_ack ; mSetup_ST.st0_send_data     ;
+--------------------------+--------------------------+-------------------------+-----------------------------+
; mSetup_ST.st0_send_data  ; 0                        ; 0                       ; 0                           ;
; mSetup_ST.st10_wait_ack  ; 0                        ; 1                       ; 1                           ;
; mSetup_ST.st20_next_data ; 1                        ; 0                       ; 1                           ;
+--------------------------+--------------------------+-------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |digit_detector|digit_detector_control_unit:G0|present_state                                                                                        ;
+------------------------------+---------------------------+-------------------------+------------------------------+--------------------------+----------------------+
; Name                         ; present_state.SHOW_RESULT ; present_state.DETECTION ; present_state.WAIT_DETECTION ; present_state.WAIT_PHOTO ; present_state.CONFIG ;
+------------------------------+---------------------------+-------------------------+------------------------------+--------------------------+----------------------+
; present_state.CONFIG         ; 0                         ; 0                       ; 0                            ; 0                        ; 0                    ;
; present_state.WAIT_PHOTO     ; 0                         ; 0                       ; 0                            ; 1                        ; 1                    ;
; present_state.WAIT_DETECTION ; 0                         ; 0                       ; 1                            ; 0                        ; 1                    ;
; present_state.DETECTION      ; 0                         ; 1                       ; 0                            ; 0                        ; 1                    ;
; present_state.SHOW_RESULT    ; 1                         ; 0                       ; 0                            ; 0                        ; 1                    ;
+------------------------------+---------------------------+-------------------------+------------------------------+--------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+
; Latch Name                                                                        ; Latch Enable Signal                                                     ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|config_done_tmp ; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|Mux14 ; yes                    ;
; Number of user-specified and inferred latches = 1                                 ;                                                                         ;                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; digit_detector_datapath:G1|lcd_interface:G4|lcd_rw                                                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|lcd_interface:G4|ch[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[16]                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[17]                                    ; Stuck at VCC due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[18]                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[19..21]                                ; Stuck at VCC due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[22]                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[23]                                    ; Stuck at VCC due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|lcd_interface:G4|lcd_data[7]                                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|lcd_message_select[1]                                                                   ; Merged with digit_detector_datapath:G1|classification                                                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[21]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[21]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[18]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[18]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[17]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[17]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[13]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[13]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[10]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[10]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[8]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[8]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[7]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[7]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[5]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[5]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[20]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[20]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[19]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[19]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[16]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[16]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[15]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[15]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[14]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[14]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[12]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[12]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[11]                                      ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[11]                                   ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[9]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[9]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[6]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[6]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[4]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[4]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[3]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[3]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[2]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[2]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[1]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[1]                                    ;
; digit_detector_datapath:G1|lcd_interface:G4|\write_char_on_lcd:time_count[0]                                       ; Merged with digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[0]                                    ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[19..21,23] ; Merged with digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[17] ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[18,22]     ; Merged with digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[16] ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[14,15]     ; Merged with digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12] ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[14,15]                                 ; Merged with digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                             ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[16]        ; Stuck at GND due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[17]        ; Stuck at VCC due to stuck port data_in                                                                                  ;
; digit_detector_datapath:G1|camera_interface:G3|cnt[16]                                                             ; Lost fanout                                                                                                             ;
; Total Number of Removed Registers = 47                                                                             ;                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                               ;
+---------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                      ;
+---------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; digit_detector_datapath:G1|lcd_interface:G4|ch[0]                               ; Stuck at GND              ; digit_detector_datapath:G1|lcd_interface:G4|lcd_data[7]                                                     ;
;                                                                                 ; due to stuck port data_in ;                                                                                                             ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[16] ; Stuck at GND              ; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[16] ;
;                                                                                 ; due to stuck port data_in ;                                                                                                             ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[17] ; Stuck at VCC              ; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[17] ;
;                                                                                 ; due to stuck port data_in ;                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 237   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 151   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK ; 3       ;
; digit_detector_datapath:G1|aux[31]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[29]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[27]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[25]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[24]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[23]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[22]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[21]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[20]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[18]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[12]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[11]                                                                        ; 2       ;
; digit_detector_datapath:G1|aux[10]                                                                        ; 2       ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1 ; 3       ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2 ; 3       ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3 ; 3       ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN  ; 5       ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO  ; 3       ;
; digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR  ; 3       ;
; Total number of inverted registers = 20                                                                   ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |digit_detector|digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:time_count[15]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G1|lcd_interface:G4|ch[7]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G1|lcd_interface:G4|\get_next_char:count[0]                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |digit_detector|digit_detector_datapath:G1|classification                                                                          ;
; 9:1                ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |digit_detector|digit_detector_datapath:G1|cnt_detection[9]                                                                        ;
; 9:1                ; 19 bits   ; 114 LEs       ; 19 LEs               ; 95 LEs                 ; Yes        ; |digit_detector|digit_detector_datapath:G1|aux[19]                                                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ;
; 9:1                ; 13 bits   ; 78 LEs        ; 13 LEs               ; 65 LEs                 ; Yes        ; |digit_detector|digit_detector_datapath:G1|aux[25]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |digit_detector|digit_detector_datapath:G1|vga_interface:G2|vga_rgb[7]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |digit_detector|digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |digit_detector|digit_detector_datapath:G1|lcd_interface:G4|Mux32                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+---------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                       ;
; WIDTH_A                            ; 8               ; Signed Integer                                                ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0          ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                       ;
; WIDTH_B                            ; 8               ; Signed Integer                                                ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                       ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                       ;
; BYTE_SIZE                          ; 8               ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_a5n3 ; Untyped                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                 ;
+------------------------------------+-------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                              ;
; WIDTH_A                            ; 16                            ; Signed Integer                                       ;
; WIDTHAD_A                          ; 16                            ; Signed Integer                                       ;
; NUMWORDS_A                         ; 65536                         ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                              ;
; WIDTH_B                            ; 1                             ; Signed Integer                                       ;
; WIDTHAD_B                          ; 1                             ; Signed Integer                                       ;
; NUMWORDS_B                         ; 0                             ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                             ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                              ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                              ;
; INIT_FILE                          ; ../perceptron_weights/0_1.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                             ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_95t3               ; Untyped                                              ;
+------------------------------------+-------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digit_detector_datapath:G1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 2            ; Untyped                    ;
; LPM_WIDTHP                                     ; 18           ; Untyped                    ;
; LPM_WIDTHR                                     ; 18           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                            ;
; Entity Instance                           ; digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                       ;
;     -- WIDTH_B                            ; 8                                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                  ;
;     -- WIDTH_A                            ; 16                                                                           ;
;     -- NUMWORDS_A                         ; 65536                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                       ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 1                                         ;
; Entity Instance                       ; digit_detector_datapath:G1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 2                                         ;
;     -- LPM_WIDTHP                     ; 18                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "digit_detector_datapath:G1|ram_perceptron:G1" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                   ;
; wren ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "digit_detector_datapath:G1|ram_image:G0" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                            ;
; wren_b ; Input ; Info     ; Stuck at GND                            ;
+--------+-------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 107                         ;
; cycloneiii_ff         ; 237                         ;
;     CLR               ; 6                           ;
;     ENA               ; 102                         ;
;     ENA CLR           ; 6                           ;
;     ENA SCLR          ; 37                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 39                          ;
;     plain             ; 41                          ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 650                         ;
;     arith             ; 171                         ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 48                          ;
;     normal            ; 479                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 293                         ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 5.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat May 25 20:42:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digit_detector -c digit_detector
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file I2C_Controller.vhd
    Info (12022): Found design unit 1: I2C_Controller-I2C_Controller_arch File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd Line: 24
    Info (12023): Found entity 1: I2C_Controller File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file I2C_CMOS_Config.vhd
    Info (12022): Found design unit 1: I2C_CMOS_Config-I2C_CMOS_Config_arch File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 18
    Info (12023): Found entity 1: I2C_CMOS_Config File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file digit_detector.vhd
    Info (12022): Found design unit 1: digit_detector-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 36
    Info (12023): Found entity 1: digit_detector File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file digit_detector_control_unit.vhd
    Info (12022): Found design unit 1: digit_detector_control_unit-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd Line: 17
    Info (12023): Found entity 1: digit_detector_control_unit File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd Line: 6
Warning (10639): VHDL warning at digit_detector_datapath.vhd(121): constant value overflow File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 121
Info (12021): Found 2 design units, including 1 entities, in source file digit_detector_datapath.vhd
    Info (12022): Found design unit 1: digit_detector_datapath-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 44
    Info (12023): Found entity 1: digit_detector_datapath File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga_interface.vhd
    Info (12022): Found design unit 1: vga_interface-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/vga_interface.vhd Line: 26
    Info (12023): Found entity 1: vga_interface File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/vga_interface.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file camera_interface.vhd
    Info (12022): Found design unit 1: camera_interface-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/camera_interface.vhd Line: 28
    Info (12023): Found entity 1: camera_interface File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/camera_interface.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram_image.vhd
    Info (12022): Found design unit 1: ram_image-SYN File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd Line: 59
    Info (12023): Found entity 1: ram_image File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lcd_interface.vhd
    Info (12022): Found design unit 1: lcd_interface-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/lcd_interface.vhd Line: 20
    Info (12023): Found entity 1: lcd_interface File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/lcd_interface.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ram_perceptron.vhd
    Info (12022): Found design unit 1: ram_perceptron-SYN File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd Line: 55
    Info (12023): Found entity 1: ram_perceptron File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd Line: 43
Info (12127): Elaborating entity "digit_detector" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[5..4]" at digit_detector.vhd(31) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 31
Warning (10873): Using initial value X (don't care) for net "LEDR[17..2]" at digit_detector.vhd(32) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
Info (12128): Elaborating entity "digit_detector_control_unit" for hierarchy "digit_detector_control_unit:G0" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 103
Warning (10492): VHDL Process Statement warning at digit_detector_control_unit.vhd(48): signal "config_done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd Line: 48
Warning (10492): VHDL Process Statement warning at digit_detector_control_unit.vhd(56): signal "take_photo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd Line: 56
Warning (10492): VHDL Process Statement warning at digit_detector_control_unit.vhd(64): signal "start_detection" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd Line: 64
Warning (10492): VHDL Process Statement warning at digit_detector_control_unit.vhd(72): signal "detection_done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_control_unit.vhd Line: 72
Info (12128): Elaborating entity "digit_detector_datapath" for hierarchy "digit_detector_datapath:G1" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 112
Info (12128): Elaborating entity "ram_image" for hierarchy "digit_detector_datapath:G1|ram_image:G0" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 174
Info (12128): Elaborating entity "altsyncram" for hierarchy "digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd Line: 68
Info (12133): Instantiated megafunction "digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component" with the following parameter: File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_image.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5n3.tdf
    Info (12023): Found entity 1: altsyncram_a5n3 File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_a5n3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_a5n3" for hierarchy "digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|decode_rsa:decode2" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_a5n3.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "digit_detector_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|mux_bnb:mux4" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_a5n3.tdf Line: 51
Info (12128): Elaborating entity "ram_perceptron" for hierarchy "digit_detector_datapath:G1|ram_perceptron:G1" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 187
Info (12128): Elaborating entity "altsyncram" for hierarchy "digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd Line: 62
Info (12133): Instantiated megafunction "digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component" with the following parameter: File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/ram_perceptron.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../perceptron_weights/0_1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_95t3.tdf
    Info (12023): Found entity 1: altsyncram_95t3 File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_95t3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_95t3" for hierarchy "digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated|decode_k8a:rden_decode" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_95t3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/mux_qob.tdf Line: 23
Info (12128): Elaborating entity "mux_qob" for hierarchy "digit_detector_datapath:G1|ram_perceptron:G1|altsyncram:altsyncram_component|altsyncram_95t3:auto_generated|mux_qob:mux2" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/altsyncram_95t3.tdf Line: 47
Info (12128): Elaborating entity "vga_interface" for hierarchy "digit_detector_datapath:G1|vga_interface:G2" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 194
Info (12128): Elaborating entity "camera_interface" for hierarchy "digit_detector_datapath:G1|camera_interface:G3" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 210
Info (12128): Elaborating entity "I2C_CMOS_Config" for hierarchy "digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/camera_interface.vhd Line: 50
Warning (10492): VHDL Process Statement warning at I2C_CMOS_Config.vhd(75): signal "config_done_tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 75
Warning (10492): VHDL Process Statement warning at I2C_CMOS_Config.vhd(81): signal "exposition_padded" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 81
Warning (10492): VHDL Process Statement warning at I2C_CMOS_Config.vhd(82): signal "exposition_padded" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 82
Warning (10631): VHDL Process Statement warning at I2C_CMOS_Config.vhd(73): inferring latch(es) for signal or variable "config_done_tmp", which holds its previous value in one or more paths through the process File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 73
Info (10041): Inferred latch for "config_done_tmp" at I2C_CMOS_Config.vhd(73) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 73
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 139
Info (12128): Elaborating entity "lcd_interface" for hierarchy "digit_detector_datapath:G1|lcd_interface:G4" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 227
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "digit_detector_datapath:G1|Mult0" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 162
Info (12130): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 162
Info (12133): Instantiated megafunction "digit_detector_datapath:G1|lpm_mult:Mult0" with the following parameter: File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector_datapath.vhd Line: 162
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 299
Info (12131): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 397
Info (12131): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vgh.tdf
    Info (12023): Found entity 1: add_sub_vgh File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/db/add_sub_vgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030", which is child of megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 959
Info (12131): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032", which is child of megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 971
Info (12131): Elaborated megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "digit_detector_datapath:G1|lpm_mult:Mult0" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "VGA_HS" and its non-tri-state driver. File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 17
    Warning (13035): Inserted always-enabled tri-state buffer between "VGA_VS" and its non-tri-state driver. File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 18
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "VGA_HS" is moved to its source File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 17
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "VGA_VS" is moved to its source File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 18
Warning (13012): Latch digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|config_done_tmp has unsafe behavior File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digit_detector_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0] File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_CMOS_Config.vhd Line: 161
Info (13000): Registers with preset signals will power-up high File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/I2C_Controller.vhd Line: 28
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "VGA_HS~synth" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 17
    Warning (13010): Node "VGA_VS~synth" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 23
    Warning (13410): Pin "LCD_DATA[7]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 25
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 27
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 29
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 30
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 31
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 31
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 31
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 8
    Warning (15610): No output dependent on input pin "CMOS_DATA[0]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 16
    Warning (15610): No output dependent on input pin "CMOS_DATA[1]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/src/digit_detector.vhd Line: 16
Info (21057): Implemented 992 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 693 logic cells
    Info (21064): Implemented 192 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 500 megabytes
    Info: Processing ended: Sat May 25 20:42:20 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:30


