C:/Users/klein/Documents/projects/RISC-V-CPU/src/tb/hw/registerfile_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/tb/hw/registerfile_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registerfile_tb

Top level modules:
	registerfile_tb

} {} {}}
