Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 04:56:53 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_91_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 Delay1No28_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.010ns (27.379%)  route 2.679ns (72.621%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 6.620 - 4.000 ) 
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.212ns (routing 1.147ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.043ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=61269, routed)       2.212     3.163    Delay1No28_instance/clk_IBUF_BUFG
    SLICE_X147Y368       FDCE                                         r  Delay1No28_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y368       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.242 r  Delay1No28_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.709     3.951    Delay1No28_instance/Q[0]
    SLICE_X152Y411       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.076 r  Delay1No28_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.013     4.089    Sum10_7_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X152Y411       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.281 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.307    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X152Y412       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.322 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.348    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X152Y413       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.400 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.330     4.730    Delay1No29_instance/CO[0]
    SLICE_X151Y415       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.799 r  Delay1No29_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.230     5.029    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X153Y417       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.152 r  Delay1No28_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.193     5.345    Delay1No28_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X150Y416       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     5.433 r  Delay1No28_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.373     5.806    Delay1No29_instance/shiftVal__5[0]
    SLICE_X153Y409       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.895 r  Delay1No29_instance/shiftedFracY_d1[35]_i_2/O
                         net (fo=4, routed)           0.353     6.248    Delay1No29_instance/Sum10_7_impl_instance/level2[12]
    SLICE_X155Y412       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     6.337 r  Delay1No29_instance/shiftedFracY_d1[35]_i_1/O
                         net (fo=2, routed)           0.377     6.714    Delay1No28_instance/Y_reg[26]_0[12]
    SLICE_X151Y411       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.803 r  Delay1No28_instance/shiftedFracY_d1[19]_i_1/O
                         net (fo=1, routed)           0.049     6.852    Sum10_7_impl_instance/FPAddSubOp_instance/D[8]
    SLICE_X151Y411       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=61269, routed)       1.960     6.620    Sum10_7_impl_instance/FPAddSubOp_instance/clk
    SLICE_X151Y411       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.448     7.068    
                         clock uncertainty           -0.035     7.033    
    SLICE_X151Y411       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.058    Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.206    




