
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1765.938 ; gain = 0.000 ; free physical = 879 ; free virtual = 4861
INFO: [Netlist 29-17] Analyzing 824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.250 ; gain = 0.000 ; free physical = 781 ; free virtual = 4763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1931.188 ; gain = 414.488 ; free physical = 780 ; free virtual = 4763
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2027.906 ; gain = 96.719 ; free physical = 770 ; free virtual = 4761

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.766 ; gain = 428.859 ; free physical = 405 ; free virtual = 4388

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4239
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4239
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4239
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4238
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4238
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4238
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4238
Ending Logic Optimization Task | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 255 ; free virtual = 4238

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 254 ; free virtual = 4238

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 254 ; free virtual = 4238

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 254 ; free virtual = 4238
Ending Netlist Obfuscation Task | Checksum: 1d9c1a6e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 254 ; free virtual = 4238
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2611.703 ; gain = 680.516 ; free physical = 254 ; free virtual = 4238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 254 ; free virtual = 4238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2643.719 ; gain = 0.000 ; free physical = 242 ; free virtual = 4234
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 268 ; free virtual = 4231
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1be03d384

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 268 ; free virtual = 4231
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 268 ; free virtual = 4231

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14958a448

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 246 ; free virtual = 4212

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dd506d57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 242 ; free virtual = 4210

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dd506d57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 242 ; free virtual = 4210
Phase 1 Placer Initialization | Checksum: 1dd506d57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 242 ; free virtual = 4210

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 245481a8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 235 ; free virtual = 4203

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 116 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 57 nets or cells. Created 0 new cell, deleted 57 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 203 ; free virtual = 4177

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             57  |                    57  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             57  |                    57  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19fd3e4d9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 203 ; free virtual = 4176
Phase 2.2 Global Placement Core | Checksum: 266aa3120

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 202 ; free virtual = 4176
Phase 2 Global Placement | Checksum: 266aa3120

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 205 ; free virtual = 4178

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1daec77c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 204 ; free virtual = 4178

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2397a7d77

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 184 ; free virtual = 4158

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b7782447

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 184 ; free virtual = 4158

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b7782447

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 184 ; free virtual = 4158

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24a129b88

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 183 ; free virtual = 4159

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15400032b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 172 ; free virtual = 4147

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13973563d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 172 ; free virtual = 4147

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13973563d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 172 ; free virtual = 4147

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21e1b7ab2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 192 ; free virtual = 4167
Phase 3 Detail Placement | Checksum: 21e1b7ab2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 192 ; free virtual = 4167

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19dcc2639

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rstn_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19dcc2639

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 190 ; free virtual = 4165
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.174. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b12974d8

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 181 ; free virtual = 4128
Phase 4.1 Post Commit Optimization | Checksum: b12974d8

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 181 ; free virtual = 4128

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b12974d8

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 181 ; free virtual = 4128

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b12974d8

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 182 ; free virtual = 4129

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 182 ; free virtual = 4129
Phase 4.4 Final Placement Cleanup | Checksum: e4e04e05

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 182 ; free virtual = 4129
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e4e04e05

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 182 ; free virtual = 4129
Ending Placer Task | Checksum: cc75d78f

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 182 ; free virtual = 4129
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:25 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 189 ; free virtual = 4136
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 189 ; free virtual = 4136
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 171 ; free virtual = 4136
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 169 ; free virtual = 4126
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 178 ; free virtual = 4135
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 149 ; free virtual = 4105

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.174 | TNS=-11.105 |
Phase 1 Physical Synthesis Initialization | Checksum: 168a57351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 153 ; free virtual = 4103
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.174 | TNS=-11.105 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 168a57351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 152 ; free virtual = 4102

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.174 | TNS=-11.105 |
INFO: [Physopt 32-663] Processed net register_reg[16][23][3].  Re-placed instance register_reg[16][23][3]
INFO: [Physopt 32-735] Processed net register_reg[16][23][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-10.930 |
INFO: [Physopt 32-662] Processed net register_reg[16][16][7].  Did not re-place instance register_reg[16][16][7]
INFO: [Physopt 32-702] Processed net register_reg[16][16][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net register_reg[2][15][7].  Re-placed instance register_reg[2][15][7]
INFO: [Physopt 32-735] Processed net register_reg[2][15][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.155 | TNS=-10.248 |
INFO: [Physopt 32-662] Processed net register_reg[2][15][7].  Did not re-place instance register_reg[2][15][7]
INFO: [Physopt 32-702] Processed net register_reg[2][15][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][7]_i_4_n_0.  Did not re-place instance register[0][0][7]_i_4
INFO: [Physopt 32-710] Processed net register[0][16][7]_i_2_n_0. Critical path length was reduced through logic transformation on cell register[0][16][7]_i_2_comp.
INFO: [Physopt 32-735] Processed net register[0][0][7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.128 | TNS=-8.816 |
INFO: [Physopt 32-663] Processed net register_reg[12][18][3].  Re-placed instance register_reg[12][18][3]
INFO: [Physopt 32-735] Processed net register_reg[12][18][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.126 | TNS=-8.688 |
INFO: [Physopt 32-663] Processed net register_reg[8][16][3].  Re-placed instance register_reg[8][16][3]
INFO: [Physopt 32-735] Processed net register_reg[8][16][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-8.562 |
INFO: [Physopt 32-663] Processed net register_reg[7][24][2].  Re-placed instance register_reg[7][24][2]
INFO: [Physopt 32-735] Processed net register_reg[7][24][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-8.439 |
INFO: [Physopt 32-662] Processed net register_reg[8][18][3].  Did not re-place instance register_reg[8][18][3]
INFO: [Physopt 32-702] Processed net register_reg[8][18][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register_reg[11][14][3].  Did not re-place instance register_reg[11][14][3]
INFO: [Physopt 32-702] Processed net register_reg[11][14][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][3]_i_2_n_0.  Did not re-place instance register[0][0][3]_i_2
INFO: [Physopt 32-572] Net register[0][0][3]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net register[0][0][3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][3]_i_3_n_0.  Did not re-place instance register[0][0][3]_i_3
INFO: [Physopt 32-735] Processed net register[0][0][3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-5.307 |
INFO: [Physopt 32-663] Processed net register_reg[7][23][1].  Re-placed instance register_reg[7][23][1]
INFO: [Physopt 32-735] Processed net register_reg[7][23][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-5.201 |
INFO: [Physopt 32-663] Processed net register_reg[5][27][5].  Re-placed instance register_reg[5][27][5]
INFO: [Physopt 32-735] Processed net register_reg[5][27][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-5.161 |
INFO: [Physopt 32-663] Processed net register_reg[18][20][4].  Re-placed instance register_reg[18][20][4]
INFO: [Physopt 32-735] Processed net register_reg[18][20][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-5.063 |
INFO: [Physopt 32-663] Processed net register_reg[1][27][5].  Re-placed instance register_reg[1][27][5]
INFO: [Physopt 32-735] Processed net register_reg[1][27][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-4.967 |
INFO: [Physopt 32-663] Processed net register_reg[22][23][1].  Re-placed instance register_reg[22][23][1]
INFO: [Physopt 32-735] Processed net register_reg[22][23][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-4.871 |
INFO: [Physopt 32-663] Processed net register_reg[6][22][7].  Re-placed instance register_reg[6][22][7]
INFO: [Physopt 32-735] Processed net register_reg[6][22][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-4.825 |
INFO: [Physopt 32-663] Processed net register_reg[21][24][5].  Re-placed instance register_reg[21][24][5]
INFO: [Physopt 32-735] Processed net register_reg[21][24][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.092 | TNS=-4.731 |
INFO: [Physopt 32-663] Processed net register_reg[8][22][7].  Re-placed instance register_reg[8][22][7]
INFO: [Physopt 32-735] Processed net register_reg[8][22][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-4.639 |
INFO: [Physopt 32-663] Processed net register_reg[11][23][1].  Re-placed instance register_reg[11][23][1]
INFO: [Physopt 32-735] Processed net register_reg[11][23][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-4.549 |
INFO: [Physopt 32-663] Processed net register_reg[4][22][1].  Re-placed instance register_reg[4][22][1]
INFO: [Physopt 32-735] Processed net register_reg[4][22][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-4.458 |
INFO: [Physopt 32-662] Processed net register_reg[9][6][0].  Did not re-place instance register_reg[9][6][0]
INFO: [Physopt 32-702] Processed net register_reg[9][6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net register_reg[7][22][0].  Re-placed instance register_reg[7][22][0]
INFO: [Physopt 32-735] Processed net register_reg[7][22][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.087 | TNS=-4.308 |
INFO: [Physopt 32-663] Processed net register_reg[21][23][1].  Re-placed instance register_reg[21][23][1]
INFO: [Physopt 32-735] Processed net register_reg[21][23][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.082 | TNS=-4.220 |
INFO: [Physopt 32-662] Processed net register_reg[0][26][5].  Did not re-place instance register_reg[0][26][5]
INFO: [Physopt 32-702] Processed net register_reg[0][26][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net register_reg[3][12][5].  Re-placed instance register_reg[3][12][5]
INFO: [Physopt 32-735] Processed net register_reg[3][12][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-4.041 |
INFO: [Physopt 32-662] Processed net register_reg[15][22][7].  Did not re-place instance register_reg[15][22][7]
INFO: [Physopt 32-702] Processed net register_reg[15][22][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register_reg[2][15][7].  Did not re-place instance register_reg[2][15][7]
INFO: [Physopt 32-702] Processed net register_reg[2][15][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][7]_i_4_n_0.  Did not re-place instance register[0][0][7]_i_4
INFO: [Physopt 32-702] Processed net register[0][0][7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][7]_i_6_n_0.  Did not re-place instance register[0][0][7]_i_6
INFO: [Physopt 32-702] Processed net register[0][0][7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[7]_inst_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[7]_inst_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[7]_inst_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[7]_inst_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net rdata_OBUF[7]_inst_i_283_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-4.062 |
INFO: [Physopt 32-663] Processed net register_reg[22][21][7].  Re-placed instance register_reg[22][21][7]
INFO: [Physopt 32-735] Processed net register_reg[22][21][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-3.980 |
INFO: [Physopt 32-663] Processed net register_reg[4][27][1].  Re-placed instance register_reg[4][27][1]
INFO: [Physopt 32-735] Processed net register_reg[4][27][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.079 | TNS=-3.899 |
INFO: [Physopt 32-663] Processed net register_reg[21][21][7].  Re-placed instance register_reg[21][21][7]
INFO: [Physopt 32-735] Processed net register_reg[21][21][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.077 | TNS=-3.820 |
INFO: [Physopt 32-663] Processed net register_reg[3][23][2].  Re-placed instance register_reg[3][23][2]
INFO: [Physopt 32-735] Processed net register_reg[3][23][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-3.742 |
INFO: [Physopt 32-663] Processed net register_reg[3][6][4].  Re-placed instance register_reg[3][6][4]
INFO: [Physopt 32-735] Processed net register_reg[3][6][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-3.666 |
INFO: [Physopt 32-663] Processed net register_reg[22][23][3].  Re-placed instance register_reg[22][23][3]
INFO: [Physopt 32-735] Processed net register_reg[22][23][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-3.651 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-3.651 |
Phase 3 Critical Path Optimization | Checksum: 168a57351

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 149 ; free virtual = 4084

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-3.651 |
INFO: [Physopt 32-662] Processed net register_reg[0][22][1].  Did not re-place instance register_reg[0][22][1]
INFO: [Physopt 32-702] Processed net register_reg[0][22][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register_reg[3][15][1].  Did not re-place instance register_reg[3][15][1]
INFO: [Physopt 32-702] Processed net register_reg[3][15][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][1]_i_2_n_0.  Did not re-place instance register[0][0][1]_i_2
INFO: [Physopt 32-710] Processed net register[0][20][1]_i_1_n_0. Critical path length was reduced through logic transformation on cell register[0][20][1]_i_1_comp.
INFO: [Physopt 32-735] Processed net register[0][0][1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-3.049 |
INFO: [Physopt 32-662] Processed net register_reg[0][26][5].  Did not re-place instance register_reg[0][26][5]
INFO: [Physopt 32-702] Processed net register_reg[0][26][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net register_reg[11][7][5].  Re-placed instance register_reg[11][7][5]
INFO: [Physopt 32-735] Processed net register_reg[11][7][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.070 | TNS=-2.568 |
INFO: [Physopt 32-663] Processed net register_reg[8][19][1].  Re-placed instance register_reg[8][19][1]
INFO: [Physopt 32-735] Processed net register_reg[8][19][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.064 | TNS=-2.498 |
INFO: [Physopt 32-663] Processed net register_reg[16][27][7].  Re-placed instance register_reg[16][27][7]
INFO: [Physopt 32-735] Processed net register_reg[16][27][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-2.478 |
INFO: [Physopt 32-663] Processed net register_reg[14][16][4].  Re-placed instance register_reg[14][16][4]
INFO: [Physopt 32-735] Processed net register_reg[14][16][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.062 | TNS=-2.415 |
INFO: [Physopt 32-663] Processed net register_reg[13][24][7].  Re-placed instance register_reg[13][24][7]
INFO: [Physopt 32-735] Processed net register_reg[13][24][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.061 | TNS=-2.352 |
INFO: [Physopt 32-663] Processed net register_reg[10][3][7].  Re-placed instance register_reg[10][3][7]
INFO: [Physopt 32-735] Processed net register_reg[10][3][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-2.291 |
INFO: [Physopt 32-662] Processed net register_reg[22][23][3].  Did not re-place instance register_reg[22][23][3]
INFO: [Physopt 32-702] Processed net register_reg[22][23][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net register_reg[11][6][3].  Re-placed instance register_reg[11][6][3]
INFO: [Physopt 32-735] Processed net register_reg[11][6][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-2.277 |
INFO: [Physopt 32-663] Processed net register_reg[17][22][2].  Re-placed instance register_reg[17][22][2]
INFO: [Physopt 32-735] Processed net register_reg[17][22][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.059 | TNS=-2.217 |
INFO: [Physopt 32-663] Processed net register_reg[14][23][7].  Re-placed instance register_reg[14][23][7]
INFO: [Physopt 32-735] Processed net register_reg[14][23][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.058 | TNS=-2.158 |
INFO: [Physopt 32-663] Processed net register_reg[27][23][7].  Re-placed instance register_reg[27][23][7]
INFO: [Physopt 32-735] Processed net register_reg[27][23][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.057 | TNS=-2.099 |
INFO: [Physopt 32-663] Processed net register_reg[2][16][4].  Re-placed instance register_reg[2][16][4]
INFO: [Physopt 32-735] Processed net register_reg[2][16][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-2.042 |
INFO: [Physopt 32-663] Processed net register_reg[12][26][7].  Re-placed instance register_reg[12][26][7]
INFO: [Physopt 32-735] Processed net register_reg[12][26][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-1.986 |
INFO: [Physopt 32-662] Processed net register_reg[22][23][3].  Did not re-place instance register_reg[22][23][3]
INFO: [Physopt 32-702] Processed net register_reg[22][23][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register_reg[3][10][3].  Did not re-place instance register_reg[3][10][3]
INFO: [Physopt 32-702] Processed net register_reg[3][10][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][3]_i_2_n_0.  Did not re-place instance register[0][0][3]_i_2
INFO: [Physopt 32-702] Processed net register[0][0][3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net register[0][0][3]_i_3_n_0.  Did not re-place instance register[0][0][3]_i_3
INFO: [Physopt 32-702] Processed net register[0][0][3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[3]_inst_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[3]_inst_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[3]_inst_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rdata_OBUF[3]_inst_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net rdata_OBUF[3]_inst_i_291_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-1.955 |
INFO: [Physopt 32-663] Processed net register_reg[9][26][2].  Re-placed instance register_reg[9][26][2]
INFO: [Physopt 32-735] Processed net register_reg[9][26][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.055 | TNS=-1.899 |
INFO: [Physopt 32-663] Processed net register_reg[14][24][7].  Re-placed instance register_reg[14][24][7]
INFO: [Physopt 32-735] Processed net register_reg[14][24][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-1.844 |
INFO: [Physopt 32-663] Processed net register_reg[2][27][2].  Re-placed instance register_reg[2][27][2]
INFO: [Physopt 32-735] Processed net register_reg[2][27][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.822 |
INFO: [Physopt 32-663] Processed net register_reg[16][22][2].  Re-placed instance register_reg[16][22][2]
INFO: [Physopt 32-735] Processed net register_reg[16][22][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.048 | TNS=-1.770 |
INFO: [Physopt 32-663] Processed net register_reg[6][27][2].  Re-placed instance register_reg[6][27][2]
INFO: [Physopt 32-735] Processed net register_reg[6][27][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.722 |
INFO: [Physopt 32-663] Processed net register_reg[25][23][2].  Re-placed instance register_reg[25][23][2]
INFO: [Physopt 32-735] Processed net register_reg[25][23][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-1.675 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-1.675 |
Phase 4 Critical Path Optimization | Checksum: 168a57351

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 149 ; free virtual = 4084
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 150 ; free virtual = 4084
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.044 | TNS=-1.675 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.130  |          9.430  |            0  |              0  |                    47  |           0  |           2  |  00:00:04  |
|  Total          |          0.130  |          9.430  |            0  |              0  |                    47  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 149 ; free virtual = 4084
Ending Physical Synthesis Task | Checksum: 168a57351

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 150 ; free virtual = 4085
INFO: [Common 17-83] Releasing license: Implementation
268 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 153 ; free virtual = 4088
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 153 ; free virtual = 4088
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2738.699 ; gain = 0.000 ; free physical = 135 ; free virtual = 4087
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 743a6bb7 ConstDB: 0 ShapeSum: 5f57d855 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11f33b828

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2850.602 ; gain = 0.000 ; free physical = 160 ; free virtual = 4037
Post Restoration Checksum: NetGraph: f4ac9aa5 NumContArr: 2a871d83 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11f33b828

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2850.602 ; gain = 0.000 ; free physical = 162 ; free virtual = 4039

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11f33b828

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2850.602 ; gain = 0.000 ; free physical = 130 ; free virtual = 4007

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11f33b828

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2850.602 ; gain = 0.000 ; free physical = 130 ; free virtual = 4007
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fa4af017

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2850.602 ; gain = 0.000 ; free physical = 133 ; free virtual = 3997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.027  | TNS=0.000  | WHS=0.773  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14b252483

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2850.602 ; gain = 0.000 ; free physical = 131 ; free virtual = 3995

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8253
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8253
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 297a37516

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 163 ; free virtual = 3977

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2524
 Number of Nodes with overlaps = 697
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.539 | TNS=-154.742| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: edfbe974

Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 169 ; free virtual = 3979

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 512
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.594 | TNS=-115.285| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a42397b8

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 167 ; free virtual = 3977
Phase 4 Rip-up And Reroute | Checksum: a42397b8

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 167 ; free virtual = 3977

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11eb3fd57

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 167 ; free virtual = 3977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.539 | TNS=-139.570| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18aa4267f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 162 ; free virtual = 3973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18aa4267f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 162 ; free virtual = 3973
Phase 5 Delay and Skew Optimization | Checksum: 18aa4267f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 162 ; free virtual = 3973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13817f391

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 163 ; free virtual = 3973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.539 | TNS=-139.957| WHS=1.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13817f391

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 163 ; free virtual = 3973
Phase 6 Post Hold Fix | Checksum: 13817f391

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 163 ; free virtual = 3973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.75788 %
  Global Horizontal Routing Utilization  = 8.54825 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cb929c37

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 163 ; free virtual = 3973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cb929c37

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 162 ; free virtual = 3971

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20c40839d

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 161 ; free virtual = 3972

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.539 | TNS=-139.957| WHS=1.049  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20c40839d

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 163 ; free virtual = 3973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2870.117 ; gain = 19.516 ; free physical = 199 ; free virtual = 4010

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
286 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2870.117 ; gain = 131.418 ; free physical = 199 ; free virtual = 4010
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.117 ; gain = 0.000 ; free physical = 199 ; free virtual = 4010
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2870.117 ; gain = 0.000 ; free physical = 178 ; free virtual = 4008
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
298 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_2/project_2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr  1 23:47:46 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
318 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.492 ; gain = 146.441 ; free physical = 451 ; free virtual = 3947
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 23:47:46 2021...
