// Seed: 3549582552
module module_0;
  always @(posedge 1 or posedge -1) begin : LABEL_0
    if (-1'd0) disable id_1;
  end
  assign module_1.id_4 = 0;
  always @(posedge -1 or posedge 1) begin : LABEL_1
    $unsigned(97);
    ;
  end
  wire id_2;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd76,
    parameter id_3 = 32'd69,
    parameter id_4 = 32'd18
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  logic _id_3;
  supply1 [id_2  *  1  +  id_3 : -1] _id_4 = -1;
  module_0 modCall_1 ();
  logic id_5;
  logic [id_3  ==  (  -1  ) : id_4] id_6 = "" ^ -1;
endmodule
