Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3f6c4e74026145398ab77f0200c15c6a --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arithmetic_behav xil_defaultlib.tb_arithmetic xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdd
Compiling module xil_defaultlib.Add8
Compiling module xil_defaultlib.arithmetic_top
Compiling module xil_defaultlib.tb_arithmetic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_behav
