TRACE::2025-01-14.17:55:31::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:31::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:31::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:31::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:31::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.17:55:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-01-14.17:55:32::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper"
		}]
}
TRACE::2025-01-14.17:55:32::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-01-14.17:55:32::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.17:55:32::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.17:55:32::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:32::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-01-14.17:55:32::SCWPlatform::Generating the sources  .
TRACE::2025-01-14.17:55:32::SCWBDomain::Generating boot domain sources.
TRACE::2025-01-14.17:55:32::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:32::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-14.17:55:32::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:32::SCWMssOS::mss does not exists at D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:32::SCWMssOS::Creating sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:32::SCWMssOS::Adding the swdes entry, created swdb D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:32::SCWMssOS::updating the scw layer changes to swdes at   D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:32::SCWMssOS::Writing mss at D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:32::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-01-14.17:55:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-01-14.17:55:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-01-14.17:55:32::SCWBDomain::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-01-14.17:55:37::SCWPlatform::Generating sources Done.
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-14.17:55:37::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.17:55:37::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.17:55:37::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:37::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-14.17:55:37::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:37::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.17:55:37::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.17:55:37::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:37::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::mss does not exists at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Creating sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Adding the swdes entry, created swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::updating the scw layer changes to swdes at   D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Writing mss at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:37::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.17:55:37::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-01-14.17:55:37::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-01-14.17:55:37::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.17:55:37::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.17:55:38::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"d0d31f8996684b9ce6ef76b71e92fdde",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-14.17:55:38::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.17:55:38::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.17:55:38::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.17:55:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-14.17:55:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-14.17:55:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.17:55:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-01-14.17:55:38::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.17:55:38::SCWSystem::Not a boot domain 
LOG::2025-01-14.17:55:38::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.17:55:38::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.17:55:38::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.17:55:38::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.17:55:38::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.17:55:38::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.17:55:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-14.17:55:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-14.17:55:38::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2025-01-14.17:55:38::SCWMssOS::skipping the bsp build ... 
TRACE::2025-01-14.17:55:38::SCWMssOS::Copying to export directory.
TRACE::2025-01-14.17:55:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.17:55:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-01-14.17:55:38::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-01-14.17:55:38::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.17:55:38::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.17:55:38::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.17:55:38::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.17:55:38::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.17:55:38::SCWSystem::dir created 
TRACE::2025-01-14.17:55:38::SCWSystem::Writing the bif 
TRACE::2025-01-14.17:55:38::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.17:55:38::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.17:55:38::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"d0d31f8996684b9ce6ef76b71e92fdde",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.17:55:38::SCWPlatform::updated the xpfm file.
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"d0d31f8996684b9ce6ef76b71e92fdde",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"d0d31f8996684b9ce6ef76b71e92fdde",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-14.17:55:38::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.17:55:38::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.17:55:38::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.17:55:38::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.17:55:38::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.17:55:38::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.17:55:38::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.17:55:38::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.17:55:38::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.17:55:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-14.17:55:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-14.17:55:38::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2025-01-14.17:55:38::SCWMssOS::skipping the bsp build ... 
TRACE::2025-01-14.17:55:38::SCWMssOS::Copying to export directory.
TRACE::2025-01-14.17:55:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.17:55:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-01-14.17:55:38::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-01-14.17:55:38::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.17:55:38::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.17:55:38::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.17:55:38::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.17:55:38::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.17:55:38::SCWSystem::dir created 
TRACE::2025-01-14.17:55:38::SCWSystem::Writing the bif 
TRACE::2025-01-14.17:55:38::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.17:55:38::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.17:55:38::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:55:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:55:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:55:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:55:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:55:38::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:55:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:55:38::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"d0d31f8996684b9ce6ef76b71e92fdde",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.17:55:38::SCWPlatform::updated the xpfm file.
LOG::2025-01-14.17:56:09::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.17:56:09::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.17:56:09::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.17:56:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-14.17:56:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-14.17:56:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.17:56:09::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-01-14.17:56:09::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:09::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:09::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:09::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:09::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:09::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:09::SCWBDomain::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-01-14.17:56:09::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-14.17:56:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.17:56:09::SCWBDomain::System Command Ran  D:&  cd  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-01-14.17:56:09::SCWBDomain::make: Entering directory 'D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-01-14.17:56:09::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-01-14.17:56:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.17:56:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.17:56:09::SCWBDomain::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.17:56:09::SCWBDomain::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.17:56:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:09::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:09::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.17:56:10::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.17:56:10::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.17:56:10::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.17:56:10::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:10::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:10::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:10::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:10::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.17:56:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.17:56:10::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:10::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.17:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.17:56:10::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.17:56:10::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.17:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:11::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.17:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2025-01-14.17:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2025-01-14.17:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.17:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2025-01-14.17:56:11::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2025-01-14.17:56:11::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:11::SCWBDomain::'Compiling PWM_w_Int'

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:12::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-01-14.17:56:12::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.17:56:12::SCWBDomain::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.17:56:12::SCWBDomain::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.17:56:12::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.17:56:12::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.17:56:12::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.17:56:12::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.17:56:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.17:56:12::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.17:56:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.17:56:12::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.17:56:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.17:56:12::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-14.17:56:12::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-14.17:56:12::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.17:56:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.17:56:12::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.17:56:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.17:56:12::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:12::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.17:56:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.17:56:12::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:12::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.17:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:12::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.17:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.17:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.17:56:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.17:56:13::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.17:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2025-01-14.17:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:14::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-01-14.17:56:14::SCWBDomain::make --no-print-directory archive

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-01-14.17:56:14::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-01-14.17:56:14::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.17:56:14::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2025-01-14.17:56:14::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2025-01-14.17:56:14::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2025-01-14.17:56:14::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2025-01-14.17:56:14::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2025-01-14.17:56:14::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-01-14.17:56:14::SCWBDomain::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2025-01-14.17:56:14::SCWBDomain::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2025-01-14.17:56:14::SCWBDomain::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2025-01-14.17:56:14::SCWBDomain::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2025-01-14.17:56:14::SCWBDomain::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2025-01-14.17:56:14::SCWBDomain::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2025-01-14.17:56:14::SCWBDomain::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2025-01-14.17:56:14::SCWBDomain::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2025-01-14.17:56:14::SCWBDomain::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2025-01-14.17:56:14::SCWBDomain::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o
TRACE::2025-01-14.17:56:14::SCWBDomain:: ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_se
TRACE::2025-01-14.17:56:14::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.17:56:14::SCWBDomain::xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_corte
TRACE::2025-01-14.17:56:14::SCWBDomain::xa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_c
TRACE::2025-01-14.17:56:14::SCWBDomain::ortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.
TRACE::2025-01-14.17:56:14::SCWBDomain::o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2025-01-14.17:56:14::SCWBDomain::'Finished building libraries'

TRACE::2025-01-14.17:56:14::SCWBDomain::make: Leaving directory 'D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-01-14.17:56:14::SCWBDomain::exa9_0/include -I.

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-01-14.17:56:14::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-01-14.17:56:14::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-01-14.17:56:14::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-01-14.17:56:14::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-01-14.17:56:14::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-01-14.17:56:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-01-14.17:56:14::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-01-14.17:56:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-01-14.17:56:15::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-01-14.17:56:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-01-14.17:56:15::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-01-14.17:56:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-01-14.17:56:15::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-01-14.17:56:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-01-14.17:56:15::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-01-14.17:56:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-01-14.17:56:15::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-01-14.17:56:15::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2025-01-14.17:56:15::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2025-01-14.17:56:15::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2025-01-14.17:56:15::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2025-01-14.17:56:15::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-01-14.17:56:15::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.17:56:15::SCWSystem::Not a boot domain 
LOG::2025-01-14.17:56:15::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.17:56:15::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.17:56:15::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.17:56:15::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.17:56:15::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.17:56:15::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.17:56:15::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:15::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:15::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:15::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:15::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:15::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:15::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.17:56:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-14.17:56:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-14.17:56:15::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2025-01-14.17:56:15::SCWMssOS::doing bsp build ... 
TRACE::2025-01-14.17:56:15::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-01-14.17:56:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-14.17:56:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.17:56:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.17:56:15::SCWMssOS::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.17:56:15::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.17:56:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.17:56:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.17:56:15::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.17:56:15::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.17:56:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.17:56:15::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.17:56:15::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.17:56:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.17:56:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.17:56:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.17:56:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.17:56:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.17:56:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.17:56:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.17:56:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.17:56:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.17:56:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.17:56:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2025-01-14.17:56:17::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2025-01-14.17:56:17::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::'Compiling PWM_w_Int'

TRACE::2025-01-14.17:56:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-01-14.17:56:17::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.17:56:17::SCWMssOS::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.17:56:17::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.17:56:17::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.17:56:17::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.17:56:17::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.17:56:17::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.17:56:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.17:56:17::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.17:56:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.17:56:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.17:56:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.17:56:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.17:56:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.17:56:17::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-14.17:56:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-14.17:56:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.17:56:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.17:56:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.17:56:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.17:56:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.17:56:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:18::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.17:56:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.17:56:18::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:18::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.17:56:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.17:56:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:18::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.17:56:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.17:56:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.17:56:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.17:56:18::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.17:56:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.17:56:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.17:56:18::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.17:56:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-01-14.17:56:19::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-14.17:56:19::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-01-14.17:56:19::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-01-14.17:56:19::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.17:56:19::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2025-01-14.17:56:19::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2025-01-14.17:56:19::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2025-01-14.17:56:19::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2025-01-14.17:56:19::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2025-01-14.17:56:19::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-01-14.17:56:19::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2025-01-14.17:56:19::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2025-01-14.17:56:19::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2025-01-14.17:56:19::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2025-01-14.17:56:19::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps
TRACE::2025-01-14.17:56:19::SCWMssOS::7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2025-01-14.17:56:19::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib
TRACE::2025-01-14.17:56:19::SCWMssOS::/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cort
TRACE::2025-01-14.17:56:19::SCWMssOS::exa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o 
TRACE::2025-01-14.17:56:19::SCWMssOS::ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o
TRACE::2025-01-14.17:56:19::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_se
TRACE::2025-01-14.17:56:19::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.17:56:19::SCWMssOS::xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_corte
TRACE::2025-01-14.17:56:19::SCWMssOS::xa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_c
TRACE::2025-01-14.17:56:19::SCWMssOS::ortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.
TRACE::2025-01-14.17:56:19::SCWMssOS::o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2025-01-14.17:56:19::SCWMssOS::'Finished building libraries'

TRACE::2025-01-14.17:56:19::SCWMssOS::Copying to export directory.
TRACE::2025-01-14.17:56:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.17:56:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-14.17:56:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.17:56:19::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.17:56:19::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.17:56:19::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.17:56:19::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.17:56:19::SCWSystem::dir created 
TRACE::2025-01-14.17:56:19::SCWSystem::Writing the bif 
TRACE::2025-01-14.17:56:19::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.17:56:19::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.17:56:19::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.17:56:19::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:56:19::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:56:19::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:56:19::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.17:56:19::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.17:56:19::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:19::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:19::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:19::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:19::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:19::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:19::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:19::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:19::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:19::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:19::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:19::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:19::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:19::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/VIVADO/AES_Update/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"68cb29679e86262415b781897289fe33",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"d0d31f8996684b9ce6ef76b71e92fdde",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.17:56:19::SCWPlatform::updated the xpfm file.
TRACE::2025-01-14.17:56:20::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:20::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:20::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:20::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.17:56:20::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.17:56:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.17:56:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-01-14.17:56:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-01-14.17:56:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.17:56:20::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.17:56:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.17:56:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:23::SCWPlatform::Clearing the existing platform
TRACE::2025-01-14.18:20:23::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-14.18:20:23::SCWBDomain::clearing the fsbl build
TRACE::2025-01-14.18:20:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:23::SCWSystem::Clearing the domains completed.
TRACE::2025-01-14.18:20:23::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-14.18:20:23::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:23::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:23::SCWPlatform::Removing the HwDB with name D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:23::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWReader::Active system found as  design_3_wrapper
TRACE::2025-01-14.18:20:24::SCWReader::Handling sysconfig design_3_wrapper
TRACE::2025-01-14.18:20:24::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:20:24::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:20:24::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-14.18:20:24::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:20:24::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:20:24::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2025-01-14.18:20:24::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:20:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:20:24::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:20:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWReader::No isolation master present  
TRACE::2025-01-14.18:20:24::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:20:24::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:20:24::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:24::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:20:24::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:20:24::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:20:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:20:24::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:20:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:24::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:24::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:24::SCWReader::No isolation master present  
TRACE::2025-01-14.18:20:35::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:35::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:35::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:20:35::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper
TRACE::2025-01-14.18:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/design_3_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2025-01-14.18:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:37::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:37::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper
TRACE::2025-01-14.18:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:37::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:20:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:20:37::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:20:37::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:20:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:20:37::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:20:37::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:37::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:37::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:20:39::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:39::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:20:39::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:39::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:20:39::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:39::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:39::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:39::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:39::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:39::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:39::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:39::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:39::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:39::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:39::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"1903c1a611d5f823d758ddc5058afb721",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"042f8e364f4b9a4378d84a1519c07e191",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-14.18:20:44::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.18:20:44::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.18:20:44::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.18:20:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-14.18:20:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-14.18:20:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.18:20:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-01-14.18:20:44::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:20:44::SCWSystem::Not a boot domain 
LOG::2025-01-14.18:20:44::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:20:44::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.18:20:44::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.18:20:44::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.18:20:44::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.18:20:44::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.18:20:44::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:44::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:44::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:44::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:44::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:44::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:44::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:44::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:44::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.18:20:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:44::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-14.18:20:46::SCWMssOS::doing bsp build ... 
TRACE::2025-01-14.18:20:46::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-01-14.18:20:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-14.18:20:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-01-14.18:20:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.18:20:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.18:20:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.18:20:46::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.18:20:46::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:20:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:20:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:20:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:20:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:20:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:20:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:20:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:20:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:20:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:20:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:20:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:20:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:20:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:20:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.18:20:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.18:20:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:20:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:20:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:20:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:20:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:20:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:20:47::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:20:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:20:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:20:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:20:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:20:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:20:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-14.18:20:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-14.18:20:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:20:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:20:47::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:20:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:20:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:20:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:20:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:20:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:20:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:20:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:20:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:20:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:20:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:20:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:20:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:20:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:20:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:20:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:20:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:20:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:20:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:20:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:20:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-01-14.18:20:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-01-14.18:20:48::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:20:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:20:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:20:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:20:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:20:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:20:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:20:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:20:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:20:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:20:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:20:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:20:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:20:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-01-14.18:20:49::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-14.18:20:49::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-01-14.18:20:49::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-01-14.18:20:49::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.18:20:49::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2025-01-14.18:20:49::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2025-01-14.18:20:49::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2025-01-14.18:20:49::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2025-01-14.18:20:49::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2025-01-14.18:20:49::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2025-01-14.18:20:49::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2025-01-14.18:20:49::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2025-01-14.18:20:49::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2025-01-14.18:20:49::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2025-01-14.18:20:49::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2025-01-14.18:20:49::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2025-01-14.18:20:49::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2025-01-14.18:20:49::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2025-01-14.18:20:49::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2025-01-14.18:20:49::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2025-01-14.18:20:49::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2025-01-14.18:20:49::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2025-01-14.18:20:49::SCWMssOS::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2025-01-14.18:20:49::SCWMssOS::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2025-01-14.18:20:49::SCWMssOS::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2025-01-14.18:20:49::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2025-01-14.18:20:49::SCWMssOS::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2025-01-14.18:20:49::SCWMssOS::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2025-01-14.18:20:49::SCWMssOS::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib
TRACE::2025-01-14.18:20:49::SCWMssOS::/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa
TRACE::2025-01-14.18:20:49::SCWMssOS::9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o 
TRACE::2025-01-14.18:20:49::SCWMssOS::ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o
TRACE::2025-01-14.18:20:49::SCWMssOS::

TRACE::2025-01-14.18:20:49::SCWMssOS::'Finished building libraries'

TRACE::2025-01-14.18:20:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.18:20:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-14.18:20:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:20:49::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.18:20:49::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.18:20:49::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.18:20:49::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.18:20:49::SCWSystem::dir created 
TRACE::2025-01-14.18:20:49::SCWSystem::Writing the bif 
TRACE::2025-01-14.18:20:49::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.18:20:49::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.18:20:49::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.18:20:49::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:20:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:20:49::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:49::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:20:49::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:49::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:20:49::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:49::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:49::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:49::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:49::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:20:49::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:49::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:49::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:49::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:49::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:49::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"1903c1a611d5f823d758ddc5058afb721",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"042f8e364f4b9a4378d84a1519c07e19",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.18:20:49::SCWPlatform::updated the xpfm file.
TRACE::2025-01-14.18:20:50::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:50::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:50::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:50::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:20:50::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:20:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:20:50::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:50::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_0
TRACE::2025-01-14.18:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:20:50::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:20:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:20:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:46::SCWPlatform::Clearing the existing platform
TRACE::2025-01-14.18:37:46::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-14.18:37:46::SCWBDomain::clearing the fsbl build
TRACE::2025-01-14.18:37:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:46::SCWSystem::Clearing the domains completed.
TRACE::2025-01-14.18:37:46::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-14.18:37:46::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:46::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:46::SCWPlatform::Removing the HwDB with name D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:46::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWReader::Active system found as  design_3_wrapper
TRACE::2025-01-14.18:37:48::SCWReader::Handling sysconfig design_3_wrapper
TRACE::2025-01-14.18:37:48::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:37:48::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:37:48::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-14.18:37:48::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:37:48::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:37:48::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:37:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:37:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2025-01-14.18:37:48::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:37:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:37:48::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:37:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:37:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:37:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWReader::No isolation master present  
TRACE::2025-01-14.18:37:48::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:37:48::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:37:48::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:37:48::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:37:48::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:37:48::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:37:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:37:48::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:37:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:37:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:37:48::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:37:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:37:48::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:37:48::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:37:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:37:48::SCWReader::No isolation master present  
TRACE::2025-01-14.18:38:55::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:55::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:55::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:38:55::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:57::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:38:57::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:38:57::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:57::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:38:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper_3
TRACE::2025-01-14.18:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:38:57::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:38:57::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_2
TRACE::2025-01-14.18:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:57::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:38:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper_3
TRACE::2025-01-14.18:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:57::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:38:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:38:57::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:38:57::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:38:57::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:38:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:38:57::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:38:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:38:57::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:57::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:38:57::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:38:59::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_4
TRACE::2025-01-14.18:38:59::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:38:59::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:38:59::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:38:59::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:38:59::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:38:59::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:59::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_4
TRACE::2025-01-14.18:38:59::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_4
TRACE::2025-01-14.18:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:59::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:38:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:38:59::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:38:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:38:59::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_4
TRACE::2025-01-14.18:38:59::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_4
TRACE::2025-01-14.18:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:38:59::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:38:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:38:59::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper2.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"92ddee0e165aac40af53cac9778f21111",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"da6a344c944c4f98cf64cdeaf6459c3d1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-14.18:39:34::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.18:39:34::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.18:39:34::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.18:39:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-14.18:39:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-14.18:39:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.18:39:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-01-14.18:39:34::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:39:34::SCWSystem::Not a boot domain 
LOG::2025-01-14.18:39:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:39:34::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.18:39:34::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.18:39:34::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.18:39:34::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.18:39:34::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.18:39:34::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:34::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:34::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:34::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:39:34::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:39:34::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:34::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:39:34::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:34::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:39:34::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:34::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.18:39:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-14.18:39:36::SCWMssOS::doing bsp build ... 
TRACE::2025-01-14.18:39:36::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-01-14.18:39:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.18:39:36::SCWMssOS::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.18:39:36::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.18:39:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.18:39:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.18:39:36::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.18:39:36::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:39:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:39:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:39:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:39:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.18:39:37::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.18:39:37::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:39:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:39:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:39:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:39:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:39:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:39:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:39:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:39:38::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:39:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.18:39:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2025-01-14.18:39:38::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2025-01-14.18:39:38::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::'Compiling PWM_w_Int'

TRACE::2025-01-14.18:39:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-01-14.18:39:39::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.18:39:39::SCWMssOS::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.18:39:39::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.18:39:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.18:39:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.18:39:39::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.18:39:39::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:39:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:39:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:39:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:39:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.18:39:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.18:39:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:39:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:39:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:39:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:39:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:39:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:39:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:39:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:39:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-14.18:39:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-14.18:39:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:39:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:39:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:39:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:39:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:39:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:39:40::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:39:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:39:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:39:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:39:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:39:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:39:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:39:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:39:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-01-14.18:39:40::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-01-14.18:39:40::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:39:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:39:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:39:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:39:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:39:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:39:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:39:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:39:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:39:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:39:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:39:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-01-14.18:39:42::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-14.18:39:42::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-01-14.18:39:42::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-01-14.18:39:42::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.18:39:42::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2025-01-14.18:39:42::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2025-01-14.18:39:42::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2025-01-14.18:39:42::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2025-01-14.18:39:42::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2025-01-14.18:39:42::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-01-14.18:39:42::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2025-01-14.18:39:42::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2025-01-14.18:39:42::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2025-01-14.18:39:42::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2025-01-14.18:39:42::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_con
TRACE::2025-01-14.18:39:42::SCWMssOS::trol.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xema
TRACE::2025-01-14.18:39:42::SCWMssOS::cps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpi
TRACE::2025-01-14.18:39:42::SCWMssOS::ops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_
TRACE::2025-01-14.18:39:42::SCWMssOS::0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cort
TRACE::2025-01-14.18:39:42::SCWMssOS::exa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7
TRACE::2025-01-14.18:39:42::SCWMssOS::_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_
TRACE::2025-01-14.18:39:42::SCWMssOS::testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/x
TRACE::2025-01-14.18:39:42::SCWMssOS::interrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_co
TRACE::2025-01-14.18:39:42::SCWMssOS::rtexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa
TRACE::2025-01-14.18:39:42::SCWMssOS::9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o
TRACE::2025-01-14.18:39:42::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_se
TRACE::2025-01-14.18:39:42::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.18:39:42::SCWMssOS::xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_corte
TRACE::2025-01-14.18:39:42::SCWMssOS::xa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_
TRACE::2025-01-14.18:39:42::SCWMssOS::cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps
TRACE::2025-01-14.18:39:42::SCWMssOS::7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cort
TRACE::2025-01-14.18:39:42::SCWMssOS::exa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps
TRACE::2025-01-14.18:39:42::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusb
TRACE::2025-01-14.18:39:42::SCWMssOS::ps_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-01-14.18:39:42::SCWMssOS::'Finished building libraries'

TRACE::2025-01-14.18:39:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.18:39:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-14.18:39:42::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:39:42::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.18:39:42::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.18:39:42::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.18:39:42::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.18:39:42::SCWSystem::dir created 
TRACE::2025-01-14.18:39:42::SCWSystem::Writing the bif 
TRACE::2025-01-14.18:39:42::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.18:39:42::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.18:39:42::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.18:39:42::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:39:42::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:39:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:39:42::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:39:42::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:39:42::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:39:42::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:39:42::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:42::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:39:42::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:39:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:39:42::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:39:42::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:42::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:39:42::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:39:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper2.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"92ddee0e165aac40af53cac9778f21111",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"da6a344c944c4f98cf64cdeaf6459c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.18:39:42::SCWPlatform::updated the xpfm file.
TRACE::2025-01-14.18:39:42::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:39:42::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:39:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:39:42::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:42::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_4
TRACE::2025-01-14.18:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:39:42::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:39:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:39:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:01::SCWPlatform::Clearing the existing platform
TRACE::2025-01-14.18:47:01::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-14.18:47:01::SCWBDomain::clearing the fsbl build
TRACE::2025-01-14.18:47:01::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:01::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:01::SCWSystem::Clearing the domains completed.
TRACE::2025-01-14.18:47:01::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-14.18:47:01::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:01::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:01::SCWPlatform::Removing the HwDB with name D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:01::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWReader::Active system found as  design_3_wrapper
TRACE::2025-01-14.18:47:03::SCWReader::Handling sysconfig design_3_wrapper
TRACE::2025-01-14.18:47:03::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:47:03::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:47:03::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-14.18:47:03::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:47:03::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:47:03::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2025-01-14.18:47:03::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:47:03::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:47:03::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:47:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:47:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWReader::No isolation master present  
TRACE::2025-01-14.18:47:03::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:47:03::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:47:03::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:03::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:47:03::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:47:03::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:47:03::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:47:03::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:47:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:47:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:03::SCWReader::No isolation master present  
TRACE::2025-01-14.18:47:09::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:09::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:09::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:47:09::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:11::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:11::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:11::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:11::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper_7
TRACE::2025-01-14.18:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:11::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:11::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_6
TRACE::2025-01-14.18:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:11::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper_7
TRACE::2025-01-14.18:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:11::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:47:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:47:11::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:47:11::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:47:11::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:47:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:47:11::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:47:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:47:11::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:11::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:11::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:47:13::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_8
TRACE::2025-01-14.18:47:13::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:47:13::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:47:13::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:47:13::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:47:13::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:13::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:13::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_8
TRACE::2025-01-14.18:47:13::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_8
TRACE::2025-01-14.18:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:13::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:47:13::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:47:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:47:13::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_8
TRACE::2025-01-14.18:47:13::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_8
TRACE::2025-01-14.18:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:47:13::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:47:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:47:13::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"1903c1a611d5f823d758ddc5058afb721",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"042f8e364f4b9a4378d84a1519c07e191",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-14.18:48:58::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.18:48:58::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.18:48:58::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.18:48:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-14.18:48:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-14.18:48:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.18:48:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-01-14.18:48:58::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:48:58::SCWSystem::Not a boot domain 
LOG::2025-01-14.18:48:58::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:48:58::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.18:48:58::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.18:48:58::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.18:48:58::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.18:48:58::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.18:48:58::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:48:58::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:48:58::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:48:58::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:48:58::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:48:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:48:58::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_8
TRACE::2025-01-14.18:48:58::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_8
TRACE::2025-01-14.18:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:48:58::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:48:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:48:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:48:58::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.18:48:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:48:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-14.18:49:00::SCWMssOS::doing bsp build ... 
TRACE::2025-01-14.18:49:00::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-01-14.18:49:00::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-14.18:49:00::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-01-14.18:49:00::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.18:49:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.18:49:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.18:49:00::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.18:49:00::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:49:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:49:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:49:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:49:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:49:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:49:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:49:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:49:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:49:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:49:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:49:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:49:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:49:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:49:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.18:49:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.18:49:00::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:49:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:49:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:49:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:49:00::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:49:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:49:00::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:49:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:49:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:49:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:49:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:49:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:49:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-14.18:49:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-14.18:49:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:49:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:49:00::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:49:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:49:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:49:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:49:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:49:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:49:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:49:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:49:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:49:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:49:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:49:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:49:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:49:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:49:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:49:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:49:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:49:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:49:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-01-14.18:49:01::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-01-14.18:49:01::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:49:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:49:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:49:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:49:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:49:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:49:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:49:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:49:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:49:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-01-14.18:49:03::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-14.18:49:03::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-01-14.18:49:03::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-01-14.18:49:03::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.18:49:03::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2025-01-14.18:49:03::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2025-01-14.18:49:03::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2025-01-14.18:49:03::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2025-01-14.18:49:03::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2025-01-14.18:49:03::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2025-01-14.18:49:03::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2025-01-14.18:49:03::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2025-01-14.18:49:03::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2025-01-14.18:49:03::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2025-01-14.18:49:03::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2025-01-14.18:49:03::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2025-01-14.18:49:03::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2025-01-14.18:49:03::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2025-01-14.18:49:03::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2025-01-14.18:49:03::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2025-01-14.18:49:03::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2025-01-14.18:49:03::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2025-01-14.18:49:03::SCWMssOS::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2025-01-14.18:49:03::SCWMssOS::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2025-01-14.18:49:03::SCWMssOS::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2025-01-14.18:49:03::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2025-01-14.18:49:03::SCWMssOS::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2025-01-14.18:49:03::SCWMssOS::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2025-01-14.18:49:03::SCWMssOS::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib
TRACE::2025-01-14.18:49:03::SCWMssOS::/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa
TRACE::2025-01-14.18:49:03::SCWMssOS::9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o 
TRACE::2025-01-14.18:49:03::SCWMssOS::ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o
TRACE::2025-01-14.18:49:03::SCWMssOS::

TRACE::2025-01-14.18:49:03::SCWMssOS::'Finished building libraries'

TRACE::2025-01-14.18:49:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.18:49:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-14.18:49:03::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:49:03::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.18:49:03::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.18:49:03::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.18:49:03::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.18:49:03::SCWSystem::dir created 
TRACE::2025-01-14.18:49:03::SCWSystem::Writing the bif 
TRACE::2025-01-14.18:49:03::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.18:49:03::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.18:49:03::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.18:49:03::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:49:03::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:49:03::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:49:03::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:49:03::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:49:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:49:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:49:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_8
TRACE::2025-01-14.18:49:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_8
TRACE::2025-01-14.18:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:49:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:49:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:49:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:49:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_8
TRACE::2025-01-14.18:49:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_8
TRACE::2025-01-14.18:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:49:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:49:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"1903c1a611d5f823d758ddc5058afb721",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"042f8e364f4b9a4378d84a1519c07e19",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.18:49:03::SCWPlatform::updated the xpfm file.
TRACE::2025-01-14.18:49:03::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:49:03::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:49:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:49:03::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_8
TRACE::2025-01-14.18:49:03::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_8
TRACE::2025-01-14.18:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:49:03::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:49:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:49:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:30::SCWPlatform::Clearing the existing platform
TRACE::2025-01-14.18:53:30::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-14.18:53:30::SCWBDomain::clearing the fsbl build
TRACE::2025-01-14.18:53:30::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:30::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:30::SCWSystem::Clearing the domains completed.
TRACE::2025-01-14.18:53:30::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-14.18:53:30::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:30::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:30::SCWPlatform::Removing the HwDB with name D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:30::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWReader::Active system found as  design_3_wrapper
TRACE::2025-01-14.18:53:32::SCWReader::Handling sysconfig design_3_wrapper
TRACE::2025-01-14.18:53:32::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:53:32::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:53:32::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-14.18:53:32::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:53:32::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:53:32::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2025-01-14.18:53:32::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:53:32::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:53:32::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:53:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWReader::No isolation master present  
TRACE::2025-01-14.18:53:32::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.18:53:32::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.18:53:32::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:32::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:32::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:32::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:32::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:32::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:53:32::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.18:53:33::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:33::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:53:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:53:33::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.18:53:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.18:53:33::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:33::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:33::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:33::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:33::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:33::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:33::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:33::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:33::SCWReader::No isolation master present  
TRACE::2025-01-14.18:53:38::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:38::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:38::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:53:38::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:40::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:40::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:40::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:40::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper_10
TRACE::2025-01-14.18:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:40::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:40::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_9
TRACE::2025-01-14.18:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:40::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:40::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/tempdsa/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::update - Opened existing hwdb encrypt_platform_wrapper_10
TRACE::2025-01-14.18:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:40::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:53:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:53:40::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-01-14.18:53:40::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:53:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:53:40::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:53:40::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:40::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:40::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.18:53:42::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:42::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.18:53:42::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:42::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:53:42::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:42::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:42::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:42::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:42::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:42::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:42::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:42::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:42::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:42::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:42::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper2.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"92ddee0e165aac40af53cac9778f21111",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"da6a344c944c4f98cf64cdeaf6459c3d1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-14.18:53:47::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.18:53:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.18:53:47::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.18:53:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-14.18:53:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-14.18:53:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.18:53:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-01-14.18:53:47::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:53:47::SCWSystem::Not a boot domain 
LOG::2025-01-14.18:53:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.18:53:47::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.18:53:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.18:53:47::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.18:53:47::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.18:53:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.18:53:47::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:47::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:47::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:47::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:47::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:47::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:47::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:47::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:47::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.18:53:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:47::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-14.18:53:49::SCWMssOS::doing bsp build ... 
TRACE::2025-01-14.18:53:49::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-01-14.18:53:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.18:53:49::SCWMssOS::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.18:53:49::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.18:53:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.18:53:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.18:53:49::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.18:53:49::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:53:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:53:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:53:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:53:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.18:53:50::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.18:53:50::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:53:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:53:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:53:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:53:50::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:53:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:53:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.18:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2025-01-14.18:53:51::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2025-01-14.18:53:51::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:51::SCWMssOS::'Compiling PWM_w_Int'

TRACE::2025-01-14.18:53:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-01-14.18:53:52::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AESEncrypt_TopFunction_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=a
TRACE::2025-01-14.18:53:52::SCWMssOS::rm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloa
TRACE::2025-01-14.18:53:52::SCWMssOS::t-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-14.18:53:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-14.18:53:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-01-14.18:53:52::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-01-14.18:53:52::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:53:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:53:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:53:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:53:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-14.18:53:52::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-14.18:53:52::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:53:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:53:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:53:52::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:53:52::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:53:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:53:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-14.18:53:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-14.18:53:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_17/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:53:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:53:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-14.18:53:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-14.18:53:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-14.18:53:52::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-14.18:53:52::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:53:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:53:52::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:53:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:53:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:53:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:53:52::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:53:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:53:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2025-01-14.18:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:53:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:53:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:53:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:53:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:53:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:53:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-14.18:53:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-14.18:53:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:53:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:53:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-01-14.18:53:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-01-14.18:53:53::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-14.18:53:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-14.18:53:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-01-14.18:53:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-01-14.18:53:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-14.18:53:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-14.18:53:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2025-01-14.18:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-14.18:53:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-14.18:53:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-14.18:53:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-01-14.18:53:55::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-14.18:53:55::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-01-14.18:53:55::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-01-14.18:53:55::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.18:53:55::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2025-01-14.18:53:55::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2025-01-14.18:53:55::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2025-01-14.18:53:55::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2025-01-14.18:53:55::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2025-01-14.18:53:55::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-01-14.18:53:55::SCWMssOS::d.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2025-01-14.18:53:55::SCWMssOS::/xaxidma_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_
TRACE::2025-01-14.18:53:55::SCWMssOS::0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2025-01-14.18:53:55::SCWMssOS::s7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps
TRACE::2025-01-14.18:53:55::SCWMssOS::7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_con
TRACE::2025-01-14.18:53:55::SCWMssOS::trol.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xema
TRACE::2025-01-14.18:53:55::SCWMssOS::cps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpi
TRACE::2025-01-14.18:53:55::SCWMssOS::ops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_
TRACE::2025-01-14.18:53:55::SCWMssOS::0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cort
TRACE::2025-01-14.18:53:55::SCWMssOS::exa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7
TRACE::2025-01-14.18:53:55::SCWMssOS::_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_
TRACE::2025-01-14.18:53:55::SCWMssOS::testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/x
TRACE::2025-01-14.18:53:55::SCWMssOS::interrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_co
TRACE::2025-01-14.18:53:55::SCWMssOS::rtexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa
TRACE::2025-01-14.18:53:55::SCWMssOS::9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o
TRACE::2025-01-14.18:53:55::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_se
TRACE::2025-01-14.18:53:55::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/
TRACE::2025-01-14.18:53:55::SCWMssOS::xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_corte
TRACE::2025-01-14.18:53:55::SCWMssOS::xa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_
TRACE::2025-01-14.18:53:55::SCWMssOS::cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps
TRACE::2025-01-14.18:53:55::SCWMssOS::7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cort
TRACE::2025-01-14.18:53:55::SCWMssOS::exa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps
TRACE::2025-01-14.18:53:55::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusb
TRACE::2025-01-14.18:53:55::SCWMssOS::ps_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-01-14.18:53:55::SCWMssOS::'Finished building libraries'

TRACE::2025-01-14.18:53:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.18:53:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-14.18:53:55::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.18:53:55::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.18:53:55::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.18:53:55::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.18:53:55::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.18:53:55::SCWSystem::dir created 
TRACE::2025-01-14.18:53:55::SCWSystem::Writing the bif 
TRACE::2025-01-14.18:53:55::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.18:53:55::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.18:53:55::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.18:53:55::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.18:53:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.18:53:55::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:55::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.18:53:55::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.18:53:55::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:55::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:55::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:55::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:55::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:55::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:55::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:55::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:55::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper2.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"92ddee0e165aac40af53cac9778f21111",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"da6a344c944c4f98cf64cdeaf6459c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.18:53:55::SCWPlatform::updated the xpfm file.
TRACE::2025-01-14.18:53:55::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.18:53:55::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.18:53:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.18:53:55::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:55::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_11
TRACE::2025-01-14.18:53:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.18:53:55::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.18:53:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.18:53:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:09::SCWPlatform::Clearing the existing platform
TRACE::2025-01-14.19:12:09::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-14.19:12:09::SCWBDomain::clearing the fsbl build
TRACE::2025-01-14.19:12:09::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:09::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:09::SCWSystem::Clearing the domains completed.
TRACE::2025-01-14.19:12:09::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-14.19:12:09::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform:: Platform location is D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:09::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:09::SCWPlatform::Removing the HwDB with name D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:09::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened new HwDB with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWReader::Active system found as  design_3_wrapper
TRACE::2025-01-14.19:12:12::SCWReader::Handling sysconfig design_3_wrapper
TRACE::2025-01-14.19:12:12::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.19:12:12::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.19:12:12::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-14.19:12:12::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.19:12:12::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.19:12:12::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2025-01-14.19:12:12::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.19:12:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.19:12:12::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.19:12:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.19:12:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWReader::No isolation master present  
TRACE::2025-01-14.19:12:12::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-14.19:12:12::SCWDomain:: Using the QEMU Data from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-01-14.19:12:12::SCWDomain:: Using the QEMU args  from install at  : D:/Programs/VivadoNew/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-01-14.19:12:12::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.19:12:12::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.19:12:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.19:12:12::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.19:12:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-14.19:12:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWReader::No isolation master present  
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::In reload Mss file.
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2025-01-14.19:12:12::SCWMssOS::No sw design opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::mss exists loading the mss file  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Opened the sw design from mss  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Adding the swdes entry D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.19:12:12::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-14.19:12:12::SCWMssOS::Opened the sw design.  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2025-01-14.19:12:12::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.19:12:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.19:12:12::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.19:12:12::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.19:12:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.19:12:12::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.19:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.19:12:12::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.19:12:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.19:12:12::SCWMssOS::Removing the swdes entry for  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2025-01-14.20:17:18::SCWPlatform::Started generating the artifacts platform design_3_wrapper
TRACE::2025-01-14.20:17:18::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-14.20:17:18::SCWPlatform::Started generating the artifacts for system configuration design_3_wrapper
LOG::2025-01-14.20:17:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-14.20:17:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-14.20:17:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-14.20:17:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-01-14.20:17:18::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.20:17:18::SCWSystem::Not a boot domain 
LOG::2025-01-14.20:17:18::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-01-14.20:17:18::SCWDomain::Generating domain artifcats
TRACE::2025-01-14.20:17:18::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-14.20:17:18::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/qemu/
TRACE::2025-01-14.20:17:18::SCWMssOS::Copying the qemu file from  D:/FPGA/AES/Vitis5/design_3_wrapper/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-01-14.20:17:18::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.20:17:18::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.20:17:18::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2025-01-14.20:17:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::Completed writing the mss file at D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-01-14.20:17:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-14.20:17:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-14.20:17:18::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2025-01-14.20:17:18::SCWMssOS::skipping the bsp build ... 
TRACE::2025-01-14.20:17:18::SCWMssOS::Copying to export directory.
TRACE::2025-01-14.20:17:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-14.20:17:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-14.20:17:18::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-01-14.20:17:18::SCWSystem::Completed Processing the sysconfig design_3_wrapper
LOG::2025-01-14.20:17:18::SCWPlatform::Completed generating the artifacts for system configuration design_3_wrapper
TRACE::2025-01-14.20:17:18::SCWPlatform::Started preparing the platform 
TRACE::2025-01-14.20:17:18::SCWSystem::Writing the bif file for system config design_3_wrapper
TRACE::2025-01-14.20:17:18::SCWSystem::dir created 
TRACE::2025-01-14.20:17:18::SCWSystem::Writing the bif 
TRACE::2025-01-14.20:17:18::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-14.20:17:18::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-14.20:17:18::SCWPlatform::Completed generating the platform
TRACE::2025-01-14.20:17:18::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-14.20:17:18::SCWMssOS::Writing the mss file completed D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.20:17:18::SCWMssOS::Saving the mss changes D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-14.20:17:18::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-14.20:17:18::SCWMssOS::Commit changes completed.
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.20:17:18::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.20:17:18::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.20:17:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.20:17:18::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.20:17:18::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.20:17:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWWriter::formatted JSON is {
	"platformName":	"design_3_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3_wrapper",
	"platHandOff":	"D:/FPGA/AES/Vivado2/AES_Encrypt/encrypt_platform_wrapper2.xsa",
	"platIntHandOff":	"<platformDir>/hw/encrypt_platform_wrapper2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3_wrapper",
	"systems":	[{
			"systemName":	"design_3_wrapper",
			"systemDesc":	"design_3_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"92ddee0e165aac40af53cac9778f21111",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_3_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"da6a344c944c4f98cf64cdeaf6459c3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-14.20:17:18::SCWPlatform::updated the xpfm file.
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to open the hw design at D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA given D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA absoulate path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform::DSA directory D:/FPGA/AES/Vitis5/design_3_wrapper/hw
TRACE::2025-01-14.20:17:18::SCWPlatform:: Platform Path D:/FPGA/AES/Vitis5/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa
TRACE::2025-01-14.20:17:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2025-01-14.20:17:18::SCWPlatform::Trying to set the existing hwdb with name encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Opened existing hwdb encrypt_platform_wrapper_12
TRACE::2025-01-14.20:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-14.20:17:18::SCWMssOS::Checking the sw design at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-01-14.20:17:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/AES/Vitis5/design_3_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-14.20:17:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/AES/Vitis5/design_3_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
