{
  "design": {
    "design_info": {
      "boundary_crc": "0x53B981610CD39E67",
      "device": "xc7z020clg484-2",
      "gen_directory": "../../../../camera.gen/sources_1/bd/sensor",
      "name": "sensor",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "ila_0": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "gmax0505_streamer_0": "",
      "util_ds_buf_2": "",
      "util_ds_buf_3": "",
      "util_ds_buf_4": "",
      "util_ds_buf_5": "",
      "util_ds_buf_6": "",
      "util_ds_buf_7": "",
      "util_ds_buf_8": "",
      "util_ds_buf_9": "",
      "util_ds_buf_10": "",
      "util_ds_buf_11": "",
      "util_ds_buf_12": "",
      "util_ds_buf_13": "",
      "util_ds_buf_14": "",
      "util_ds_buf_15": "",
      "util_ds_buf_16": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "sensor_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_0_araddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_0_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "S_AXI_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_0_awaddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_0_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "S_AXI_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_AXI_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_AXI_0_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_0_wvalid",
            "direction": "I"
          }
        }
      },
      "sen_data_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_0_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_0_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_ddr_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_ddr_clk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_ddr_clk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_1_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_1_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_2_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_2_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_3_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_3_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_4": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_4_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_4_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_5": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_5_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_5_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_6": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_6_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_6_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_7": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_7_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_7_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_8_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_8_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_9_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_9_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_10": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_10_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_10_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_11": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_11_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_11_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_12": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_12_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_12_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_13": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_13_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_13_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_14": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_14_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_14_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_15": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_15_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_15_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "ACLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_0"
          },
          "ASSOCIATED_RESET": {
            "value": "ARESETN_0"
          },
          "CLK_DOMAIN": {
            "value": "sensor_ACLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ARESETN_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "sensor_axi_gpio_0_0",
        "xci_path": "ip/sensor_axi_gpio_0_0/sensor_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "13"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "14",
        "xci_name": "sensor_ila_0_0",
        "xci_path": "ip/sensor_ila_0_0/sensor_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_WIDTH": {
            "value": "192"
          },
          "C_PROBE4_WIDTH": {
            "value": "12"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_0_0",
        "xci_path": "ip/sensor_util_ds_buf_0_0/sensor_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0"
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_0",
        "xci_path": "ip/sensor_util_ds_buf_1_0/sensor_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "sensor_xlslice_0_0",
        "xci_path": "ip/sensor_xlslice_0_0/sensor_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "sensor_xlslice_1_0",
        "xci_path": "ip/sensor_xlslice_1_0/sensor_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      },
      "gmax0505_streamer_0": {
        "vlnv": "xilinx.com:module_ref:gmax0505_streamer:1.0",
        "ip_revision": "1",
        "xci_name": "sensor_gmax0505_streamer_0_0",
        "xci_path": "ip/sensor_gmax0505_streamer_0_0/sensor_gmax0505_streamer_0_0.xci",
        "inst_hier_path": "gmax0505_streamer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gmax0505_streamer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ddr_clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "sensor_util_ds_buf_0_0_IBUF_OUT",
                "value_src": "default_prop"
              }
            }
          },
          "nrst_i": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "ddr_data_i": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0:0.0",
                "value_src": "ip_prop"
              },
              "PortType": {
                "value": "clk",
                "value_src": "ip_prop"
              }
            }
          },
          "sync_word_i": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "sync_en_i": {
            "direction": "I"
          },
          "sync_done_o": {
            "direction": "O"
          },
          "pixel_clk_o": {
            "direction": "O"
          },
          "pixel_data_o": {
            "direction": "O",
            "left": "191",
            "right": "0"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_1",
        "xci_path": "ip/sensor_util_ds_buf_1_1/sensor_util_ds_buf_1_1.xci",
        "inst_hier_path": "util_ds_buf_2"
      },
      "util_ds_buf_3": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_2",
        "xci_path": "ip/sensor_util_ds_buf_1_2/sensor_util_ds_buf_1_2.xci",
        "inst_hier_path": "util_ds_buf_3"
      },
      "util_ds_buf_4": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_3",
        "xci_path": "ip/sensor_util_ds_buf_1_3/sensor_util_ds_buf_1_3.xci",
        "inst_hier_path": "util_ds_buf_4"
      },
      "util_ds_buf_5": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_4",
        "xci_path": "ip/sensor_util_ds_buf_1_4/sensor_util_ds_buf_1_4.xci",
        "inst_hier_path": "util_ds_buf_5"
      },
      "util_ds_buf_6": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_5",
        "xci_path": "ip/sensor_util_ds_buf_1_5/sensor_util_ds_buf_1_5.xci",
        "inst_hier_path": "util_ds_buf_6"
      },
      "util_ds_buf_7": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_6",
        "xci_path": "ip/sensor_util_ds_buf_1_6/sensor_util_ds_buf_1_6.xci",
        "inst_hier_path": "util_ds_buf_7"
      },
      "util_ds_buf_8": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_7",
        "xci_path": "ip/sensor_util_ds_buf_1_7/sensor_util_ds_buf_1_7.xci",
        "inst_hier_path": "util_ds_buf_8"
      },
      "util_ds_buf_9": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_8",
        "xci_path": "ip/sensor_util_ds_buf_1_8/sensor_util_ds_buf_1_8.xci",
        "inst_hier_path": "util_ds_buf_9"
      },
      "util_ds_buf_10": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_9",
        "xci_path": "ip/sensor_util_ds_buf_1_9/sensor_util_ds_buf_1_9.xci",
        "inst_hier_path": "util_ds_buf_10"
      },
      "util_ds_buf_11": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_10",
        "xci_path": "ip/sensor_util_ds_buf_1_10/sensor_util_ds_buf_1_10.xci",
        "inst_hier_path": "util_ds_buf_11"
      },
      "util_ds_buf_12": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_11",
        "xci_path": "ip/sensor_util_ds_buf_1_11/sensor_util_ds_buf_1_11.xci",
        "inst_hier_path": "util_ds_buf_12"
      },
      "util_ds_buf_13": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_12",
        "xci_path": "ip/sensor_util_ds_buf_1_12/sensor_util_ds_buf_1_12.xci",
        "inst_hier_path": "util_ds_buf_13"
      },
      "util_ds_buf_14": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_13",
        "xci_path": "ip/sensor_util_ds_buf_1_13/sensor_util_ds_buf_1_13.xci",
        "inst_hier_path": "util_ds_buf_14"
      },
      "util_ds_buf_15": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_14",
        "xci_path": "ip/sensor_util_ds_buf_1_14/sensor_util_ds_buf_1_14.xci",
        "inst_hier_path": "util_ds_buf_15"
      },
      "util_ds_buf_16": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_util_ds_buf_1_15",
        "xci_path": "ip/sensor_util_ds_buf_1_15/sensor_util_ds_buf_1_15.xci",
        "inst_hier_path": "util_ds_buf_16"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "sensor_xlconcat_0_0",
        "xci_path": "ip/sensor_xlconcat_0_0/sensor_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "sen_data_0",
          "util_ds_buf_1/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_2": {
        "interface_ports": [
          "sen_data_1",
          "util_ds_buf_2/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_3": {
        "interface_ports": [
          "sen_data_2",
          "util_ds_buf_3/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_4": {
        "interface_ports": [
          "sen_data_3",
          "util_ds_buf_4/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_5": {
        "interface_ports": [
          "sen_data_4",
          "util_ds_buf_5/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_6": {
        "interface_ports": [
          "sen_data_5",
          "util_ds_buf_6/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_7": {
        "interface_ports": [
          "sen_data_6",
          "util_ds_buf_7/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_8": {
        "interface_ports": [
          "sen_data_7",
          "util_ds_buf_8/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_9": {
        "interface_ports": [
          "sen_data_8",
          "util_ds_buf_9/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_10": {
        "interface_ports": [
          "sen_data_9",
          "util_ds_buf_10/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_11": {
        "interface_ports": [
          "sen_data_10",
          "util_ds_buf_11/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_12": {
        "interface_ports": [
          "sen_data_11",
          "util_ds_buf_12/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_13": {
        "interface_ports": [
          "sen_data_12",
          "util_ds_buf_13/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_14": {
        "interface_ports": [
          "sen_data_13",
          "util_ds_buf_14/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_15": {
        "interface_ports": [
          "sen_data_14",
          "util_ds_buf_15/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_16": {
        "interface_ports": [
          "sen_data_15",
          "util_ds_buf_16/CLK_IN_D"
        ]
      },
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "axi_gpio_0/S_AXI"
        ]
      },
      "diff_clk_in_0_1": {
        "interface_ports": [
          "sen_ddr_clk",
          "util_ds_buf_0/CLK_IN_D"
        ]
      }
    },
    "nets": {
      "ACLK_0_1": {
        "ports": [
          "ACLK_0",
          "axi_gpio_0/s_axi_aclk",
          "ila_0/clk"
        ]
      },
      "ARESETN_0_1": {
        "ports": [
          "ARESETN_0",
          "axi_gpio_0/s_axi_aresetn",
          "gmax0505_streamer_0/nrst_i"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "gmax0505_streamer_0_pixel_clk_o": {
        "ports": [
          "gmax0505_streamer_0/pixel_clk_o",
          "ila_0/probe0"
        ]
      },
      "gmax0505_streamer_0_pixel_data_o": {
        "ports": [
          "gmax0505_streamer_0/pixel_data_o",
          "ila_0/probe3"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "gmax0505_streamer_0/ddr_clk_i"
        ]
      },
      "util_ds_buf_10_IBUF_OUT": {
        "ports": [
          "util_ds_buf_10/IBUF_OUT",
          "xlconcat_0/In9"
        ]
      },
      "util_ds_buf_11_IBUF_OUT": {
        "ports": [
          "util_ds_buf_11/IBUF_OUT",
          "xlconcat_0/In10"
        ]
      },
      "util_ds_buf_12_IBUF_OUT": {
        "ports": [
          "util_ds_buf_12/IBUF_OUT",
          "xlconcat_0/In11"
        ]
      },
      "util_ds_buf_13_IBUF_OUT": {
        "ports": [
          "util_ds_buf_13/IBUF_OUT",
          "xlconcat_0/In12"
        ]
      },
      "util_ds_buf_14_IBUF_OUT": {
        "ports": [
          "util_ds_buf_14/IBUF_OUT",
          "xlconcat_0/In13"
        ]
      },
      "util_ds_buf_15_IBUF_OUT": {
        "ports": [
          "util_ds_buf_15/IBUF_OUT",
          "xlconcat_0/In14"
        ]
      },
      "util_ds_buf_16_IBUF_OUT": {
        "ports": [
          "util_ds_buf_16/IBUF_OUT",
          "xlconcat_0/In15"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "xlconcat_0/In0"
        ]
      },
      "util_ds_buf_2_IBUF_OUT": {
        "ports": [
          "util_ds_buf_2/IBUF_OUT",
          "xlconcat_0/In1"
        ]
      },
      "util_ds_buf_3_IBUF_OUT": {
        "ports": [
          "util_ds_buf_3/IBUF_OUT",
          "xlconcat_0/In2"
        ]
      },
      "util_ds_buf_4_IBUF_OUT": {
        "ports": [
          "util_ds_buf_4/IBUF_OUT",
          "xlconcat_0/In3"
        ]
      },
      "util_ds_buf_5_IBUF_OUT": {
        "ports": [
          "util_ds_buf_5/IBUF_OUT",
          "xlconcat_0/In4"
        ]
      },
      "util_ds_buf_6_IBUF_OUT": {
        "ports": [
          "util_ds_buf_6/IBUF_OUT",
          "xlconcat_0/In5"
        ]
      },
      "util_ds_buf_7_IBUF_OUT": {
        "ports": [
          "util_ds_buf_7/IBUF_OUT",
          "xlconcat_0/In6"
        ]
      },
      "util_ds_buf_8_IBUF_OUT": {
        "ports": [
          "util_ds_buf_8/IBUF_OUT",
          "xlconcat_0/In7"
        ]
      },
      "util_ds_buf_9_IBUF_OUT": {
        "ports": [
          "util_ds_buf_9/IBUF_OUT",
          "xlconcat_0/In8"
        ]
      },
      "word_detector_0_detected_o": {
        "ports": [
          "gmax0505_streamer_0/sync_done_o",
          "ila_0/probe2",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "gmax0505_streamer_0/ddr_data_i"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "ila_0/probe4",
          "gmax0505_streamer_0/sync_word_i"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "ila_0/probe1",
          "gmax0505_streamer_0/sync_en_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}