// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/04/2020 20:32:26"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CYX_SC_CPU_nanoMIPS (
	RAM_OUT,
	clk);
output 	[31:0] RAM_OUT;
input 	clk;

// Design Ports Information
// RAM_OUT[31]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[30]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[29]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[28]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[27]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[26]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[25]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[24]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[23]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[22]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[21]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[20]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[19]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[18]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[17]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[16]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[15]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[14]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[13]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[12]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[11]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[10]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[9]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[8]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[7]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[6]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[5]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[4]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[3]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[2]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[1]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_OUT[0]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CYX_SC_CPU_nanoMIPS_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \RAM_OUT[31]~output_o ;
wire \RAM_OUT[30]~output_o ;
wire \RAM_OUT[29]~output_o ;
wire \RAM_OUT[28]~output_o ;
wire \RAM_OUT[27]~output_o ;
wire \RAM_OUT[26]~output_o ;
wire \RAM_OUT[25]~output_o ;
wire \RAM_OUT[24]~output_o ;
wire \RAM_OUT[23]~output_o ;
wire \RAM_OUT[22]~output_o ;
wire \RAM_OUT[21]~output_o ;
wire \RAM_OUT[20]~output_o ;
wire \RAM_OUT[19]~output_o ;
wire \RAM_OUT[18]~output_o ;
wire \RAM_OUT[17]~output_o ;
wire \RAM_OUT[16]~output_o ;
wire \RAM_OUT[15]~output_o ;
wire \RAM_OUT[14]~output_o ;
wire \RAM_OUT[13]~output_o ;
wire \RAM_OUT[12]~output_o ;
wire \RAM_OUT[11]~output_o ;
wire \RAM_OUT[10]~output_o ;
wire \RAM_OUT[9]~output_o ;
wire \RAM_OUT[8]~output_o ;
wire \RAM_OUT[7]~output_o ;
wire \RAM_OUT[6]~output_o ;
wire \RAM_OUT[5]~output_o ;
wire \RAM_OUT[4]~output_o ;
wire \RAM_OUT[3]~output_o ;
wire \RAM_OUT[2]~output_o ;
wire \RAM_OUT[1]~output_o ;
wire \RAM_OUT[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Inst_Fetch_inst3|PC_add4[2]~0_combout ;
wire \Inst_Fetch_inst3|PC_add4[24]~45 ;
wire \Inst_Fetch_inst3|PC_add4[25]~46_combout ;
wire \VROM_inst10|DOUT[12]~3_combout ;
wire \Inst_Fetch_inst3|PC_add4[4]~5 ;
wire \Inst_Fetch_inst3|PC_add4[5]~6_combout ;
wire \VROM_inst10|WideOr0~0_combout ;
wire \Inst_Fetch_inst3|PC_add4[2]~1 ;
wire \Inst_Fetch_inst3|PC_add4[3]~2_combout ;
wire \Inst_Fetch_inst3|Add1~0_combout ;
wire \Inst_Fetch_inst3|PC[1]~0_combout ;
wire \Inst_Fetch_inst3|Add1~1 ;
wire \Inst_Fetch_inst3|Add1~3 ;
wire \Inst_Fetch_inst3|Add1~5 ;
wire \Inst_Fetch_inst3|Add1~7 ;
wire \Inst_Fetch_inst3|Add1~8_combout ;
wire \Inst_Fetch_inst3|PC~1_combout ;
wire \Inst_Fetch_inst3|PC_add4[5]~7 ;
wire \Inst_Fetch_inst3|PC_add4[6]~8_combout ;
wire \Inst_Fetch_inst3|Add1~9 ;
wire \Inst_Fetch_inst3|Add1~10_combout ;
wire \Inst_Fetch_inst3|PC~2_combout ;
wire \Inst_Fetch_inst3|PC_add4[6]~9 ;
wire \Inst_Fetch_inst3|PC_add4[7]~10_combout ;
wire \Inst_Fetch_inst3|Add1~11 ;
wire \Inst_Fetch_inst3|Add1~12_combout ;
wire \Inst_Fetch_inst3|PC~3_combout ;
wire \Inst_Fetch_inst3|PC_add4[7]~11 ;
wire \Inst_Fetch_inst3|PC_add4[8]~12_combout ;
wire \Inst_Fetch_inst3|Add1~13 ;
wire \Inst_Fetch_inst3|Add1~14_combout ;
wire \Inst_Fetch_inst3|PC~4_combout ;
wire \Inst_Fetch_inst3|PC_add4[8]~13 ;
wire \Inst_Fetch_inst3|PC_add4[9]~14_combout ;
wire \Inst_Fetch_inst3|Add1~15 ;
wire \Inst_Fetch_inst3|Add1~16_combout ;
wire \Inst_Fetch_inst3|PC~5_combout ;
wire \Inst_Fetch_inst3|PC_add4[9]~15 ;
wire \Inst_Fetch_inst3|PC_add4[10]~16_combout ;
wire \Inst_Fetch_inst3|Add1~17 ;
wire \Inst_Fetch_inst3|Add1~18_combout ;
wire \Inst_Fetch_inst3|PC~6_combout ;
wire \Inst_Fetch_inst3|PC_add4[10]~17 ;
wire \Inst_Fetch_inst3|PC_add4[11]~18_combout ;
wire \Inst_Fetch_inst3|Add1~19 ;
wire \Inst_Fetch_inst3|Add1~20_combout ;
wire \Inst_Fetch_inst3|PC~7_combout ;
wire \Inst_Fetch_inst3|PC_add4[11]~19 ;
wire \Inst_Fetch_inst3|PC_add4[12]~20_combout ;
wire \Inst_Fetch_inst3|Add1~21 ;
wire \Inst_Fetch_inst3|Add1~22_combout ;
wire \Inst_Fetch_inst3|PC~8_combout ;
wire \Inst_Fetch_inst3|PC_add4[12]~21 ;
wire \Inst_Fetch_inst3|PC_add4[13]~22_combout ;
wire \Inst_Fetch_inst3|Add1~23 ;
wire \Inst_Fetch_inst3|Add1~24_combout ;
wire \Inst_Fetch_inst3|PC~9_combout ;
wire \Inst_Fetch_inst3|PC_add4[13]~23 ;
wire \Inst_Fetch_inst3|PC_add4[14]~24_combout ;
wire \Inst_Fetch_inst3|Add1~25 ;
wire \Inst_Fetch_inst3|Add1~26_combout ;
wire \Inst_Fetch_inst3|PC~10_combout ;
wire \Inst_Fetch_inst3|PC_add4[14]~25 ;
wire \Inst_Fetch_inst3|PC_add4[15]~26_combout ;
wire \Inst_Fetch_inst3|Add1~27 ;
wire \Inst_Fetch_inst3|Add1~28_combout ;
wire \Inst_Fetch_inst3|PC~11_combout ;
wire \Inst_Fetch_inst3|PC_add4[15]~27 ;
wire \Inst_Fetch_inst3|PC_add4[16]~28_combout ;
wire \Inst_Fetch_inst3|Add1~29 ;
wire \Inst_Fetch_inst3|Add1~30_combout ;
wire \Inst_Fetch_inst3|PC~12_combout ;
wire \Inst_Fetch_inst3|PC_add4[16]~29 ;
wire \Inst_Fetch_inst3|PC_add4[17]~30_combout ;
wire \Inst_Fetch_inst3|Add1~31 ;
wire \Inst_Fetch_inst3|Add1~32_combout ;
wire \Inst_Fetch_inst3|PC~13_combout ;
wire \Inst_Fetch_inst3|PC_add4[17]~31 ;
wire \Inst_Fetch_inst3|PC_add4[18]~32_combout ;
wire \Inst_Fetch_inst3|Add1~33 ;
wire \Inst_Fetch_inst3|Add1~34_combout ;
wire \Inst_Fetch_inst3|PC~14_combout ;
wire \Inst_Fetch_inst3|PC_add4[18]~33 ;
wire \Inst_Fetch_inst3|PC_add4[19]~34_combout ;
wire \Inst_Fetch_inst3|Add1~35 ;
wire \Inst_Fetch_inst3|Add1~37 ;
wire \Inst_Fetch_inst3|Add1~39 ;
wire \Inst_Fetch_inst3|Add1~41 ;
wire \Inst_Fetch_inst3|Add1~43 ;
wire \Inst_Fetch_inst3|Add1~45 ;
wire \Inst_Fetch_inst3|Add1~47 ;
wire \Inst_Fetch_inst3|Add1~48_combout ;
wire \Inst_Fetch_inst3|PC~21_combout ;
wire \Inst_Fetch_inst3|PC_add4[25]~47 ;
wire \Inst_Fetch_inst3|PC_add4[26]~48_combout ;
wire \Inst_Fetch_inst3|Add1~49 ;
wire \Inst_Fetch_inst3|Add1~50_combout ;
wire \Inst_Fetch_inst3|PC~22_combout ;
wire \Inst_Fetch_inst3|PC_add4[26]~49 ;
wire \Inst_Fetch_inst3|PC_add4[27]~50_combout ;
wire \Inst_Fetch_inst3|Add1~51 ;
wire \Inst_Fetch_inst3|Add1~52_combout ;
wire \Inst_Fetch_inst3|PC~23_combout ;
wire \Inst_Fetch_inst3|PC_add4[27]~51 ;
wire \Inst_Fetch_inst3|jump_target[28]~0_combout ;
wire \Inst_Fetch_inst3|Add1~53 ;
wire \Inst_Fetch_inst3|Add1~54_combout ;
wire \Inst_Fetch_inst3|PC~24_combout ;
wire \Inst_Fetch_inst3|jump_target[28]~1 ;
wire \Inst_Fetch_inst3|jump_target[29]~2_combout ;
wire \Inst_Fetch_inst3|Add1~55 ;
wire \Inst_Fetch_inst3|Add1~56_combout ;
wire \Inst_Fetch_inst3|PC~25_combout ;
wire \Inst_Fetch_inst3|jump_target[29]~3 ;
wire \Inst_Fetch_inst3|jump_target[30]~4_combout ;
wire \Inst_Fetch_inst3|Add1~57 ;
wire \Inst_Fetch_inst3|Add1~58_combout ;
wire \Inst_Fetch_inst3|PC~26_combout ;
wire \Inst_Fetch_inst3|jump_target[30]~5 ;
wire \Inst_Fetch_inst3|jump_target[31]~6_combout ;
wire \Inst_Fetch_inst3|Add1~59 ;
wire \Inst_Fetch_inst3|Add1~60_combout ;
wire \Inst_Fetch_inst3|PC~27_combout ;
wire \VROM_inst10|Equal0~7_combout ;
wire \VROM_inst10|Equal0~5_combout ;
wire \VROM_inst10|Equal0~1_combout ;
wire \VROM_inst10|Equal0~3_combout ;
wire \VROM_inst10|Equal0~2_combout ;
wire \VROM_inst10|Equal0~0_combout ;
wire \VROM_inst10|Equal0~4_combout ;
wire \VROM_inst10|Equal0~8_combout ;
wire \Controller_inst2|Selector1~0_combout ;
wire \Controller_inst2|Selector4~0_combout ;
wire \Controller_inst2|Decoder1~0_combout ;
wire \Controller_inst2|Decoder1~1_combout ;
wire \VROM_inst10|DOUT[17]~2_combout ;
wire \MUX_inst7|RES[1]~0_combout ;
wire \Controller_inst2|Decoder1~2_combout ;
wire \RegFile_inst|regs~355_combout ;
wire \VROM_inst10|DOUT~0_combout ;
wire \VROM_inst10|DOUT~1_combout ;
wire \RegFile_inst|regs~357_combout ;
wire \RegFile_inst|regs~98_q ;
wire \RegFile_inst|regs~356_combout ;
wire \RegFile_inst|regs~66_q ;
wire \RegFile_inst|regs~352_combout ;
wire \RegFile_inst|regs~354_combout ;
wire \RegFile_inst|regs~2_q ;
wire \RegFile_inst|regs~320_combout ;
wire \RegFile_inst|regs~321_combout ;
wire \VRAM_inst11|regs~130feeder_combout ;
wire \RegFile_inst|regs~97_q ;
wire \RegFile_inst|regs~1_q ;
wire \RegFile_inst|regs~65_q ;
wire \RegFile_inst|regs~257_combout ;
wire \RegFile_inst|regs~258_combout ;
wire \VRAM_inst11|regs~862_combout ;
wire \VRAM_inst11|regs~863_combout ;
wire \VRAM_inst11|regs~481_q ;
wire \VRAM_inst11|regs~858_combout ;
wire \VRAM_inst11|regs~859_combout ;
wire \VRAM_inst11|regs~449_q ;
wire \VRAM_inst11|regs~417feeder_combout ;
wire \VRAM_inst11|regs~856_combout ;
wire \VRAM_inst11|regs~857_combout ;
wire \VRAM_inst11|regs~417_q ;
wire \VRAM_inst11|regs~860_combout ;
wire \VRAM_inst11|regs~861_combout ;
wire \VRAM_inst11|regs~385_q ;
wire \VRAM_inst11|regs~819_combout ;
wire \VRAM_inst11|regs~820_combout ;
wire \VRAM_inst11|regs~289feeder_combout ;
wire \VRAM_inst11|regs~834_combout ;
wire \VRAM_inst11|regs~835_combout ;
wire \VRAM_inst11|regs~289_q ;
wire \VRAM_inst11|regs~838_combout ;
wire \VRAM_inst11|regs~839_combout ;
wire \VRAM_inst11|regs~353_q ;
wire \VRAM_inst11|regs~321feeder_combout ;
wire \VRAM_inst11|regs~832_combout ;
wire \VRAM_inst11|regs~833_combout ;
wire \VRAM_inst11|regs~321_q ;
wire \VRAM_inst11|regs~836_combout ;
wire \VRAM_inst11|regs~837_combout ;
wire \VRAM_inst11|regs~257_q ;
wire \VRAM_inst11|regs~814_combout ;
wire \VRAM_inst11|regs~815_combout ;
wire \VRAM_inst11|regs~33feeder_combout ;
wire \VRAM_inst11|regs~850_combout ;
wire \VRAM_inst11|regs~851_combout ;
wire \VRAM_inst11|regs~33_q ;
wire \VRAM_inst11|regs~854_combout ;
wire \VRAM_inst11|regs~855_combout ;
wire \VRAM_inst11|regs~97_q ;
wire \VRAM_inst11|regs~65feeder_combout ;
wire \VRAM_inst11|regs~848_combout ;
wire \VRAM_inst11|regs~849_combout ;
wire \VRAM_inst11|regs~65_q ;
wire \VRAM_inst11|regs~852_combout ;
wire \VRAM_inst11|regs~853_combout ;
wire \VRAM_inst11|regs~1_q ;
wire \VRAM_inst11|regs~816_combout ;
wire \VRAM_inst11|regs~817_combout ;
wire \VRAM_inst11|regs~818_combout ;
wire \VRAM_inst11|regs~225feeder_combout ;
wire \VRAM_inst11|regs~846_combout ;
wire \VRAM_inst11|regs~847_combout ;
wire \VRAM_inst11|regs~225_q ;
wire \VRAM_inst11|regs~842_combout ;
wire \VRAM_inst11|regs~843_combout ;
wire \VRAM_inst11|regs~193_q ;
wire \VRAM_inst11|regs~161feeder_combout ;
wire \VRAM_inst11|regs~840_combout ;
wire \VRAM_inst11|regs~841_combout ;
wire \VRAM_inst11|regs~161_q ;
wire \VRAM_inst11|regs~129_q ;
wire \VRAM_inst11|regs~812_combout ;
wire \VRAM_inst11|regs~813_combout ;
wire \VRAM_inst11|regs~821_combout ;
wire \MUX_inst8|RES[1]~0_combout ;
wire \RegFile_inst|regs~33feeder_combout ;
wire \RegFile_inst|regs~353_combout ;
wire \RegFile_inst|regs~33_q ;
wire \RegFile_inst|regs~256_combout ;
wire \MUX_inst6|RES[1]~2_combout ;
wire \RegFile_inst|regs~96_q ;
wire \RegFile_inst|regs~64_q ;
wire \RegFile_inst|regs~32_q ;
wire \RegFile_inst|regs~259_combout ;
wire \RegFile_inst|regs~260_combout ;
wire \MUX_inst6|RES[0]~32_combout ;
wire \ALU_inst|Add1~1 ;
wire \ALU_inst|Add1~2_combout ;
wire \ALU_inst|Add1~4_combout ;
wire \ALU_inst|Add1~0_combout ;
wire \ALU_inst|Add1~5_combout ;
wire \ALU_inst|Add2~1 ;
wire \ALU_inst|Add2~2_combout ;
wire \ALU_inst|Mux30~0_combout ;
wire \ALU_inst|Mux30~1_combout ;
wire \VRAM_inst11|regs~844_combout ;
wire \VRAM_inst11|regs~845_combout ;
wire \VRAM_inst11|regs~130_q ;
wire \VRAM_inst11|regs~386_q ;
wire \VRAM_inst11|regs~258feeder_combout ;
wire \VRAM_inst11|regs~258_q ;
wire \VRAM_inst11|regs~2_q ;
wire \VRAM_inst11|regs~806_combout ;
wire \VRAM_inst11|regs~807_combout ;
wire \VRAM_inst11|regs~290feeder_combout ;
wire \VRAM_inst11|regs~290_q ;
wire \VRAM_inst11|regs~34_q ;
wire \VRAM_inst11|regs~162feeder_combout ;
wire \VRAM_inst11|regs~162_q ;
wire \VRAM_inst11|regs~804_combout ;
wire \VRAM_inst11|regs~418_q ;
wire \VRAM_inst11|regs~805_combout ;
wire \VRAM_inst11|regs~808_combout ;
wire \VRAM_inst11|regs~354feeder_combout ;
wire \VRAM_inst11|regs~354_q ;
wire \VRAM_inst11|regs~482_q ;
wire \VRAM_inst11|regs~226feeder_combout ;
wire \VRAM_inst11|regs~226_q ;
wire \VRAM_inst11|regs~98_q ;
wire \VRAM_inst11|regs~809_combout ;
wire \VRAM_inst11|regs~810_combout ;
wire \VRAM_inst11|regs~450feeder_combout ;
wire \VRAM_inst11|regs~450_q ;
wire \VRAM_inst11|regs~194_q ;
wire \VRAM_inst11|regs~322feeder_combout ;
wire \VRAM_inst11|regs~322_q ;
wire \VRAM_inst11|regs~66_q ;
wire \VRAM_inst11|regs~802_combout ;
wire \VRAM_inst11|regs~803_combout ;
wire \VRAM_inst11|regs~811_combout ;
wire \MUX_inst8|RES[2]~31_combout ;
wire \RegFile_inst|regs~34_q ;
wire \RegFile_inst|regs~351_combout ;
wire \ALU_inst|Add1~3 ;
wire \ALU_inst|Add1~6_combout ;
wire \ALU_inst|Add1~94_combout ;
wire \ALU_inst|Mux29~0_combout ;
wire \ALU_inst|Add2~3 ;
wire \ALU_inst|Add2~4_combout ;
wire \ALU_inst|Mux29~1_combout ;
wire \VRAM_inst11|regs~416feeder_combout ;
wire \VRAM_inst11|regs~416_q ;
wire \VRAM_inst11|regs~160_q ;
wire \VRAM_inst11|regs~288feeder_combout ;
wire \VRAM_inst11|regs~288_q ;
wire \VRAM_inst11|regs~32_q ;
wire \VRAM_inst11|regs~822_combout ;
wire \VRAM_inst11|regs~823_combout ;
wire \VRAM_inst11|regs~352feeder_combout ;
wire \VRAM_inst11|regs~352_q ;
wire \VRAM_inst11|regs~96_q ;
wire \VRAM_inst11|regs~829_combout ;
wire \VRAM_inst11|regs~224feeder_combout ;
wire \VRAM_inst11|regs~224_q ;
wire \VRAM_inst11|regs~480_q ;
wire \VRAM_inst11|regs~830_combout ;
wire \VRAM_inst11|regs~320feeder_combout ;
wire \VRAM_inst11|regs~320_q ;
wire \VRAM_inst11|regs~192feeder_combout ;
wire \VRAM_inst11|regs~192_q ;
wire \VRAM_inst11|regs~64_q ;
wire \VRAM_inst11|regs~824_combout ;
wire \VRAM_inst11|regs~448_q ;
wire \VRAM_inst11|regs~825_combout ;
wire \VRAM_inst11|regs~256feeder_combout ;
wire \VRAM_inst11|regs~256_q ;
wire \VRAM_inst11|regs~128feeder_combout ;
wire \VRAM_inst11|regs~128_q ;
wire \VRAM_inst11|regs~0_q ;
wire \VRAM_inst11|regs~826_combout ;
wire \VRAM_inst11|regs~384_q ;
wire \VRAM_inst11|regs~827_combout ;
wire \VRAM_inst11|regs~828_combout ;
wire \VRAM_inst11|regs~831_combout ;
wire \MUX_inst8|RES[0]~1_combout ;
wire \RegFile_inst|regs~0_q ;
wire \RegFile_inst|regs~261_combout ;
wire \ALU_inst|Add2~0_combout ;
wire \ALU_inst|Mux31~0_combout ;
wire \RegFile_inst|regs~62_q ;
wire \RegFile_inst|regs~30_q ;
wire \RegFile_inst|regs~323_combout ;
wire \RegFile_inst|regs~61feeder_combout ;
wire \RegFile_inst|regs~61_q ;
wire \RegFile_inst|regs~29_q ;
wire \RegFile_inst|regs~324_combout ;
wire \RegFile_inst|regs~60_q ;
wire \RegFile_inst|regs~28_q ;
wire \RegFile_inst|regs~325_combout ;
wire \RegFile_inst|regs~25_q ;
wire \RegFile_inst|regs~328_combout ;
wire \VRAM_inst11|regs~440feeder_combout ;
wire \VRAM_inst11|regs~440_q ;
wire \VRAM_inst11|regs~184_q ;
wire \VRAM_inst11|regs~312feeder_combout ;
wire \VRAM_inst11|regs~312_q ;
wire \VRAM_inst11|regs~56_q ;
wire \VRAM_inst11|regs~582_combout ;
wire \VRAM_inst11|regs~583_combout ;
wire \VRAM_inst11|regs~280feeder_combout ;
wire \VRAM_inst11|regs~280_q ;
wire \VRAM_inst11|regs~408_q ;
wire \VRAM_inst11|regs~152feeder_combout ;
wire \VRAM_inst11|regs~152_q ;
wire \VRAM_inst11|regs~24_q ;
wire \VRAM_inst11|regs~586_combout ;
wire \VRAM_inst11|regs~587_combout ;
wire \VRAM_inst11|regs~344feeder_combout ;
wire \VRAM_inst11|regs~344_q ;
wire \VRAM_inst11|regs~472_q ;
wire \VRAM_inst11|regs~216feeder_combout ;
wire \VRAM_inst11|regs~216_q ;
wire \VRAM_inst11|regs~88_q ;
wire \VRAM_inst11|regs~584_combout ;
wire \VRAM_inst11|regs~585_combout ;
wire \VRAM_inst11|regs~588_combout ;
wire \VRAM_inst11|regs~504_q ;
wire \VRAM_inst11|regs~248_q ;
wire \VRAM_inst11|regs~376feeder_combout ;
wire \VRAM_inst11|regs~376_q ;
wire \VRAM_inst11|regs~120_q ;
wire \VRAM_inst11|regs~589_combout ;
wire \VRAM_inst11|regs~590_combout ;
wire \VRAM_inst11|regs~591_combout ;
wire \RegFile_inst|regs~56_q ;
wire \RegFile_inst|regs~24_q ;
wire \RegFile_inst|regs~329_combout ;
wire \RegFile_inst|regs~23_q ;
wire \RegFile_inst|regs~330_combout ;
wire \RegFile_inst|regs~54_q ;
wire \RegFile_inst|regs~22_q ;
wire \RegFile_inst|regs~331_combout ;
wire \VRAM_inst11|regs~244feeder_combout ;
wire \VRAM_inst11|regs~244_q ;
wire \VRAM_inst11|regs~500_q ;
wire \VRAM_inst11|regs~372feeder_combout ;
wire \VRAM_inst11|regs~372_q ;
wire \VRAM_inst11|regs~116_q ;
wire \VRAM_inst11|regs~629_combout ;
wire \VRAM_inst11|regs~630_combout ;
wire \VRAM_inst11|regs~436feeder_combout ;
wire \VRAM_inst11|regs~436_q ;
wire \VRAM_inst11|regs~180_q ;
wire \VRAM_inst11|regs~308feeder_combout ;
wire \VRAM_inst11|regs~308_q ;
wire \VRAM_inst11|regs~52_q ;
wire \VRAM_inst11|regs~622_combout ;
wire \VRAM_inst11|regs~623_combout ;
wire \VRAM_inst11|regs~340feeder_combout ;
wire \VRAM_inst11|regs~340_q ;
wire \VRAM_inst11|regs~468_q ;
wire \VRAM_inst11|regs~212feeder_combout ;
wire \VRAM_inst11|regs~212_q ;
wire \VRAM_inst11|regs~84_q ;
wire \VRAM_inst11|regs~624_combout ;
wire \VRAM_inst11|regs~625_combout ;
wire \VRAM_inst11|regs~276feeder_combout ;
wire \VRAM_inst11|regs~276_q ;
wire \VRAM_inst11|regs~404_q ;
wire \VRAM_inst11|regs~148feeder_combout ;
wire \VRAM_inst11|regs~148_q ;
wire \VRAM_inst11|regs~20_q ;
wire \VRAM_inst11|regs~626_combout ;
wire \VRAM_inst11|regs~627_combout ;
wire \VRAM_inst11|regs~628_combout ;
wire \VRAM_inst11|regs~631_combout ;
wire \VRAM_inst11|regs~371feeder_combout ;
wire \VRAM_inst11|regs~371_q ;
wire \VRAM_inst11|regs~339_q ;
wire \VRAM_inst11|regs~307feeder_combout ;
wire \VRAM_inst11|regs~307_q ;
wire \VRAM_inst11|regs~275_q ;
wire \VRAM_inst11|regs~632_combout ;
wire \VRAM_inst11|regs~633_combout ;
wire \VRAM_inst11|regs~179feeder_combout ;
wire \VRAM_inst11|regs~179_q ;
wire \VRAM_inst11|regs~243_q ;
wire \VRAM_inst11|regs~211feeder_combout ;
wire \VRAM_inst11|regs~211_q ;
wire \VRAM_inst11|regs~147_q ;
wire \VRAM_inst11|regs~634_combout ;
wire \VRAM_inst11|regs~635_combout ;
wire \VRAM_inst11|regs~83feeder_combout ;
wire \VRAM_inst11|regs~83_q ;
wire \VRAM_inst11|regs~115_q ;
wire \VRAM_inst11|regs~51feeder_combout ;
wire \VRAM_inst11|regs~51_q ;
wire \VRAM_inst11|regs~19_q ;
wire \VRAM_inst11|regs~636_combout ;
wire \VRAM_inst11|regs~637_combout ;
wire \VRAM_inst11|regs~638_combout ;
wire \VRAM_inst11|regs~499_q ;
wire \VRAM_inst11|regs~435_q ;
wire \VRAM_inst11|regs~467feeder_combout ;
wire \VRAM_inst11|regs~467_q ;
wire \VRAM_inst11|regs~403_q ;
wire \VRAM_inst11|regs~639_combout ;
wire \VRAM_inst11|regs~640_combout ;
wire \VRAM_inst11|regs~641_combout ;
wire \VRAM_inst11|regs~466feeder_combout ;
wire \VRAM_inst11|regs~466_q ;
wire \VRAM_inst11|regs~210_q ;
wire \VRAM_inst11|regs~338feeder_combout ;
wire \VRAM_inst11|regs~338_q ;
wire \VRAM_inst11|regs~82_q ;
wire \VRAM_inst11|regs~642_combout ;
wire \VRAM_inst11|regs~643_combout ;
wire \VRAM_inst11|regs~370feeder_combout ;
wire \VRAM_inst11|regs~370_q ;
wire \VRAM_inst11|regs~498_q ;
wire \VRAM_inst11|regs~242feeder_combout ;
wire \VRAM_inst11|regs~242_q ;
wire \VRAM_inst11|regs~114_q ;
wire \VRAM_inst11|regs~649_combout ;
wire \VRAM_inst11|regs~650_combout ;
wire \VRAM_inst11|regs~146feeder_combout ;
wire \VRAM_inst11|regs~146_q ;
wire \VRAM_inst11|regs~274feeder_combout ;
wire \VRAM_inst11|regs~274_q ;
wire \VRAM_inst11|regs~18_q ;
wire \VRAM_inst11|regs~646_combout ;
wire \VRAM_inst11|regs~402_q ;
wire \VRAM_inst11|regs~647_combout ;
wire \VRAM_inst11|regs~306feeder_combout ;
wire \VRAM_inst11|regs~306_q ;
wire \VRAM_inst11|regs~434_q ;
wire \VRAM_inst11|regs~178feeder_combout ;
wire \VRAM_inst11|regs~178_q ;
wire \VRAM_inst11|regs~50_q ;
wire \VRAM_inst11|regs~644_combout ;
wire \VRAM_inst11|regs~645_combout ;
wire \VRAM_inst11|regs~648_combout ;
wire \VRAM_inst11|regs~651_combout ;
wire \RegFile_inst|regs~50_q ;
wire \RegFile_inst|regs~18_q ;
wire \RegFile_inst|regs~335_combout ;
wire \RegFile_inst|regs~16_q ;
wire \RegFile_inst|regs~337_combout ;
wire \VRAM_inst11|regs~462feeder_combout ;
wire \VRAM_inst11|regs~462_q ;
wire \VRAM_inst11|regs~206_q ;
wire \VRAM_inst11|regs~334feeder_combout ;
wire \VRAM_inst11|regs~334_q ;
wire \VRAM_inst11|regs~78_q ;
wire \VRAM_inst11|regs~682_combout ;
wire \VRAM_inst11|regs~683_combout ;
wire \VRAM_inst11|regs~366feeder_combout ;
wire \VRAM_inst11|regs~366_q ;
wire \VRAM_inst11|regs~494_q ;
wire \VRAM_inst11|regs~238feeder_combout ;
wire \VRAM_inst11|regs~238_q ;
wire \VRAM_inst11|regs~110_q ;
wire \VRAM_inst11|regs~689_combout ;
wire \VRAM_inst11|regs~690_combout ;
wire \VRAM_inst11|regs~142feeder_combout ;
wire \VRAM_inst11|regs~142_q ;
wire \VRAM_inst11|regs~398_q ;
wire \VRAM_inst11|regs~270feeder_combout ;
wire \VRAM_inst11|regs~270_q ;
wire \VRAM_inst11|regs~14_q ;
wire \VRAM_inst11|regs~686_combout ;
wire \VRAM_inst11|regs~687_combout ;
wire \VRAM_inst11|regs~302feeder_combout ;
wire \VRAM_inst11|regs~302_q ;
wire \VRAM_inst11|regs~430_q ;
wire \VRAM_inst11|regs~174feeder_combout ;
wire \VRAM_inst11|regs~174_q ;
wire \VRAM_inst11|regs~46_q ;
wire \VRAM_inst11|regs~684_combout ;
wire \VRAM_inst11|regs~685_combout ;
wire \VRAM_inst11|regs~688_combout ;
wire \VRAM_inst11|regs~691_combout ;
wire \RegFile_inst|regs~14_q ;
wire \RegFile_inst|regs~339_combout ;
wire \RegFile_inst|regs~13_q ;
wire \RegFile_inst|regs~340_combout ;
wire \RegFile_inst|regs~12_q ;
wire \RegFile_inst|regs~44_q ;
wire \RegFile_inst|regs~341_combout ;
wire \RegFile_inst|regs~11_q ;
wire \RegFile_inst|regs~342_combout ;
wire \RegFile_inst|regs~10_q ;
wire \RegFile_inst|regs~343_combout ;
wire \RegFile_inst|regs~9_q ;
wire \RegFile_inst|regs~344_combout ;
wire \VRAM_inst11|regs~454feeder_combout ;
wire \VRAM_inst11|regs~454_q ;
wire \VRAM_inst11|regs~198_q ;
wire \VRAM_inst11|regs~326feeder_combout ;
wire \VRAM_inst11|regs~326_q ;
wire \VRAM_inst11|regs~70_q ;
wire \VRAM_inst11|regs~762_combout ;
wire \VRAM_inst11|regs~763_combout ;
wire \VRAM_inst11|regs~134feeder_combout ;
wire \VRAM_inst11|regs~134_q ;
wire \VRAM_inst11|regs~390_q ;
wire \VRAM_inst11|regs~262feeder_combout ;
wire \VRAM_inst11|regs~262_q ;
wire \VRAM_inst11|regs~6_q ;
wire \VRAM_inst11|regs~766_combout ;
wire \VRAM_inst11|regs~767_combout ;
wire \VRAM_inst11|regs~294feeder_combout ;
wire \VRAM_inst11|regs~294_q ;
wire \VRAM_inst11|regs~422_q ;
wire \VRAM_inst11|regs~166feeder_combout ;
wire \VRAM_inst11|regs~166_q ;
wire \VRAM_inst11|regs~38_q ;
wire \VRAM_inst11|regs~764_combout ;
wire \VRAM_inst11|regs~765_combout ;
wire \VRAM_inst11|regs~768_combout ;
wire \VRAM_inst11|regs~358feeder_combout ;
wire \VRAM_inst11|regs~358_q ;
wire \VRAM_inst11|regs~486_q ;
wire \VRAM_inst11|regs~230feeder_combout ;
wire \VRAM_inst11|regs~230_q ;
wire \VRAM_inst11|regs~102_q ;
wire \VRAM_inst11|regs~769_combout ;
wire \VRAM_inst11|regs~770_combout ;
wire \VRAM_inst11|regs~771_combout ;
wire \RegFile_inst|regs~38_q ;
wire \RegFile_inst|regs~6_q ;
wire \RegFile_inst|regs~347_combout ;
wire \RegFile_inst|regs~5_q ;
wire \RegFile_inst|regs~348_combout ;
wire \RegFile_inst|regs~35feeder_combout ;
wire \RegFile_inst|regs~35_q ;
wire \RegFile_inst|regs~99_q ;
wire \RegFile_inst|regs~67_q ;
wire \RegFile_inst|regs~318_combout ;
wire \RegFile_inst|regs~319_combout ;
wire \MUX_inst6|RES[3]~31_combout ;
wire \ALU_inst|Add1~7 ;
wire \ALU_inst|Add1~9 ;
wire \ALU_inst|Add1~10_combout ;
wire \ALU_inst|Add1~92_combout ;
wire \RegFile_inst|regs~36_q ;
wire \RegFile_inst|regs~4_q ;
wire \RegFile_inst|regs~349_combout ;
wire \ALU_inst|Mux27~0_combout ;
wire \ALU_inst|Add1~8_combout ;
wire \ALU_inst|Add1~93_combout ;
wire \ALU_inst|Add2~5 ;
wire \ALU_inst|Add2~7 ;
wire \ALU_inst|Add2~8_combout ;
wire \ALU_inst|Mux27~1_combout ;
wire \VRAM_inst11|regs~420feeder_combout ;
wire \VRAM_inst11|regs~420_q ;
wire \VRAM_inst11|regs~164_q ;
wire \VRAM_inst11|regs~292feeder_combout ;
wire \VRAM_inst11|regs~292_q ;
wire \VRAM_inst11|regs~36_q ;
wire \VRAM_inst11|regs~782_combout ;
wire \VRAM_inst11|regs~783_combout ;
wire \VRAM_inst11|regs~228feeder_combout ;
wire \VRAM_inst11|regs~228_q ;
wire \VRAM_inst11|regs~484_q ;
wire \VRAM_inst11|regs~356feeder_combout ;
wire \VRAM_inst11|regs~356_q ;
wire \VRAM_inst11|regs~100_q ;
wire \VRAM_inst11|regs~789_combout ;
wire \VRAM_inst11|regs~790_combout ;
wire \VRAM_inst11|regs~324feeder_combout ;
wire \VRAM_inst11|regs~324_q ;
wire \VRAM_inst11|regs~196feeder_combout ;
wire \VRAM_inst11|regs~196_q ;
wire \VRAM_inst11|regs~68_q ;
wire \VRAM_inst11|regs~784_combout ;
wire \VRAM_inst11|regs~452_q ;
wire \VRAM_inst11|regs~785_combout ;
wire \VRAM_inst11|regs~260feeder_combout ;
wire \VRAM_inst11|regs~260_q ;
wire \VRAM_inst11|regs~132feeder_combout ;
wire \VRAM_inst11|regs~132_q ;
wire \VRAM_inst11|regs~4_q ;
wire \VRAM_inst11|regs~786_combout ;
wire \VRAM_inst11|regs~388_q ;
wire \VRAM_inst11|regs~787_combout ;
wire \VRAM_inst11|regs~788_combout ;
wire \VRAM_inst11|regs~791_combout ;
wire \MUX_inst8|RES[4]~29_combout ;
wire \RegFile_inst|regs~100_q ;
wire \RegFile_inst|regs~68_q ;
wire \RegFile_inst|regs~316_combout ;
wire \RegFile_inst|regs~317_combout ;
wire \MUX_inst6|RES[4]~30_combout ;
wire \ALU_inst|Add1~11 ;
wire \ALU_inst|Add1~12_combout ;
wire \ALU_inst|Add1~91_combout ;
wire \ALU_inst|Mux26~0_combout ;
wire \ALU_inst|Add2~9 ;
wire \ALU_inst|Add2~10_combout ;
wire \ALU_inst|Mux26~1_combout ;
wire \VRAM_inst11|regs~37feeder_combout ;
wire \VRAM_inst11|regs~37_q ;
wire \VRAM_inst11|regs~101_q ;
wire \VRAM_inst11|regs~69feeder_combout ;
wire \VRAM_inst11|regs~69_q ;
wire \VRAM_inst11|regs~5_q ;
wire \VRAM_inst11|regs~776_combout ;
wire \VRAM_inst11|regs~777_combout ;
wire \VRAM_inst11|regs~293feeder_combout ;
wire \VRAM_inst11|regs~293_q ;
wire \VRAM_inst11|regs~357_q ;
wire \VRAM_inst11|regs~325feeder_combout ;
wire \VRAM_inst11|regs~325_q ;
wire \VRAM_inst11|regs~261_q ;
wire \VRAM_inst11|regs~774_combout ;
wire \VRAM_inst11|regs~775_combout ;
wire \VRAM_inst11|regs~778_combout ;
wire \VRAM_inst11|regs~229feeder_combout ;
wire \VRAM_inst11|regs~229_q ;
wire \VRAM_inst11|regs~197_q ;
wire \VRAM_inst11|regs~165feeder_combout ;
wire \VRAM_inst11|regs~165_q ;
wire \VRAM_inst11|regs~133_q ;
wire \VRAM_inst11|regs~772_combout ;
wire \VRAM_inst11|regs~773_combout ;
wire \VRAM_inst11|regs~485_q ;
wire \VRAM_inst11|regs~453_q ;
wire \VRAM_inst11|regs~421feeder_combout ;
wire \VRAM_inst11|regs~421_q ;
wire \VRAM_inst11|regs~389_q ;
wire \VRAM_inst11|regs~779_combout ;
wire \VRAM_inst11|regs~780_combout ;
wire \VRAM_inst11|regs~781_combout ;
wire \MUX_inst8|RES[5]~28_combout ;
wire \RegFile_inst|regs~37feeder_combout ;
wire \RegFile_inst|regs~37_q ;
wire \RegFile_inst|regs~101_q ;
wire \RegFile_inst|regs~69_q ;
wire \RegFile_inst|regs~314_combout ;
wire \RegFile_inst|regs~315_combout ;
wire \MUX_inst6|RES[5]~29_combout ;
wire \ALU_inst|Add1~13 ;
wire \ALU_inst|Add1~14_combout ;
wire \ALU_inst|Add1~90_combout ;
wire \ALU_inst|Mux25~0_combout ;
wire \ALU_inst|Add2~11 ;
wire \ALU_inst|Add2~12_combout ;
wire \ALU_inst|Mux25~1_combout ;
wire \MUX_inst8|RES[6]~27_combout ;
wire \RegFile_inst|regs~102_q ;
wire \RegFile_inst|regs~70_q ;
wire \RegFile_inst|regs~312_combout ;
wire \RegFile_inst|regs~313_combout ;
wire \MUX_inst6|RES[6]~28_combout ;
wire \ALU_inst|Add1~15 ;
wire \ALU_inst|Add1~16_combout ;
wire \ALU_inst|Add1~89_combout ;
wire \RegFile_inst|regs~39feeder_combout ;
wire \RegFile_inst|regs~39_q ;
wire \RegFile_inst|regs~7_q ;
wire \RegFile_inst|regs~346_combout ;
wire \ALU_inst|Add2~13 ;
wire \ALU_inst|Add2~14_combout ;
wire \ALU_inst|Mux24~0_combout ;
wire \ALU_inst|Mux24~1_combout ;
wire \VRAM_inst11|regs~103feeder_combout ;
wire \VRAM_inst11|regs~103_q ;
wire \VRAM_inst11|regs~39_q ;
wire \VRAM_inst11|regs~7feeder_combout ;
wire \VRAM_inst11|regs~7_q ;
wire \VRAM_inst11|regs~71_q ;
wire \VRAM_inst11|regs~756_combout ;
wire \VRAM_inst11|regs~757_combout ;
wire \VRAM_inst11|regs~167feeder_combout ;
wire \VRAM_inst11|regs~167_q ;
wire \VRAM_inst11|regs~231_q ;
wire \VRAM_inst11|regs~199feeder_combout ;
wire \VRAM_inst11|regs~199_q ;
wire \VRAM_inst11|regs~135_q ;
wire \VRAM_inst11|regs~754_combout ;
wire \VRAM_inst11|regs~755_combout ;
wire \VRAM_inst11|regs~758_combout ;
wire \VRAM_inst11|regs~359feeder_combout ;
wire \VRAM_inst11|regs~359_q ;
wire \VRAM_inst11|regs~327_q ;
wire \VRAM_inst11|regs~295feeder_combout ;
wire \VRAM_inst11|regs~295_q ;
wire \VRAM_inst11|regs~263_q ;
wire \VRAM_inst11|regs~752_combout ;
wire \VRAM_inst11|regs~753_combout ;
wire \VRAM_inst11|regs~487_q ;
wire \VRAM_inst11|regs~423_q ;
wire \VRAM_inst11|regs~455feeder_combout ;
wire \VRAM_inst11|regs~455_q ;
wire \VRAM_inst11|regs~391_q ;
wire \VRAM_inst11|regs~759_combout ;
wire \VRAM_inst11|regs~760_combout ;
wire \VRAM_inst11|regs~761_combout ;
wire \MUX_inst8|RES[7]~26_combout ;
wire \RegFile_inst|regs~103_q ;
wire \RegFile_inst|regs~71_q ;
wire \RegFile_inst|regs~310_combout ;
wire \RegFile_inst|regs~311_combout ;
wire \MUX_inst6|RES[7]~27_combout ;
wire \ALU_inst|Add1~17 ;
wire \ALU_inst|Add1~18_combout ;
wire \ALU_inst|Add1~88_combout ;
wire \RegFile_inst|regs~8_q ;
wire \RegFile_inst|regs~40_q ;
wire \RegFile_inst|regs~345_combout ;
wire \ALU_inst|Add2~15 ;
wire \ALU_inst|Add2~16_combout ;
wire \ALU_inst|Mux23~0_combout ;
wire \ALU_inst|Mux23~1_combout ;
wire \VRAM_inst11|regs~232feeder_combout ;
wire \VRAM_inst11|regs~232_q ;
wire \VRAM_inst11|regs~488_q ;
wire \VRAM_inst11|regs~360feeder_combout ;
wire \VRAM_inst11|regs~360_q ;
wire \VRAM_inst11|regs~104_q ;
wire \VRAM_inst11|regs~749_combout ;
wire \VRAM_inst11|regs~750_combout ;
wire \VRAM_inst11|regs~424feeder_combout ;
wire \VRAM_inst11|regs~424_q ;
wire \VRAM_inst11|regs~168_q ;
wire \VRAM_inst11|regs~296feeder_combout ;
wire \VRAM_inst11|regs~296_q ;
wire \VRAM_inst11|regs~40_q ;
wire \VRAM_inst11|regs~742_combout ;
wire \VRAM_inst11|regs~743_combout ;
wire \VRAM_inst11|regs~264feeder_combout ;
wire \VRAM_inst11|regs~264_q ;
wire \VRAM_inst11|regs~392_q ;
wire \VRAM_inst11|regs~136feeder_combout ;
wire \VRAM_inst11|regs~136_q ;
wire \VRAM_inst11|regs~8_q ;
wire \VRAM_inst11|regs~746_combout ;
wire \VRAM_inst11|regs~747_combout ;
wire \VRAM_inst11|regs~328feeder_combout ;
wire \VRAM_inst11|regs~328_q ;
wire \VRAM_inst11|regs~456_q ;
wire \VRAM_inst11|regs~200feeder_combout ;
wire \VRAM_inst11|regs~200_q ;
wire \VRAM_inst11|regs~72_q ;
wire \VRAM_inst11|regs~744_combout ;
wire \VRAM_inst11|regs~745_combout ;
wire \VRAM_inst11|regs~748_combout ;
wire \VRAM_inst11|regs~751_combout ;
wire \MUX_inst8|RES[8]~25_combout ;
wire \RegFile_inst|regs~104_q ;
wire \RegFile_inst|regs~72_q ;
wire \RegFile_inst|regs~308_combout ;
wire \RegFile_inst|regs~309_combout ;
wire \MUX_inst6|RES[8]~26_combout ;
wire \ALU_inst|Add1~19 ;
wire \ALU_inst|Add1~20_combout ;
wire \ALU_inst|Add1~87_combout ;
wire \ALU_inst|Mux22~0_combout ;
wire \ALU_inst|Add2~17 ;
wire \ALU_inst|Add2~18_combout ;
wire \ALU_inst|Mux22~1_combout ;
wire \VRAM_inst11|regs~489_q ;
wire \VRAM_inst11|regs~457_q ;
wire \VRAM_inst11|regs~425feeder_combout ;
wire \VRAM_inst11|regs~425_q ;
wire \VRAM_inst11|regs~393_q ;
wire \VRAM_inst11|regs~739_combout ;
wire \VRAM_inst11|regs~740_combout ;
wire \VRAM_inst11|regs~233feeder_combout ;
wire \VRAM_inst11|regs~233_q ;
wire \VRAM_inst11|regs~201_q ;
wire \VRAM_inst11|regs~169feeder_combout ;
wire \VRAM_inst11|regs~169_q ;
wire \VRAM_inst11|regs~137_q ;
wire \VRAM_inst11|regs~732_combout ;
wire \VRAM_inst11|regs~733_combout ;
wire \VRAM_inst11|regs~41feeder_combout ;
wire \VRAM_inst11|regs~41_q ;
wire \VRAM_inst11|regs~105_q ;
wire \VRAM_inst11|regs~73feeder_combout ;
wire \VRAM_inst11|regs~73_q ;
wire \VRAM_inst11|regs~9_q ;
wire \VRAM_inst11|regs~736_combout ;
wire \VRAM_inst11|regs~737_combout ;
wire \VRAM_inst11|regs~297feeder_combout ;
wire \VRAM_inst11|regs~297_q ;
wire \VRAM_inst11|regs~361_q ;
wire \VRAM_inst11|regs~329feeder_combout ;
wire \VRAM_inst11|regs~329_q ;
wire \VRAM_inst11|regs~265_q ;
wire \VRAM_inst11|regs~734_combout ;
wire \VRAM_inst11|regs~735_combout ;
wire \VRAM_inst11|regs~738_combout ;
wire \VRAM_inst11|regs~741_combout ;
wire \MUX_inst8|RES[9]~24_combout ;
wire \RegFile_inst|regs~41feeder_combout ;
wire \RegFile_inst|regs~41_q ;
wire \RegFile_inst|regs~105_q ;
wire \RegFile_inst|regs~73_q ;
wire \RegFile_inst|regs~306_combout ;
wire \RegFile_inst|regs~307_combout ;
wire \MUX_inst6|RES[9]~25_combout ;
wire \ALU_inst|Add1~21 ;
wire \ALU_inst|Add1~22_combout ;
wire \ALU_inst|Add1~86_combout ;
wire \ALU_inst|Add2~19 ;
wire \ALU_inst|Add2~20_combout ;
wire \ALU_inst|Mux21~0_combout ;
wire \ALU_inst|Mux21~1_combout ;
wire \VRAM_inst11|regs~458feeder_combout ;
wire \VRAM_inst11|regs~458_q ;
wire \VRAM_inst11|regs~202_q ;
wire \VRAM_inst11|regs~330feeder_combout ;
wire \VRAM_inst11|regs~330_q ;
wire \VRAM_inst11|regs~74_q ;
wire \VRAM_inst11|regs~722_combout ;
wire \VRAM_inst11|regs~723_combout ;
wire \VRAM_inst11|regs~298feeder_combout ;
wire \VRAM_inst11|regs~298_q ;
wire \VRAM_inst11|regs~426_q ;
wire \VRAM_inst11|regs~170feeder_combout ;
wire \VRAM_inst11|regs~170_q ;
wire \VRAM_inst11|regs~42_q ;
wire \VRAM_inst11|regs~724_combout ;
wire \VRAM_inst11|regs~725_combout ;
wire \VRAM_inst11|regs~138feeder_combout ;
wire \VRAM_inst11|regs~138_q ;
wire \VRAM_inst11|regs~394_q ;
wire \VRAM_inst11|regs~266feeder_combout ;
wire \VRAM_inst11|regs~266_q ;
wire \VRAM_inst11|regs~10_q ;
wire \VRAM_inst11|regs~726_combout ;
wire \VRAM_inst11|regs~727_combout ;
wire \VRAM_inst11|regs~728_combout ;
wire \VRAM_inst11|regs~362feeder_combout ;
wire \VRAM_inst11|regs~362_q ;
wire \VRAM_inst11|regs~490_q ;
wire \VRAM_inst11|regs~234feeder_combout ;
wire \VRAM_inst11|regs~234_q ;
wire \VRAM_inst11|regs~106_q ;
wire \VRAM_inst11|regs~729_combout ;
wire \VRAM_inst11|regs~730_combout ;
wire \VRAM_inst11|regs~731_combout ;
wire \MUX_inst8|RES[10]~23_combout ;
wire \RegFile_inst|regs~42_q ;
wire \RegFile_inst|regs~304_combout ;
wire \RegFile_inst|regs~106_q ;
wire \RegFile_inst|regs~74_q ;
wire \RegFile_inst|regs~305_combout ;
wire \MUX_inst6|RES[10]~24_combout ;
wire \ALU_inst|Add1~23 ;
wire \ALU_inst|Add1~24_combout ;
wire \ALU_inst|Add1~85_combout ;
wire \ALU_inst|Mux20~0_combout ;
wire \ALU_inst|Add2~21 ;
wire \ALU_inst|Add2~22_combout ;
wire \ALU_inst|Mux20~1_combout ;
wire \VRAM_inst11|regs~491_q ;
wire \VRAM_inst11|regs~427_q ;
wire \VRAM_inst11|regs~459feeder_combout ;
wire \VRAM_inst11|regs~459_q ;
wire \VRAM_inst11|regs~395_q ;
wire \VRAM_inst11|regs~719_combout ;
wire \VRAM_inst11|regs~720_combout ;
wire \VRAM_inst11|regs~363feeder_combout ;
wire \VRAM_inst11|regs~363_q ;
wire \VRAM_inst11|regs~331_q ;
wire \VRAM_inst11|regs~299feeder_combout ;
wire \VRAM_inst11|regs~299_q ;
wire \VRAM_inst11|regs~267_q ;
wire \VRAM_inst11|regs~712_combout ;
wire \VRAM_inst11|regs~713_combout ;
wire \VRAM_inst11|regs~107feeder_combout ;
wire \VRAM_inst11|regs~107_q ;
wire \VRAM_inst11|regs~43_q ;
wire \VRAM_inst11|regs~11feeder_combout ;
wire \VRAM_inst11|regs~11_q ;
wire \VRAM_inst11|regs~75_q ;
wire \VRAM_inst11|regs~716_combout ;
wire \VRAM_inst11|regs~717_combout ;
wire \VRAM_inst11|regs~171feeder_combout ;
wire \VRAM_inst11|regs~171_q ;
wire \VRAM_inst11|regs~235_q ;
wire \VRAM_inst11|regs~203feeder_combout ;
wire \VRAM_inst11|regs~203_q ;
wire \VRAM_inst11|regs~139_q ;
wire \VRAM_inst11|regs~714_combout ;
wire \VRAM_inst11|regs~715_combout ;
wire \VRAM_inst11|regs~718_combout ;
wire \VRAM_inst11|regs~721_combout ;
wire \MUX_inst8|RES[11]~22_combout ;
wire \RegFile_inst|regs~43feeder_combout ;
wire \RegFile_inst|regs~43_q ;
wire \RegFile_inst|regs~107_q ;
wire \RegFile_inst|regs~75_q ;
wire \RegFile_inst|regs~302_combout ;
wire \RegFile_inst|regs~303_combout ;
wire \MUX_inst6|RES[11]~23_combout ;
wire \ALU_inst|Add1~25 ;
wire \ALU_inst|Add1~26_combout ;
wire \ALU_inst|Add1~84_combout ;
wire \ALU_inst|Mux19~0_combout ;
wire \ALU_inst|Add2~23 ;
wire \ALU_inst|Add2~24_combout ;
wire \ALU_inst|Mux19~1_combout ;
wire \VRAM_inst11|regs~428feeder_combout ;
wire \VRAM_inst11|regs~428_q ;
wire \VRAM_inst11|regs~172_q ;
wire \VRAM_inst11|regs~300feeder_combout ;
wire \VRAM_inst11|regs~300_q ;
wire \VRAM_inst11|regs~44_q ;
wire \VRAM_inst11|regs~702_combout ;
wire \VRAM_inst11|regs~703_combout ;
wire \VRAM_inst11|regs~268feeder_combout ;
wire \VRAM_inst11|regs~268_q ;
wire \VRAM_inst11|regs~396_q ;
wire \VRAM_inst11|regs~140feeder_combout ;
wire \VRAM_inst11|regs~140_q ;
wire \VRAM_inst11|regs~12_q ;
wire \VRAM_inst11|regs~706_combout ;
wire \VRAM_inst11|regs~707_combout ;
wire \VRAM_inst11|regs~332feeder_combout ;
wire \VRAM_inst11|regs~332_q ;
wire \VRAM_inst11|regs~460_q ;
wire \VRAM_inst11|regs~204feeder_combout ;
wire \VRAM_inst11|regs~204_q ;
wire \VRAM_inst11|regs~76_q ;
wire \VRAM_inst11|regs~704_combout ;
wire \VRAM_inst11|regs~705_combout ;
wire \VRAM_inst11|regs~708_combout ;
wire \VRAM_inst11|regs~236feeder_combout ;
wire \VRAM_inst11|regs~236_q ;
wire \VRAM_inst11|regs~492_q ;
wire \VRAM_inst11|regs~364feeder_combout ;
wire \VRAM_inst11|regs~364_q ;
wire \VRAM_inst11|regs~108_q ;
wire \VRAM_inst11|regs~709_combout ;
wire \VRAM_inst11|regs~710_combout ;
wire \VRAM_inst11|regs~711_combout ;
wire \MUX_inst8|RES[12]~21_combout ;
wire \RegFile_inst|regs~108_q ;
wire \RegFile_inst|regs~300_combout ;
wire \RegFile_inst|regs~76_q ;
wire \RegFile_inst|regs~301_combout ;
wire \MUX_inst6|RES[12]~22_combout ;
wire \ALU_inst|Add1~27 ;
wire \ALU_inst|Add1~28_combout ;
wire \ALU_inst|Add1~83_combout ;
wire \ALU_inst|Add2~25 ;
wire \ALU_inst|Add2~26_combout ;
wire \ALU_inst|Mux18~0_combout ;
wire \ALU_inst|Mux18~1_combout ;
wire \VRAM_inst11|regs~493_q ;
wire \VRAM_inst11|regs~461_q ;
wire \VRAM_inst11|regs~429feeder_combout ;
wire \VRAM_inst11|regs~429_q ;
wire \VRAM_inst11|regs~397_q ;
wire \VRAM_inst11|regs~699_combout ;
wire \VRAM_inst11|regs~700_combout ;
wire \VRAM_inst11|regs~45feeder_combout ;
wire \VRAM_inst11|regs~45_q ;
wire \VRAM_inst11|regs~109_q ;
wire \VRAM_inst11|regs~77feeder_combout ;
wire \VRAM_inst11|regs~77_q ;
wire \VRAM_inst11|regs~13_q ;
wire \VRAM_inst11|regs~696_combout ;
wire \VRAM_inst11|regs~697_combout ;
wire \VRAM_inst11|regs~301feeder_combout ;
wire \VRAM_inst11|regs~301_q ;
wire \VRAM_inst11|regs~365_q ;
wire \VRAM_inst11|regs~333feeder_combout ;
wire \VRAM_inst11|regs~333_q ;
wire \VRAM_inst11|regs~269_q ;
wire \VRAM_inst11|regs~694_combout ;
wire \VRAM_inst11|regs~695_combout ;
wire \VRAM_inst11|regs~698_combout ;
wire \VRAM_inst11|regs~237feeder_combout ;
wire \VRAM_inst11|regs~237_q ;
wire \VRAM_inst11|regs~205_q ;
wire \VRAM_inst11|regs~173feeder_combout ;
wire \VRAM_inst11|regs~173_q ;
wire \VRAM_inst11|regs~141_q ;
wire \VRAM_inst11|regs~692_combout ;
wire \VRAM_inst11|regs~693_combout ;
wire \VRAM_inst11|regs~701_combout ;
wire \MUX_inst8|RES[13]~20_combout ;
wire \RegFile_inst|regs~45feeder_combout ;
wire \RegFile_inst|regs~45_q ;
wire \RegFile_inst|regs~109_q ;
wire \RegFile_inst|regs~77_q ;
wire \RegFile_inst|regs~298_combout ;
wire \RegFile_inst|regs~299_combout ;
wire \MUX_inst6|RES[13]~21_combout ;
wire \ALU_inst|Add1~29 ;
wire \ALU_inst|Add1~30_combout ;
wire \ALU_inst|Add1~82_combout ;
wire \ALU_inst|Add2~27 ;
wire \ALU_inst|Add2~28_combout ;
wire \ALU_inst|Mux17~0_combout ;
wire \ALU_inst|Mux17~1_combout ;
wire \MUX_inst8|RES[14]~19_combout ;
wire \RegFile_inst|regs~46_q ;
wire \RegFile_inst|regs~296_combout ;
wire \RegFile_inst|regs~78_q ;
wire \RegFile_inst|regs~110_q ;
wire \RegFile_inst|regs~297_combout ;
wire \MUX_inst6|RES[14]~20_combout ;
wire \ALU_inst|Add1~31 ;
wire \ALU_inst|Add1~32_combout ;
wire \ALU_inst|Add1~81_combout ;
wire \RegFile_inst|regs~15_q ;
wire \RegFile_inst|regs~338_combout ;
wire \ALU_inst|Add2~29 ;
wire \ALU_inst|Add2~30_combout ;
wire \ALU_inst|Mux16~0_combout ;
wire \ALU_inst|Mux16~1_combout ;
wire \VRAM_inst11|regs~367feeder_combout ;
wire \VRAM_inst11|regs~367_q ;
wire \VRAM_inst11|regs~335_q ;
wire \VRAM_inst11|regs~303feeder_combout ;
wire \VRAM_inst11|regs~303_q ;
wire \VRAM_inst11|regs~271_q ;
wire \VRAM_inst11|regs~672_combout ;
wire \VRAM_inst11|regs~673_combout ;
wire \VRAM_inst11|regs~111feeder_combout ;
wire \VRAM_inst11|regs~111_q ;
wire \VRAM_inst11|regs~47_q ;
wire \VRAM_inst11|regs~15feeder_combout ;
wire \VRAM_inst11|regs~15_q ;
wire \VRAM_inst11|regs~79_q ;
wire \VRAM_inst11|regs~676_combout ;
wire \VRAM_inst11|regs~677_combout ;
wire \VRAM_inst11|regs~175feeder_combout ;
wire \VRAM_inst11|regs~175_q ;
wire \VRAM_inst11|regs~239_q ;
wire \VRAM_inst11|regs~207feeder_combout ;
wire \VRAM_inst11|regs~207_q ;
wire \VRAM_inst11|regs~143_q ;
wire \VRAM_inst11|regs~674_combout ;
wire \VRAM_inst11|regs~675_combout ;
wire \VRAM_inst11|regs~678_combout ;
wire \VRAM_inst11|regs~495_q ;
wire \VRAM_inst11|regs~431_q ;
wire \VRAM_inst11|regs~463feeder_combout ;
wire \VRAM_inst11|regs~463_q ;
wire \VRAM_inst11|regs~399_q ;
wire \VRAM_inst11|regs~679_combout ;
wire \VRAM_inst11|regs~680_combout ;
wire \VRAM_inst11|regs~681_combout ;
wire \MUX_inst8|RES[15]~18_combout ;
wire \RegFile_inst|regs~47feeder_combout ;
wire \RegFile_inst|regs~47_q ;
wire \RegFile_inst|regs~111_q ;
wire \RegFile_inst|regs~79_q ;
wire \RegFile_inst|regs~294_combout ;
wire \RegFile_inst|regs~295_combout ;
wire \MUX_inst6|RES[15]~19_combout ;
wire \ALU_inst|Add1~33 ;
wire \ALU_inst|Add1~34_combout ;
wire \ALU_inst|Add1~80_combout ;
wire \ALU_inst|Mux15~0_combout ;
wire \ALU_inst|Add2~31 ;
wire \ALU_inst|Add2~32_combout ;
wire \ALU_inst|Mux15~1_combout ;
wire \VRAM_inst11|regs~336feeder_combout ;
wire \VRAM_inst11|regs~336_q ;
wire \VRAM_inst11|regs~464_q ;
wire \VRAM_inst11|regs~208feeder_combout ;
wire \VRAM_inst11|regs~208_q ;
wire \VRAM_inst11|regs~80_q ;
wire \VRAM_inst11|regs~664_combout ;
wire \VRAM_inst11|regs~665_combout ;
wire \VRAM_inst11|regs~272feeder_combout ;
wire \VRAM_inst11|regs~272_q ;
wire \VRAM_inst11|regs~400_q ;
wire \VRAM_inst11|regs~144feeder_combout ;
wire \VRAM_inst11|regs~144_q ;
wire \VRAM_inst11|regs~16_q ;
wire \VRAM_inst11|regs~666_combout ;
wire \VRAM_inst11|regs~667_combout ;
wire \VRAM_inst11|regs~668_combout ;
wire \VRAM_inst11|regs~432feeder_combout ;
wire \VRAM_inst11|regs~432_q ;
wire \VRAM_inst11|regs~176_q ;
wire \VRAM_inst11|regs~304feeder_combout ;
wire \VRAM_inst11|regs~304_q ;
wire \VRAM_inst11|regs~48_q ;
wire \VRAM_inst11|regs~662_combout ;
wire \VRAM_inst11|regs~663_combout ;
wire \VRAM_inst11|regs~240feeder_combout ;
wire \VRAM_inst11|regs~240_q ;
wire \VRAM_inst11|regs~496_q ;
wire \VRAM_inst11|regs~368feeder_combout ;
wire \VRAM_inst11|regs~368_q ;
wire \VRAM_inst11|regs~112_q ;
wire \VRAM_inst11|regs~669_combout ;
wire \VRAM_inst11|regs~670_combout ;
wire \VRAM_inst11|regs~671_combout ;
wire \MUX_inst8|RES[16]~17_combout ;
wire \RegFile_inst|regs~48_q ;
wire \RegFile_inst|regs~292_combout ;
wire \RegFile_inst|regs~112_q ;
wire \RegFile_inst|regs~80_q ;
wire \RegFile_inst|regs~293_combout ;
wire \MUX_inst6|RES[16]~18_combout ;
wire \ALU_inst|Add1~35 ;
wire \ALU_inst|Add1~36_combout ;
wire \ALU_inst|Add1~79_combout ;
wire \RegFile_inst|regs~17_q ;
wire \RegFile_inst|regs~336_combout ;
wire \ALU_inst|Mux14~0_combout ;
wire \ALU_inst|Add2~33 ;
wire \ALU_inst|Add2~34_combout ;
wire \ALU_inst|Mux14~1_combout ;
wire \VRAM_inst11|regs~497_q ;
wire \VRAM_inst11|regs~465_q ;
wire \VRAM_inst11|regs~433feeder_combout ;
wire \VRAM_inst11|regs~433_q ;
wire \VRAM_inst11|regs~401_q ;
wire \VRAM_inst11|regs~659_combout ;
wire \VRAM_inst11|regs~660_combout ;
wire \VRAM_inst11|regs~241feeder_combout ;
wire \VRAM_inst11|regs~241_q ;
wire \VRAM_inst11|regs~209_q ;
wire \VRAM_inst11|regs~177feeder_combout ;
wire \VRAM_inst11|regs~177_q ;
wire \VRAM_inst11|regs~145_q ;
wire \VRAM_inst11|regs~652_combout ;
wire \VRAM_inst11|regs~653_combout ;
wire \VRAM_inst11|regs~305feeder_combout ;
wire \VRAM_inst11|regs~305_q ;
wire \VRAM_inst11|regs~369_q ;
wire \VRAM_inst11|regs~337feeder_combout ;
wire \VRAM_inst11|regs~337_q ;
wire \VRAM_inst11|regs~273_q ;
wire \VRAM_inst11|regs~654_combout ;
wire \VRAM_inst11|regs~655_combout ;
wire \VRAM_inst11|regs~49feeder_combout ;
wire \VRAM_inst11|regs~49_q ;
wire \VRAM_inst11|regs~113_q ;
wire \VRAM_inst11|regs~81feeder_combout ;
wire \VRAM_inst11|regs~81_q ;
wire \VRAM_inst11|regs~17_q ;
wire \VRAM_inst11|regs~656_combout ;
wire \VRAM_inst11|regs~657_combout ;
wire \VRAM_inst11|regs~658_combout ;
wire \VRAM_inst11|regs~661_combout ;
wire \MUX_inst8|RES[17]~16_combout ;
wire \RegFile_inst|regs~49feeder_combout ;
wire \RegFile_inst|regs~49_q ;
wire \RegFile_inst|regs~113_q ;
wire \RegFile_inst|regs~81_q ;
wire \RegFile_inst|regs~290_combout ;
wire \RegFile_inst|regs~291_combout ;
wire \MUX_inst6|RES[17]~17_combout ;
wire \ALU_inst|Add1~37 ;
wire \ALU_inst|Add1~38_combout ;
wire \ALU_inst|Add1~78_combout ;
wire \ALU_inst|Add2~35 ;
wire \ALU_inst|Add2~36_combout ;
wire \ALU_inst|Mux13~0_combout ;
wire \ALU_inst|Mux13~1_combout ;
wire \MUX_inst8|RES[18]~15_combout ;
wire \RegFile_inst|regs~114_q ;
wire \RegFile_inst|regs~82_q ;
wire \RegFile_inst|regs~288_combout ;
wire \RegFile_inst|regs~289_combout ;
wire \MUX_inst6|RES[18]~16_combout ;
wire \ALU_inst|Add1~39 ;
wire \ALU_inst|Add1~40_combout ;
wire \ALU_inst|Add1~77_combout ;
wire \RegFile_inst|regs~19_q ;
wire \RegFile_inst|regs~51feeder_combout ;
wire \RegFile_inst|regs~51_q ;
wire \RegFile_inst|regs~334_combout ;
wire \ALU_inst|Add2~37 ;
wire \ALU_inst|Add2~38_combout ;
wire \ALU_inst|Mux12~0_combout ;
wire \ALU_inst|Mux12~1_combout ;
wire \MUX_inst8|RES[19]~14_combout ;
wire \RegFile_inst|regs~115_q ;
wire \RegFile_inst|regs~83_q ;
wire \RegFile_inst|regs~286_combout ;
wire \RegFile_inst|regs~287_combout ;
wire \MUX_inst6|RES[19]~15_combout ;
wire \ALU_inst|Add1~41 ;
wire \ALU_inst|Add1~42_combout ;
wire \ALU_inst|Add1~76_combout ;
wire \RegFile_inst|regs~52_q ;
wire \RegFile_inst|regs~20_q ;
wire \RegFile_inst|regs~333_combout ;
wire \ALU_inst|Add2~39 ;
wire \ALU_inst|Add2~40_combout ;
wire \ALU_inst|Mux11~0_combout ;
wire \ALU_inst|Mux11~1_combout ;
wire \MUX_inst8|RES[20]~13_combout ;
wire \RegFile_inst|regs~116_q ;
wire \RegFile_inst|regs~84_q ;
wire \RegFile_inst|regs~284_combout ;
wire \RegFile_inst|regs~285_combout ;
wire \MUX_inst6|RES[20]~14_combout ;
wire \ALU_inst|Add1~43 ;
wire \ALU_inst|Add1~44_combout ;
wire \ALU_inst|Add1~75_combout ;
wire \RegFile_inst|regs~21_q ;
wire \RegFile_inst|regs~332_combout ;
wire \ALU_inst|Add2~41 ;
wire \ALU_inst|Add2~42_combout ;
wire \ALU_inst|Mux10~0_combout ;
wire \ALU_inst|Mux10~1_combout ;
wire \VRAM_inst11|regs~501_q ;
wire \VRAM_inst11|regs~469_q ;
wire \VRAM_inst11|regs~437feeder_combout ;
wire \VRAM_inst11|regs~437_q ;
wire \VRAM_inst11|regs~405_q ;
wire \VRAM_inst11|regs~619_combout ;
wire \VRAM_inst11|regs~620_combout ;
wire \VRAM_inst11|regs~245feeder_combout ;
wire \VRAM_inst11|regs~245_q ;
wire \VRAM_inst11|regs~213_q ;
wire \VRAM_inst11|regs~181feeder_combout ;
wire \VRAM_inst11|regs~181_q ;
wire \VRAM_inst11|regs~149_q ;
wire \VRAM_inst11|regs~612_combout ;
wire \VRAM_inst11|regs~613_combout ;
wire \VRAM_inst11|regs~309feeder_combout ;
wire \VRAM_inst11|regs~309_q ;
wire \VRAM_inst11|regs~373_q ;
wire \VRAM_inst11|regs~341feeder_combout ;
wire \VRAM_inst11|regs~341_q ;
wire \VRAM_inst11|regs~277_q ;
wire \VRAM_inst11|regs~614_combout ;
wire \VRAM_inst11|regs~615_combout ;
wire \VRAM_inst11|regs~53feeder_combout ;
wire \VRAM_inst11|regs~53_q ;
wire \VRAM_inst11|regs~117_q ;
wire \VRAM_inst11|regs~85feeder_combout ;
wire \VRAM_inst11|regs~85_q ;
wire \VRAM_inst11|regs~21_q ;
wire \VRAM_inst11|regs~616_combout ;
wire \VRAM_inst11|regs~617_combout ;
wire \VRAM_inst11|regs~618_combout ;
wire \VRAM_inst11|regs~621_combout ;
wire \MUX_inst8|RES[21]~12_combout ;
wire \RegFile_inst|regs~53feeder_combout ;
wire \RegFile_inst|regs~53_q ;
wire \RegFile_inst|regs~117_q ;
wire \RegFile_inst|regs~85_q ;
wire \RegFile_inst|regs~282_combout ;
wire \RegFile_inst|regs~283_combout ;
wire \MUX_inst6|RES[21]~13_combout ;
wire \ALU_inst|Add1~45 ;
wire \ALU_inst|Add1~46_combout ;
wire \ALU_inst|Add1~74_combout ;
wire \ALU_inst|Mux9~0_combout ;
wire \ALU_inst|Add2~43 ;
wire \ALU_inst|Add2~44_combout ;
wire \ALU_inst|Mux9~1_combout ;
wire \VRAM_inst11|regs~470feeder_combout ;
wire \VRAM_inst11|regs~470_q ;
wire \VRAM_inst11|regs~214_q ;
wire \VRAM_inst11|regs~342feeder_combout ;
wire \VRAM_inst11|regs~342_q ;
wire \VRAM_inst11|regs~86_q ;
wire \VRAM_inst11|regs~602_combout ;
wire \VRAM_inst11|regs~603_combout ;
wire \VRAM_inst11|regs~502_q ;
wire \VRAM_inst11|regs~374_q ;
wire \VRAM_inst11|regs~246feeder_combout ;
wire \VRAM_inst11|regs~246_q ;
wire \VRAM_inst11|regs~118_q ;
wire \VRAM_inst11|regs~609_combout ;
wire \VRAM_inst11|regs~610_combout ;
wire \VRAM_inst11|regs~310feeder_combout ;
wire \VRAM_inst11|regs~310_q ;
wire \VRAM_inst11|regs~438_q ;
wire \VRAM_inst11|regs~54_q ;
wire \VRAM_inst11|regs~182feeder_combout ;
wire \VRAM_inst11|regs~182_q ;
wire \VRAM_inst11|regs~604_combout ;
wire \VRAM_inst11|regs~605_combout ;
wire \VRAM_inst11|regs~150feeder_combout ;
wire \VRAM_inst11|regs~150_q ;
wire \VRAM_inst11|regs~406_q ;
wire \VRAM_inst11|regs~278feeder_combout ;
wire \VRAM_inst11|regs~278_q ;
wire \VRAM_inst11|regs~22_q ;
wire \VRAM_inst11|regs~606_combout ;
wire \VRAM_inst11|regs~607_combout ;
wire \VRAM_inst11|regs~608_combout ;
wire \VRAM_inst11|regs~611_combout ;
wire \MUX_inst8|RES[22]~11_combout ;
wire \RegFile_inst|regs~86feeder_combout ;
wire \RegFile_inst|regs~86_q ;
wire \RegFile_inst|regs~118_q ;
wire \RegFile_inst|regs~280_combout ;
wire \RegFile_inst|regs~281_combout ;
wire \MUX_inst6|RES[22]~12_combout ;
wire \ALU_inst|Add1~47 ;
wire \ALU_inst|Add1~48_combout ;
wire \ALU_inst|Add1~73_combout ;
wire \ALU_inst|Mux8~0_combout ;
wire \ALU_inst|Add2~45 ;
wire \ALU_inst|Add2~46_combout ;
wire \ALU_inst|Mux8~1_combout ;
wire \VRAM_inst11|regs~503_q ;
wire \VRAM_inst11|regs~439_q ;
wire \VRAM_inst11|regs~471feeder_combout ;
wire \VRAM_inst11|regs~471_q ;
wire \VRAM_inst11|regs~407_q ;
wire \VRAM_inst11|regs~599_combout ;
wire \VRAM_inst11|regs~600_combout ;
wire \VRAM_inst11|regs~375feeder_combout ;
wire \VRAM_inst11|regs~375_q ;
wire \VRAM_inst11|regs~343_q ;
wire \VRAM_inst11|regs~311feeder_combout ;
wire \VRAM_inst11|regs~311_q ;
wire \VRAM_inst11|regs~279_q ;
wire \VRAM_inst11|regs~592_combout ;
wire \VRAM_inst11|regs~593_combout ;
wire \VRAM_inst11|regs~183feeder_combout ;
wire \VRAM_inst11|regs~183_q ;
wire \VRAM_inst11|regs~247_q ;
wire \VRAM_inst11|regs~215feeder_combout ;
wire \VRAM_inst11|regs~215_q ;
wire \VRAM_inst11|regs~151_q ;
wire \VRAM_inst11|regs~594_combout ;
wire \VRAM_inst11|regs~595_combout ;
wire \VRAM_inst11|regs~87feeder_combout ;
wire \VRAM_inst11|regs~87_q ;
wire \VRAM_inst11|regs~119_q ;
wire \VRAM_inst11|regs~55feeder_combout ;
wire \VRAM_inst11|regs~55_q ;
wire \VRAM_inst11|regs~23_q ;
wire \VRAM_inst11|regs~596_combout ;
wire \VRAM_inst11|regs~597_combout ;
wire \VRAM_inst11|regs~598_combout ;
wire \VRAM_inst11|regs~601_combout ;
wire \MUX_inst8|RES[23]~10_combout ;
wire \RegFile_inst|regs~55feeder_combout ;
wire \RegFile_inst|regs~55_q ;
wire \RegFile_inst|regs~87_q ;
wire \RegFile_inst|regs~278_combout ;
wire \RegFile_inst|regs~119_q ;
wire \RegFile_inst|regs~279_combout ;
wire \MUX_inst6|RES[23]~11_combout ;
wire \ALU_inst|Add1~49 ;
wire \ALU_inst|Add1~50_combout ;
wire \ALU_inst|Add1~72_combout ;
wire \ALU_inst|Mux7~0_combout ;
wire \ALU_inst|Add2~47 ;
wire \ALU_inst|Add2~48_combout ;
wire \ALU_inst|Mux7~1_combout ;
wire \MUX_inst8|RES[24]~9_combout ;
wire \RegFile_inst|regs~120_q ;
wire \RegFile_inst|regs~276_combout ;
wire \RegFile_inst|regs~88feeder_combout ;
wire \RegFile_inst|regs~88_q ;
wire \RegFile_inst|regs~277_combout ;
wire \MUX_inst6|RES[24]~10_combout ;
wire \ALU_inst|Add1~51 ;
wire \ALU_inst|Add1~52_combout ;
wire \ALU_inst|Add1~71_combout ;
wire \ALU_inst|Add2~49 ;
wire \ALU_inst|Add2~50_combout ;
wire \ALU_inst|Mux6~0_combout ;
wire \ALU_inst|Mux6~1_combout ;
wire \VRAM_inst11|regs~505_q ;
wire \VRAM_inst11|regs~473_q ;
wire \VRAM_inst11|regs~441feeder_combout ;
wire \VRAM_inst11|regs~441_q ;
wire \VRAM_inst11|regs~409_q ;
wire \VRAM_inst11|regs~579_combout ;
wire \VRAM_inst11|regs~580_combout ;
wire \VRAM_inst11|regs~313feeder_combout ;
wire \VRAM_inst11|regs~313_q ;
wire \VRAM_inst11|regs~377_q ;
wire \VRAM_inst11|regs~345feeder_combout ;
wire \VRAM_inst11|regs~345_q ;
wire \VRAM_inst11|regs~281_q ;
wire \VRAM_inst11|regs~574_combout ;
wire \VRAM_inst11|regs~575_combout ;
wire \VRAM_inst11|regs~57feeder_combout ;
wire \VRAM_inst11|regs~57_q ;
wire \VRAM_inst11|regs~121_q ;
wire \VRAM_inst11|regs~89feeder_combout ;
wire \VRAM_inst11|regs~89_q ;
wire \VRAM_inst11|regs~25_q ;
wire \VRAM_inst11|regs~576_combout ;
wire \VRAM_inst11|regs~577_combout ;
wire \VRAM_inst11|regs~578_combout ;
wire \VRAM_inst11|regs~249feeder_combout ;
wire \VRAM_inst11|regs~249_q ;
wire \VRAM_inst11|regs~217_q ;
wire \VRAM_inst11|regs~185feeder_combout ;
wire \VRAM_inst11|regs~185_q ;
wire \VRAM_inst11|regs~153_q ;
wire \VRAM_inst11|regs~572_combout ;
wire \VRAM_inst11|regs~573_combout ;
wire \VRAM_inst11|regs~581_combout ;
wire \MUX_inst8|RES[25]~8_combout ;
wire \RegFile_inst|regs~57feeder_combout ;
wire \RegFile_inst|regs~57_q ;
wire \RegFile_inst|regs~121_q ;
wire \RegFile_inst|regs~89_q ;
wire \RegFile_inst|regs~274_combout ;
wire \RegFile_inst|regs~275_combout ;
wire \MUX_inst6|RES[25]~9_combout ;
wire \ALU_inst|Add1~53 ;
wire \ALU_inst|Add1~54_combout ;
wire \ALU_inst|Add1~70_combout ;
wire \RegFile_inst|regs~58_q ;
wire \RegFile_inst|regs~26_q ;
wire \RegFile_inst|regs~327_combout ;
wire \ALU_inst|Add2~51 ;
wire \ALU_inst|Add2~52_combout ;
wire \ALU_inst|Mux5~0_combout ;
wire \ALU_inst|Mux5~1_combout ;
wire \VRAM_inst11|regs~474feeder_combout ;
wire \VRAM_inst11|regs~474_q ;
wire \VRAM_inst11|regs~218_q ;
wire \VRAM_inst11|regs~346feeder_combout ;
wire \VRAM_inst11|regs~346_q ;
wire \VRAM_inst11|regs~90_q ;
wire \VRAM_inst11|regs~562_combout ;
wire \VRAM_inst11|regs~563_combout ;
wire \VRAM_inst11|regs~506_q ;
wire \VRAM_inst11|regs~378_q ;
wire \VRAM_inst11|regs~250feeder_combout ;
wire \VRAM_inst11|regs~250_q ;
wire \VRAM_inst11|regs~122_q ;
wire \VRAM_inst11|regs~569_combout ;
wire \VRAM_inst11|regs~570_combout ;
wire \VRAM_inst11|regs~314feeder_combout ;
wire \VRAM_inst11|regs~314_q ;
wire \VRAM_inst11|regs~442_q ;
wire \VRAM_inst11|regs~186feeder_combout ;
wire \VRAM_inst11|regs~186_q ;
wire \VRAM_inst11|regs~58_q ;
wire \VRAM_inst11|regs~564_combout ;
wire \VRAM_inst11|regs~565_combout ;
wire \VRAM_inst11|regs~154feeder_combout ;
wire \VRAM_inst11|regs~154_q ;
wire \VRAM_inst11|regs~410_q ;
wire \VRAM_inst11|regs~282feeder_combout ;
wire \VRAM_inst11|regs~282_q ;
wire \VRAM_inst11|regs~26_q ;
wire \VRAM_inst11|regs~566_combout ;
wire \VRAM_inst11|regs~567_combout ;
wire \VRAM_inst11|regs~568_combout ;
wire \VRAM_inst11|regs~571_combout ;
wire \MUX_inst8|RES[26]~7_combout ;
wire \RegFile_inst|regs~90feeder_combout ;
wire \RegFile_inst|regs~90_q ;
wire \RegFile_inst|regs~122_q ;
wire \RegFile_inst|regs~272_combout ;
wire \RegFile_inst|regs~273_combout ;
wire \MUX_inst6|RES[26]~8_combout ;
wire \ALU_inst|Add1~55 ;
wire \ALU_inst|Add1~57 ;
wire \ALU_inst|Add1~58_combout ;
wire \ALU_inst|Add1~68_combout ;
wire \ALU_inst|Mux3~0_combout ;
wire \RegFile_inst|regs~59feeder_combout ;
wire \RegFile_inst|regs~59_q ;
wire \RegFile_inst|regs~27_q ;
wire \RegFile_inst|regs~326_combout ;
wire \ALU_inst|Add2~53 ;
wire \ALU_inst|Add2~55 ;
wire \ALU_inst|Add2~56_combout ;
wire \ALU_inst|Mux3~1_combout ;
wire \VRAM_inst11|regs~508_q ;
wire \VRAM_inst11|regs~252_q ;
wire \VRAM_inst11|regs~380feeder_combout ;
wire \VRAM_inst11|regs~380_q ;
wire \VRAM_inst11|regs~124_q ;
wire \VRAM_inst11|regs~549_combout ;
wire \VRAM_inst11|regs~550_combout ;
wire \VRAM_inst11|regs~444feeder_combout ;
wire \VRAM_inst11|regs~444_q ;
wire \VRAM_inst11|regs~188_q ;
wire \VRAM_inst11|regs~316feeder_combout ;
wire \VRAM_inst11|regs~316_q ;
wire \VRAM_inst11|regs~60_q ;
wire \VRAM_inst11|regs~542_combout ;
wire \VRAM_inst11|regs~543_combout ;
wire \VRAM_inst11|regs~348feeder_combout ;
wire \VRAM_inst11|regs~348_q ;
wire \VRAM_inst11|regs~476_q ;
wire \VRAM_inst11|regs~220feeder_combout ;
wire \VRAM_inst11|regs~220_q ;
wire \VRAM_inst11|regs~92_q ;
wire \VRAM_inst11|regs~544_combout ;
wire \VRAM_inst11|regs~545_combout ;
wire \VRAM_inst11|regs~284feeder_combout ;
wire \VRAM_inst11|regs~284_q ;
wire \VRAM_inst11|regs~412_q ;
wire \VRAM_inst11|regs~156feeder_combout ;
wire \VRAM_inst11|regs~156_q ;
wire \VRAM_inst11|regs~28_q ;
wire \VRAM_inst11|regs~546_combout ;
wire \VRAM_inst11|regs~547_combout ;
wire \VRAM_inst11|regs~548_combout ;
wire \VRAM_inst11|regs~551_combout ;
wire \MUX_inst8|RES[28]~5_combout ;
wire \RegFile_inst|regs~124_q ;
wire \RegFile_inst|regs~92feeder_combout ;
wire \RegFile_inst|regs~92_q ;
wire \RegFile_inst|regs~268_combout ;
wire \RegFile_inst|regs~269_combout ;
wire \MUX_inst6|RES[28]~6_combout ;
wire \ALU_inst|Add1~59 ;
wire \ALU_inst|Add1~60_combout ;
wire \ALU_inst|Add1~67_combout ;
wire \ALU_inst|Mux2~0_combout ;
wire \ALU_inst|Add2~57 ;
wire \ALU_inst|Add2~58_combout ;
wire \ALU_inst|Mux2~1_combout ;
wire \VRAM_inst11|regs~509_q ;
wire \VRAM_inst11|regs~477_q ;
wire \VRAM_inst11|regs~445feeder_combout ;
wire \VRAM_inst11|regs~445_q ;
wire \VRAM_inst11|regs~413_q ;
wire \VRAM_inst11|regs~539_combout ;
wire \VRAM_inst11|regs~540_combout ;
wire \VRAM_inst11|regs~317feeder_combout ;
wire \VRAM_inst11|regs~317_q ;
wire \VRAM_inst11|regs~381_q ;
wire \VRAM_inst11|regs~349feeder_combout ;
wire \VRAM_inst11|regs~349_q ;
wire \VRAM_inst11|regs~285_q ;
wire \VRAM_inst11|regs~534_combout ;
wire \VRAM_inst11|regs~535_combout ;
wire \VRAM_inst11|regs~61feeder_combout ;
wire \VRAM_inst11|regs~61_q ;
wire \VRAM_inst11|regs~125_q ;
wire \VRAM_inst11|regs~93feeder_combout ;
wire \VRAM_inst11|regs~93_q ;
wire \VRAM_inst11|regs~29_q ;
wire \VRAM_inst11|regs~536_combout ;
wire \VRAM_inst11|regs~537_combout ;
wire \VRAM_inst11|regs~538_combout ;
wire \VRAM_inst11|regs~253feeder_combout ;
wire \VRAM_inst11|regs~253_q ;
wire \VRAM_inst11|regs~221_q ;
wire \VRAM_inst11|regs~189feeder_combout ;
wire \VRAM_inst11|regs~189_q ;
wire \VRAM_inst11|regs~157_q ;
wire \VRAM_inst11|regs~532_combout ;
wire \VRAM_inst11|regs~533_combout ;
wire \VRAM_inst11|regs~541_combout ;
wire \MUX_inst8|RES[29]~4_combout ;
wire \RegFile_inst|regs~125_q ;
wire \RegFile_inst|regs~93_q ;
wire \RegFile_inst|regs~266_combout ;
wire \RegFile_inst|regs~267_combout ;
wire \MUX_inst6|RES[29]~5_combout ;
wire \ALU_inst|Add1~61 ;
wire \ALU_inst|Add1~62_combout ;
wire \ALU_inst|Add1~66_combout ;
wire \ALU_inst|Mux1~0_combout ;
wire \ALU_inst|Add2~59 ;
wire \ALU_inst|Add2~60_combout ;
wire \ALU_inst|Mux1~1_combout ;
wire \VRAM_inst11|regs~478feeder_combout ;
wire \VRAM_inst11|regs~478_q ;
wire \VRAM_inst11|regs~222_q ;
wire \VRAM_inst11|regs~350feeder_combout ;
wire \VRAM_inst11|regs~350_q ;
wire \VRAM_inst11|regs~94_q ;
wire \VRAM_inst11|regs~522_combout ;
wire \VRAM_inst11|regs~523_combout ;
wire \VRAM_inst11|regs~510_q ;
wire \VRAM_inst11|regs~382_q ;
wire \VRAM_inst11|regs~254feeder_combout ;
wire \VRAM_inst11|regs~254_q ;
wire \VRAM_inst11|regs~126_q ;
wire \VRAM_inst11|regs~529_combout ;
wire \VRAM_inst11|regs~530_combout ;
wire \VRAM_inst11|regs~318feeder_combout ;
wire \VRAM_inst11|regs~318_q ;
wire \VRAM_inst11|regs~446_q ;
wire \VRAM_inst11|regs~62_q ;
wire \VRAM_inst11|regs~190feeder_combout ;
wire \VRAM_inst11|regs~190_q ;
wire \VRAM_inst11|regs~524_combout ;
wire \VRAM_inst11|regs~525_combout ;
wire \VRAM_inst11|regs~158feeder_combout ;
wire \VRAM_inst11|regs~158_q ;
wire \VRAM_inst11|regs~414_q ;
wire \VRAM_inst11|regs~286feeder_combout ;
wire \VRAM_inst11|regs~286_q ;
wire \VRAM_inst11|regs~30_q ;
wire \VRAM_inst11|regs~526_combout ;
wire \VRAM_inst11|regs~527_combout ;
wire \VRAM_inst11|regs~528_combout ;
wire \VRAM_inst11|regs~531_combout ;
wire \MUX_inst8|RES[30]~3_combout ;
wire \RegFile_inst|regs~94feeder_combout ;
wire \RegFile_inst|regs~94_q ;
wire \RegFile_inst|regs~126_q ;
wire \RegFile_inst|regs~264_combout ;
wire \RegFile_inst|regs~265_combout ;
wire \MUX_inst6|RES[30]~4_combout ;
wire \ALU_inst|Add1~63 ;
wire \ALU_inst|Add1~64_combout ;
wire \ALU_inst|Add1~95_combout ;
wire \RegFile_inst|regs~63feeder_combout ;
wire \RegFile_inst|regs~63_q ;
wire \RegFile_inst|regs~31_q ;
wire \RegFile_inst|regs~322_combout ;
wire \ALU_inst|Mux0~0_combout ;
wire \ALU_inst|Mux0~1_combout ;
wire \VRAM_inst11|regs~191feeder_combout ;
wire \VRAM_inst11|regs~191_q ;
wire \VRAM_inst11|regs~255_q ;
wire \VRAM_inst11|regs~223feeder_combout ;
wire \VRAM_inst11|regs~223_q ;
wire \VRAM_inst11|regs~159_q ;
wire \VRAM_inst11|regs~514_combout ;
wire \VRAM_inst11|regs~515_combout ;
wire \VRAM_inst11|regs~95feeder_combout ;
wire \VRAM_inst11|regs~95_q ;
wire \VRAM_inst11|regs~127_q ;
wire \VRAM_inst11|regs~63feeder_combout ;
wire \VRAM_inst11|regs~63_q ;
wire \VRAM_inst11|regs~31_q ;
wire \VRAM_inst11|regs~516_combout ;
wire \VRAM_inst11|regs~517_combout ;
wire \VRAM_inst11|regs~518_combout ;
wire \VRAM_inst11|regs~383feeder_combout ;
wire \VRAM_inst11|regs~383_q ;
wire \VRAM_inst11|regs~351_q ;
wire \VRAM_inst11|regs~319feeder_combout ;
wire \VRAM_inst11|regs~319_q ;
wire \VRAM_inst11|regs~287_q ;
wire \VRAM_inst11|regs~512_combout ;
wire \VRAM_inst11|regs~513_combout ;
wire \VRAM_inst11|regs~511_q ;
wire \VRAM_inst11|regs~447_q ;
wire \VRAM_inst11|regs~479feeder_combout ;
wire \VRAM_inst11|regs~479_q ;
wire \VRAM_inst11|regs~415_q ;
wire \VRAM_inst11|regs~519_combout ;
wire \VRAM_inst11|regs~520_combout ;
wire \VRAM_inst11|regs~521_combout ;
wire \MUX_inst8|RES[31]~2_combout ;
wire \RegFile_inst|regs~127_q ;
wire \RegFile_inst|regs~95_q ;
wire \RegFile_inst|regs~262_combout ;
wire \RegFile_inst|regs~263_combout ;
wire \MUX_inst6|RES[31]~3_combout ;
wire \ALU_inst|Add2~61 ;
wire \ALU_inst|Add2~62_combout ;
wire \ALU_inst|Add4~0_combout ;
wire \ALU_inst|Mux31~1_combout ;
wire \VRAM_inst11|regs~483_q ;
wire \VRAM_inst11|regs~419_q ;
wire \VRAM_inst11|regs~451feeder_combout ;
wire \VRAM_inst11|regs~451_q ;
wire \VRAM_inst11|regs~387_q ;
wire \VRAM_inst11|regs~799_combout ;
wire \VRAM_inst11|regs~800_combout ;
wire \VRAM_inst11|regs~355feeder_combout ;
wire \VRAM_inst11|regs~355_q ;
wire \VRAM_inst11|regs~323_q ;
wire \VRAM_inst11|regs~291feeder_combout ;
wire \VRAM_inst11|regs~291_q ;
wire \VRAM_inst11|regs~259_q ;
wire \VRAM_inst11|regs~792_combout ;
wire \VRAM_inst11|regs~793_combout ;
wire \VRAM_inst11|regs~67feeder_combout ;
wire \VRAM_inst11|regs~67_q ;
wire \VRAM_inst11|regs~99_q ;
wire \VRAM_inst11|regs~35feeder_combout ;
wire \VRAM_inst11|regs~35_q ;
wire \VRAM_inst11|regs~3_q ;
wire \VRAM_inst11|regs~796_combout ;
wire \VRAM_inst11|regs~797_combout ;
wire \VRAM_inst11|regs~163feeder_combout ;
wire \VRAM_inst11|regs~163_q ;
wire \VRAM_inst11|regs~227_q ;
wire \VRAM_inst11|regs~195feeder_combout ;
wire \VRAM_inst11|regs~195_q ;
wire \VRAM_inst11|regs~131_q ;
wire \VRAM_inst11|regs~794_combout ;
wire \VRAM_inst11|regs~795_combout ;
wire \VRAM_inst11|regs~798_combout ;
wire \VRAM_inst11|regs~801_combout ;
wire \MUX_inst8|RES[3]~30_combout ;
wire \RegFile_inst|regs~3_q ;
wire \RegFile_inst|regs~350_combout ;
wire \ALU_inst|Mux28~0_combout ;
wire \ALU_inst|Add2~6_combout ;
wire \ALU_inst|Mux28~1_combout ;
wire \VRAM_inst11|regs~91feeder_combout ;
wire \VRAM_inst11|regs~91_q ;
wire \VRAM_inst11|regs~123_q ;
wire \VRAM_inst11|regs~59feeder_combout ;
wire \VRAM_inst11|regs~59_q ;
wire \VRAM_inst11|regs~27_q ;
wire \VRAM_inst11|regs~556_combout ;
wire \VRAM_inst11|regs~557_combout ;
wire \VRAM_inst11|regs~187feeder_combout ;
wire \VRAM_inst11|regs~187_q ;
wire \VRAM_inst11|regs~251_q ;
wire \VRAM_inst11|regs~219feeder_combout ;
wire \VRAM_inst11|regs~219_q ;
wire \VRAM_inst11|regs~155_q ;
wire \VRAM_inst11|regs~554_combout ;
wire \VRAM_inst11|regs~555_combout ;
wire \VRAM_inst11|regs~558_combout ;
wire \VRAM_inst11|regs~507_q ;
wire \VRAM_inst11|regs~443_q ;
wire \VRAM_inst11|regs~475feeder_combout ;
wire \VRAM_inst11|regs~475_q ;
wire \VRAM_inst11|regs~411_q ;
wire \VRAM_inst11|regs~559_combout ;
wire \VRAM_inst11|regs~560_combout ;
wire \VRAM_inst11|regs~379feeder_combout ;
wire \VRAM_inst11|regs~379_q ;
wire \VRAM_inst11|regs~347_q ;
wire \VRAM_inst11|regs~315feeder_combout ;
wire \VRAM_inst11|regs~315_q ;
wire \VRAM_inst11|regs~283_q ;
wire \VRAM_inst11|regs~552_combout ;
wire \VRAM_inst11|regs~553_combout ;
wire \VRAM_inst11|regs~561_combout ;
wire \MUX_inst8|RES[27]~6_combout ;
wire \RegFile_inst|regs~123_q ;
wire \RegFile_inst|regs~91_q ;
wire \RegFile_inst|regs~270_combout ;
wire \RegFile_inst|regs~271_combout ;
wire \MUX_inst6|RES[27]~7_combout ;
wire \ALU_inst|Add1~56_combout ;
wire \ALU_inst|Add1~69_combout ;
wire \ALU_inst|Add2~54_combout ;
wire \ALU_inst|Mux4~0_combout ;
wire \ALU_inst|Mux4~1_combout ;
wire \Inst_Fetch_inst3|always0~9_combout ;
wire \Inst_Fetch_inst3|always0~0_combout ;
wire \Inst_Fetch_inst3|always0~2_combout ;
wire \Inst_Fetch_inst3|always0~4_combout ;
wire \Inst_Fetch_inst3|always0~1_combout ;
wire \Inst_Fetch_inst3|always0~3_combout ;
wire \Inst_Fetch_inst3|always0~5_combout ;
wire \Inst_Fetch_inst3|always0~6_combout ;
wire \Inst_Fetch_inst3|always0~8_combout ;
wire \Inst_Fetch_inst3|always0~7_combout ;
wire \Inst_Fetch_inst3|always0~10_combout ;
wire \Inst_Fetch_inst3|Add1~2_combout ;
wire \Inst_Fetch_inst3|PC~29_combout ;
wire \VROM_inst10|Equal4~0_combout ;
wire \Inst_Fetch_inst3|Add1~36_combout ;
wire \Inst_Fetch_inst3|PC~15_combout ;
wire \Inst_Fetch_inst3|PC_add4[19]~35 ;
wire \Inst_Fetch_inst3|PC_add4[20]~36_combout ;
wire \Inst_Fetch_inst3|Add1~38_combout ;
wire \Inst_Fetch_inst3|PC~16_combout ;
wire \Inst_Fetch_inst3|PC_add4[20]~37 ;
wire \Inst_Fetch_inst3|PC_add4[21]~38_combout ;
wire \Inst_Fetch_inst3|Add1~40_combout ;
wire \Inst_Fetch_inst3|PC~17_combout ;
wire \Inst_Fetch_inst3|PC_add4[21]~39 ;
wire \Inst_Fetch_inst3|PC_add4[22]~40_combout ;
wire \Inst_Fetch_inst3|Add1~42_combout ;
wire \Inst_Fetch_inst3|PC~18_combout ;
wire \Inst_Fetch_inst3|PC_add4[22]~41 ;
wire \Inst_Fetch_inst3|PC_add4[23]~42_combout ;
wire \Inst_Fetch_inst3|Add1~44_combout ;
wire \Inst_Fetch_inst3|PC~19_combout ;
wire \Inst_Fetch_inst3|PC_add4[23]~43 ;
wire \Inst_Fetch_inst3|PC_add4[24]~44_combout ;
wire \Inst_Fetch_inst3|Add1~46_combout ;
wire \Inst_Fetch_inst3|PC~20_combout ;
wire \VROM_inst10|Equal0~6_combout ;
wire \VROM_inst10|Equal1~0_combout ;
wire \VROM_inst10|Equal1~1_combout ;
wire \Inst_Fetch_inst3|Add1~4_combout ;
wire \Inst_Fetch_inst3|PC~30_combout ;
wire \Inst_Fetch_inst3|PC_add4[3]~3 ;
wire \Inst_Fetch_inst3|PC_add4[4]~4_combout ;
wire \Inst_Fetch_inst3|Add1~6_combout ;
wire \Inst_Fetch_inst3|PC~28_combout ;
wire \VROM_inst10|Equal2~0_combout ;
wire \VRAM_inst11|DOUT[31]~0_combout ;
wire \VRAM_inst11|DOUT[30]~1_combout ;
wire \VRAM_inst11|DOUT[29]~2_combout ;
wire \VRAM_inst11|DOUT[28]~3_combout ;
wire \VRAM_inst11|DOUT[27]~4_combout ;
wire \VRAM_inst11|DOUT[26]~5_combout ;
wire \VRAM_inst11|DOUT[25]~6_combout ;
wire \VRAM_inst11|DOUT[24]~7_combout ;
wire \VRAM_inst11|DOUT[23]~8_combout ;
wire \VRAM_inst11|DOUT[22]~9_combout ;
wire \VRAM_inst11|DOUT[21]~10_combout ;
wire \VRAM_inst11|DOUT[20]~11_combout ;
wire \VRAM_inst11|DOUT[19]~12_combout ;
wire \VRAM_inst11|DOUT[18]~13_combout ;
wire \VRAM_inst11|DOUT[17]~14_combout ;
wire \VRAM_inst11|DOUT[16]~15_combout ;
wire \VRAM_inst11|DOUT[15]~16_combout ;
wire \VRAM_inst11|DOUT[14]~17_combout ;
wire \VRAM_inst11|DOUT[13]~18_combout ;
wire \VRAM_inst11|DOUT[12]~19_combout ;
wire \VRAM_inst11|DOUT[11]~20_combout ;
wire \VRAM_inst11|DOUT[10]~21_combout ;
wire \VRAM_inst11|DOUT[9]~22_combout ;
wire \VRAM_inst11|DOUT[8]~23_combout ;
wire \VRAM_inst11|DOUT[7]~24_combout ;
wire \VRAM_inst11|DOUT[6]~25_combout ;
wire \VRAM_inst11|DOUT[5]~26_combout ;
wire \VRAM_inst11|DOUT[4]~27_combout ;
wire \VRAM_inst11|DOUT[3]~28_combout ;
wire \VRAM_inst11|DOUT[2]~29_combout ;
wire \VRAM_inst11|DOUT[1]~30_combout ;
wire \VRAM_inst11|DOUT[0]~31_combout ;
wire [31:0] \Inst_Fetch_inst3|PC ;
wire [31:0] \ALU_inst|OR_RES ;
wire [31:0] \VROM_inst10|DOUT ;
wire [31:0] \ALU_inst|AND_RES ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \RAM_OUT[31]~output (
	.i(\VRAM_inst11|DOUT[31]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[31]~output .bus_hold = "false";
defparam \RAM_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \RAM_OUT[30]~output (
	.i(\VRAM_inst11|DOUT[30]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[30]~output .bus_hold = "false";
defparam \RAM_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \RAM_OUT[29]~output (
	.i(\VRAM_inst11|DOUT[29]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[29]~output .bus_hold = "false";
defparam \RAM_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \RAM_OUT[28]~output (
	.i(\VRAM_inst11|DOUT[28]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[28]~output .bus_hold = "false";
defparam \RAM_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \RAM_OUT[27]~output (
	.i(\VRAM_inst11|DOUT[27]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[27]~output .bus_hold = "false";
defparam \RAM_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \RAM_OUT[26]~output (
	.i(\VRAM_inst11|DOUT[26]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[26]~output .bus_hold = "false";
defparam \RAM_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \RAM_OUT[25]~output (
	.i(\VRAM_inst11|DOUT[25]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[25]~output .bus_hold = "false";
defparam \RAM_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \RAM_OUT[24]~output (
	.i(\VRAM_inst11|DOUT[24]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[24]~output .bus_hold = "false";
defparam \RAM_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \RAM_OUT[23]~output (
	.i(\VRAM_inst11|DOUT[23]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[23]~output .bus_hold = "false";
defparam \RAM_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \RAM_OUT[22]~output (
	.i(\VRAM_inst11|DOUT[22]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[22]~output .bus_hold = "false";
defparam \RAM_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \RAM_OUT[21]~output (
	.i(\VRAM_inst11|DOUT[21]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[21]~output .bus_hold = "false";
defparam \RAM_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \RAM_OUT[20]~output (
	.i(\VRAM_inst11|DOUT[20]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[20]~output .bus_hold = "false";
defparam \RAM_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \RAM_OUT[19]~output (
	.i(\VRAM_inst11|DOUT[19]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[19]~output .bus_hold = "false";
defparam \RAM_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \RAM_OUT[18]~output (
	.i(\VRAM_inst11|DOUT[18]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[18]~output .bus_hold = "false";
defparam \RAM_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \RAM_OUT[17]~output (
	.i(\VRAM_inst11|DOUT[17]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[17]~output .bus_hold = "false";
defparam \RAM_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \RAM_OUT[16]~output (
	.i(\VRAM_inst11|DOUT[16]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[16]~output .bus_hold = "false";
defparam \RAM_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \RAM_OUT[15]~output (
	.i(\VRAM_inst11|DOUT[15]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[15]~output .bus_hold = "false";
defparam \RAM_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \RAM_OUT[14]~output (
	.i(\VRAM_inst11|DOUT[14]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[14]~output .bus_hold = "false";
defparam \RAM_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \RAM_OUT[13]~output (
	.i(\VRAM_inst11|DOUT[13]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[13]~output .bus_hold = "false";
defparam \RAM_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \RAM_OUT[12]~output (
	.i(\VRAM_inst11|DOUT[12]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[12]~output .bus_hold = "false";
defparam \RAM_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \RAM_OUT[11]~output (
	.i(\VRAM_inst11|DOUT[11]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[11]~output .bus_hold = "false";
defparam \RAM_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \RAM_OUT[10]~output (
	.i(\VRAM_inst11|DOUT[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[10]~output .bus_hold = "false";
defparam \RAM_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \RAM_OUT[9]~output (
	.i(\VRAM_inst11|DOUT[9]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[9]~output .bus_hold = "false";
defparam \RAM_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \RAM_OUT[8]~output (
	.i(\VRAM_inst11|DOUT[8]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[8]~output .bus_hold = "false";
defparam \RAM_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \RAM_OUT[7]~output (
	.i(\VRAM_inst11|DOUT[7]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[7]~output .bus_hold = "false";
defparam \RAM_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \RAM_OUT[6]~output (
	.i(\VRAM_inst11|DOUT[6]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[6]~output .bus_hold = "false";
defparam \RAM_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \RAM_OUT[5]~output (
	.i(\VRAM_inst11|DOUT[5]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[5]~output .bus_hold = "false";
defparam \RAM_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \RAM_OUT[4]~output (
	.i(\VRAM_inst11|DOUT[4]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[4]~output .bus_hold = "false";
defparam \RAM_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \RAM_OUT[3]~output (
	.i(\VRAM_inst11|DOUT[3]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[3]~output .bus_hold = "false";
defparam \RAM_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \RAM_OUT[2]~output (
	.i(\VRAM_inst11|DOUT[2]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[2]~output .bus_hold = "false";
defparam \RAM_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \RAM_OUT[1]~output (
	.i(\VRAM_inst11|DOUT[1]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[1]~output .bus_hold = "false";
defparam \RAM_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \RAM_OUT[0]~output (
	.i(\VRAM_inst11|DOUT[0]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[0]~output .bus_hold = "false";
defparam \RAM_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[2]~0 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[2]~0_combout  = \Inst_Fetch_inst3|PC [2] $ (VCC)
// \Inst_Fetch_inst3|PC_add4[2]~1  = CARRY(\Inst_Fetch_inst3|PC [2])

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC_add4[2]~0_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[2]~1 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[2]~0 .lut_mask = 16'h33CC;
defparam \Inst_Fetch_inst3|PC_add4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[24]~44 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[24]~44_combout  = (\Inst_Fetch_inst3|PC [24] & (\Inst_Fetch_inst3|PC_add4[23]~43  $ (GND))) # (!\Inst_Fetch_inst3|PC [24] & (!\Inst_Fetch_inst3|PC_add4[23]~43  & VCC))
// \Inst_Fetch_inst3|PC_add4[24]~45  = CARRY((\Inst_Fetch_inst3|PC [24] & !\Inst_Fetch_inst3|PC_add4[23]~43 ))

	.dataa(\Inst_Fetch_inst3|PC [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[23]~43 ),
	.combout(\Inst_Fetch_inst3|PC_add4[24]~44_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[24]~45 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[24]~44 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[25]~46 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[25]~46_combout  = (\Inst_Fetch_inst3|PC [25] & (!\Inst_Fetch_inst3|PC_add4[24]~45 )) # (!\Inst_Fetch_inst3|PC [25] & ((\Inst_Fetch_inst3|PC_add4[24]~45 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[25]~47  = CARRY((!\Inst_Fetch_inst3|PC_add4[24]~45 ) # (!\Inst_Fetch_inst3|PC [25]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[24]~45 ),
	.combout(\Inst_Fetch_inst3|PC_add4[25]~46_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[25]~47 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[25]~46 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \VROM_inst10|DOUT[12]~3 (
// Equation(s):
// \VROM_inst10|DOUT[12]~3_combout  = (\Inst_Fetch_inst3|PC [3]) # ((\Inst_Fetch_inst3|PC [4] $ (!\Inst_Fetch_inst3|PC [2])) # (!\VROM_inst10|Equal0~8_combout ))

	.dataa(\Inst_Fetch_inst3|PC [4]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|DOUT[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|DOUT[12]~3 .lut_mask = 16'hEDFF;
defparam \VROM_inst10|DOUT[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \VROM_inst10|DOUT[11] (
// Equation(s):
// \VROM_inst10|DOUT [11] = (!\Inst_Fetch_inst3|PC [2] & (\VROM_inst10|Equal0~8_combout  & !\Inst_Fetch_inst3|PC [3]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\VROM_inst10|Equal0~8_combout ),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\VROM_inst10|DOUT [11]),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|DOUT[11] .lut_mask = 16'h0030;
defparam \VROM_inst10|DOUT[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[4]~4 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[4]~4_combout  = (\Inst_Fetch_inst3|PC [4] & (\Inst_Fetch_inst3|PC_add4[3]~3  $ (GND))) # (!\Inst_Fetch_inst3|PC [4] & (!\Inst_Fetch_inst3|PC_add4[3]~3  & VCC))
// \Inst_Fetch_inst3|PC_add4[4]~5  = CARRY((\Inst_Fetch_inst3|PC [4] & !\Inst_Fetch_inst3|PC_add4[3]~3 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[3]~3 ),
	.combout(\Inst_Fetch_inst3|PC_add4[4]~4_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[4]~5 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[4]~4 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[5]~6 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[5]~6_combout  = (\Inst_Fetch_inst3|PC [5] & (!\Inst_Fetch_inst3|PC_add4[4]~5 )) # (!\Inst_Fetch_inst3|PC [5] & ((\Inst_Fetch_inst3|PC_add4[4]~5 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[5]~7  = CARRY((!\Inst_Fetch_inst3|PC_add4[4]~5 ) # (!\Inst_Fetch_inst3|PC [5]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[4]~5 ),
	.combout(\Inst_Fetch_inst3|PC_add4[5]~6_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[5]~7 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[5]~6 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \VROM_inst10|WideOr0~0 (
// Equation(s):
// \VROM_inst10|WideOr0~0_combout  = (\Inst_Fetch_inst3|PC [3]) # (((\Inst_Fetch_inst3|PC [2] & \Inst_Fetch_inst3|PC [4])) # (!\VROM_inst10|Equal0~8_combout ))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [4]),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|WideOr0~0 .lut_mask = 16'hECFF;
defparam \VROM_inst10|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[3]~2 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[3]~2_combout  = (\Inst_Fetch_inst3|PC [3] & (!\Inst_Fetch_inst3|PC_add4[2]~1 )) # (!\Inst_Fetch_inst3|PC [3] & ((\Inst_Fetch_inst3|PC_add4[2]~1 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[3]~3  = CARRY((!\Inst_Fetch_inst3|PC_add4[2]~1 ) # (!\Inst_Fetch_inst3|PC [3]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[2]~1 ),
	.combout(\Inst_Fetch_inst3|PC_add4[3]~2_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[3]~3 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[3]~2 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~0 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~0_combout  = (\VROM_inst10|Equal1~1_combout  & (\Inst_Fetch_inst3|PC [1] $ (VCC))) # (!\VROM_inst10|Equal1~1_combout  & (\Inst_Fetch_inst3|PC [1] & VCC))
// \Inst_Fetch_inst3|Add1~1  = CARRY((\VROM_inst10|Equal1~1_combout  & \Inst_Fetch_inst3|PC [1]))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Inst_Fetch_inst3|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|Add1~0_combout ),
	.cout(\Inst_Fetch_inst3|Add1~1 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~0 .lut_mask = 16'h6688;
defparam \Inst_Fetch_inst3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|PC[1]~0 (
// Equation(s):
// \Inst_Fetch_inst3|PC[1]~0_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~0_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC [1])))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~0_combout ),
	.datac(\Inst_Fetch_inst3|PC [1]),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[1]~0 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \Inst_Fetch_inst3|PC[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[1] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~2 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~2_combout  = (\Inst_Fetch_inst3|PC_add4[2]~0_combout  & (!\Inst_Fetch_inst3|Add1~1 )) # (!\Inst_Fetch_inst3|PC_add4[2]~0_combout  & ((\Inst_Fetch_inst3|Add1~1 ) # (GND)))
// \Inst_Fetch_inst3|Add1~3  = CARRY((!\Inst_Fetch_inst3|Add1~1 ) # (!\Inst_Fetch_inst3|PC_add4[2]~0_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~1 ),
	.combout(\Inst_Fetch_inst3|Add1~2_combout ),
	.cout(\Inst_Fetch_inst3|Add1~3 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~2 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~4 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~4_combout  = ((\VROM_inst10|Equal1~1_combout  $ (\Inst_Fetch_inst3|PC_add4[3]~2_combout  $ (!\Inst_Fetch_inst3|Add1~3 )))) # (GND)
// \Inst_Fetch_inst3|Add1~5  = CARRY((\VROM_inst10|Equal1~1_combout  & ((\Inst_Fetch_inst3|PC_add4[3]~2_combout ) # (!\Inst_Fetch_inst3|Add1~3 ))) # (!\VROM_inst10|Equal1~1_combout  & (\Inst_Fetch_inst3|PC_add4[3]~2_combout  & !\Inst_Fetch_inst3|Add1~3 )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[3]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~3 ),
	.combout(\Inst_Fetch_inst3|Add1~4_combout ),
	.cout(\Inst_Fetch_inst3|Add1~5 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~4 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~6 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~6_combout  = (\Inst_Fetch_inst3|PC_add4[4]~4_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~5  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~5 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[4]~4_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~5 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~5 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~7  = CARRY((\Inst_Fetch_inst3|PC_add4[4]~4_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~5 )) # (!\Inst_Fetch_inst3|PC_add4[4]~4_combout  & ((!\Inst_Fetch_inst3|Add1~5 ) # (!\VROM_inst10|Equal4~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[4]~4_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~5 ),
	.combout(\Inst_Fetch_inst3|Add1~6_combout ),
	.cout(\Inst_Fetch_inst3|Add1~7 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~6 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~8 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~8_combout  = ((\Inst_Fetch_inst3|PC_add4[5]~6_combout  $ (\VROM_inst10|WideOr0~0_combout  $ (\Inst_Fetch_inst3|Add1~7 )))) # (GND)
// \Inst_Fetch_inst3|Add1~9  = CARRY((\Inst_Fetch_inst3|PC_add4[5]~6_combout  & ((!\Inst_Fetch_inst3|Add1~7 ) # (!\VROM_inst10|WideOr0~0_combout ))) # (!\Inst_Fetch_inst3|PC_add4[5]~6_combout  & (!\VROM_inst10|WideOr0~0_combout  & !\Inst_Fetch_inst3|Add1~7 
// )))

	.dataa(\Inst_Fetch_inst3|PC_add4[5]~6_combout ),
	.datab(\VROM_inst10|WideOr0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~7 ),
	.combout(\Inst_Fetch_inst3|Add1~8_combout ),
	.cout(\Inst_Fetch_inst3|Add1~9 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~8 .lut_mask = 16'h962B;
defparam \Inst_Fetch_inst3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~1 (
// Equation(s):
// \Inst_Fetch_inst3|PC~1_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~8_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[5]~6_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~8_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[5]~6_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~1 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \Inst_Fetch_inst3|PC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[5] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[6]~8 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[6]~8_combout  = (\Inst_Fetch_inst3|PC [6] & (\Inst_Fetch_inst3|PC_add4[5]~7  $ (GND))) # (!\Inst_Fetch_inst3|PC [6] & (!\Inst_Fetch_inst3|PC_add4[5]~7  & VCC))
// \Inst_Fetch_inst3|PC_add4[6]~9  = CARRY((\Inst_Fetch_inst3|PC [6] & !\Inst_Fetch_inst3|PC_add4[5]~7 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[5]~7 ),
	.combout(\Inst_Fetch_inst3|PC_add4[6]~8_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[6]~9 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[6]~8 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~10 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~10_combout  = (\Inst_Fetch_inst3|PC_add4[6]~8_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~9  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~9 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[6]~8_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~9 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~9 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~11  = CARRY((\Inst_Fetch_inst3|PC_add4[6]~8_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~9 )) # (!\Inst_Fetch_inst3|PC_add4[6]~8_combout  & ((!\Inst_Fetch_inst3|Add1~9 ) # (!\VROM_inst10|Equal4~0_combout 
// ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[6]~8_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~9 ),
	.combout(\Inst_Fetch_inst3|Add1~10_combout ),
	.cout(\Inst_Fetch_inst3|Add1~11 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~10 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~2 (
// Equation(s):
// \Inst_Fetch_inst3|PC~2_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~10_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[6]~8_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[6]~8_combout ),
	.datab(\Inst_Fetch_inst3|Add1~10_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~2 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \Inst_Fetch_inst3|PC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[6] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[7]~10 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[7]~10_combout  = (\Inst_Fetch_inst3|PC [7] & (!\Inst_Fetch_inst3|PC_add4[6]~9 )) # (!\Inst_Fetch_inst3|PC [7] & ((\Inst_Fetch_inst3|PC_add4[6]~9 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[7]~11  = CARRY((!\Inst_Fetch_inst3|PC_add4[6]~9 ) # (!\Inst_Fetch_inst3|PC [7]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[6]~9 ),
	.combout(\Inst_Fetch_inst3|PC_add4[7]~10_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[7]~11 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[7]~10 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~12 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~12_combout  = ((\Inst_Fetch_inst3|PC_add4[7]~10_combout  $ (\VROM_inst10|Equal4~0_combout  $ (!\Inst_Fetch_inst3|Add1~11 )))) # (GND)
// \Inst_Fetch_inst3|Add1~13  = CARRY((\Inst_Fetch_inst3|PC_add4[7]~10_combout  & ((\VROM_inst10|Equal4~0_combout ) # (!\Inst_Fetch_inst3|Add1~11 ))) # (!\Inst_Fetch_inst3|PC_add4[7]~10_combout  & (\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~11 
// )))

	.dataa(\Inst_Fetch_inst3|PC_add4[7]~10_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~11 ),
	.combout(\Inst_Fetch_inst3|Add1~12_combout ),
	.cout(\Inst_Fetch_inst3|Add1~13 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~12 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~3 (
// Equation(s):
// \Inst_Fetch_inst3|PC~3_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~12_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[7]~10_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[7]~10_combout ),
	.datac(\Inst_Fetch_inst3|Add1~12_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~3 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \Inst_Fetch_inst3|PC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[7] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[8]~12 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[8]~12_combout  = (\Inst_Fetch_inst3|PC [8] & (\Inst_Fetch_inst3|PC_add4[7]~11  $ (GND))) # (!\Inst_Fetch_inst3|PC [8] & (!\Inst_Fetch_inst3|PC_add4[7]~11  & VCC))
// \Inst_Fetch_inst3|PC_add4[8]~13  = CARRY((\Inst_Fetch_inst3|PC [8] & !\Inst_Fetch_inst3|PC_add4[7]~11 ))

	.dataa(\Inst_Fetch_inst3|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[7]~11 ),
	.combout(\Inst_Fetch_inst3|PC_add4[8]~12_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[8]~13 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[8]~12 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~14 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~14_combout  = (\Inst_Fetch_inst3|PC_add4[8]~12_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~13  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~13 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[8]~12_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~13 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~13 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~15  = CARRY((\Inst_Fetch_inst3|PC_add4[8]~12_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~13 )) # (!\Inst_Fetch_inst3|PC_add4[8]~12_combout  & ((!\Inst_Fetch_inst3|Add1~13 ) # (!\VROM_inst10|Equal4~0_combout 
// ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[8]~12_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~13 ),
	.combout(\Inst_Fetch_inst3|Add1~14_combout ),
	.cout(\Inst_Fetch_inst3|Add1~15 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~14 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~4 (
// Equation(s):
// \Inst_Fetch_inst3|PC~4_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~14_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[8]~12_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[8]~12_combout ),
	.datab(\Inst_Fetch_inst3|Add1~14_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~4 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \Inst_Fetch_inst3|PC[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[8] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[9]~14 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[9]~14_combout  = (\Inst_Fetch_inst3|PC [9] & (!\Inst_Fetch_inst3|PC_add4[8]~13 )) # (!\Inst_Fetch_inst3|PC [9] & ((\Inst_Fetch_inst3|PC_add4[8]~13 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[9]~15  = CARRY((!\Inst_Fetch_inst3|PC_add4[8]~13 ) # (!\Inst_Fetch_inst3|PC [9]))

	.dataa(\Inst_Fetch_inst3|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[8]~13 ),
	.combout(\Inst_Fetch_inst3|PC_add4[9]~14_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[9]~15 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[9]~14 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~16 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~16_combout  = ((\Inst_Fetch_inst3|PC_add4[9]~14_combout  $ (\VROM_inst10|Equal4~0_combout  $ (!\Inst_Fetch_inst3|Add1~15 )))) # (GND)
// \Inst_Fetch_inst3|Add1~17  = CARRY((\Inst_Fetch_inst3|PC_add4[9]~14_combout  & ((\VROM_inst10|Equal4~0_combout ) # (!\Inst_Fetch_inst3|Add1~15 ))) # (!\Inst_Fetch_inst3|PC_add4[9]~14_combout  & (\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~15 
// )))

	.dataa(\Inst_Fetch_inst3|PC_add4[9]~14_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~15 ),
	.combout(\Inst_Fetch_inst3|Add1~16_combout ),
	.cout(\Inst_Fetch_inst3|Add1~17 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~16 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~5 (
// Equation(s):
// \Inst_Fetch_inst3|PC~5_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~16_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[9]~14_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[9]~14_combout ),
	.datab(\Inst_Fetch_inst3|Add1~16_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~5 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \Inst_Fetch_inst3|PC[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[9] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[10]~16 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[10]~16_combout  = (\Inst_Fetch_inst3|PC [10] & (\Inst_Fetch_inst3|PC_add4[9]~15  $ (GND))) # (!\Inst_Fetch_inst3|PC [10] & (!\Inst_Fetch_inst3|PC_add4[9]~15  & VCC))
// \Inst_Fetch_inst3|PC_add4[10]~17  = CARRY((\Inst_Fetch_inst3|PC [10] & !\Inst_Fetch_inst3|PC_add4[9]~15 ))

	.dataa(\Inst_Fetch_inst3|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[9]~15 ),
	.combout(\Inst_Fetch_inst3|PC_add4[10]~16_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[10]~17 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[10]~16 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~18 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~18_combout  = (\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[10]~16_combout  & (\Inst_Fetch_inst3|Add1~17  & VCC)) # (!\Inst_Fetch_inst3|PC_add4[10]~16_combout  & (!\Inst_Fetch_inst3|Add1~17 )))) # 
// (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[10]~16_combout  & (!\Inst_Fetch_inst3|Add1~17 )) # (!\Inst_Fetch_inst3|PC_add4[10]~16_combout  & ((\Inst_Fetch_inst3|Add1~17 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~19  = CARRY((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|PC_add4[10]~16_combout  & !\Inst_Fetch_inst3|Add1~17 )) # (!\VROM_inst10|Equal4~0_combout  & ((!\Inst_Fetch_inst3|Add1~17 ) # 
// (!\Inst_Fetch_inst3|PC_add4[10]~16_combout ))))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~17 ),
	.combout(\Inst_Fetch_inst3|Add1~18_combout ),
	.cout(\Inst_Fetch_inst3|Add1~19 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~18 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~6 (
// Equation(s):
// \Inst_Fetch_inst3|PC~6_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~18_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[10]~16_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[10]~16_combout ),
	.datac(\Inst_Fetch_inst3|Add1~18_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~6 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \Inst_Fetch_inst3|PC[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[10] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[11]~18 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[11]~18_combout  = (\Inst_Fetch_inst3|PC [11] & (!\Inst_Fetch_inst3|PC_add4[10]~17 )) # (!\Inst_Fetch_inst3|PC [11] & ((\Inst_Fetch_inst3|PC_add4[10]~17 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[11]~19  = CARRY((!\Inst_Fetch_inst3|PC_add4[10]~17 ) # (!\Inst_Fetch_inst3|PC [11]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[10]~17 ),
	.combout(\Inst_Fetch_inst3|PC_add4[11]~18_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[11]~19 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[11]~18 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~20 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~20_combout  = ((\VROM_inst10|DOUT [11] $ (\Inst_Fetch_inst3|PC_add4[11]~18_combout  $ (!\Inst_Fetch_inst3|Add1~19 )))) # (GND)
// \Inst_Fetch_inst3|Add1~21  = CARRY((\VROM_inst10|DOUT [11] & ((\Inst_Fetch_inst3|PC_add4[11]~18_combout ) # (!\Inst_Fetch_inst3|Add1~19 ))) # (!\VROM_inst10|DOUT [11] & (\Inst_Fetch_inst3|PC_add4[11]~18_combout  & !\Inst_Fetch_inst3|Add1~19 )))

	.dataa(\VROM_inst10|DOUT [11]),
	.datab(\Inst_Fetch_inst3|PC_add4[11]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~19 ),
	.combout(\Inst_Fetch_inst3|Add1~20_combout ),
	.cout(\Inst_Fetch_inst3|Add1~21 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~20 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~7 (
// Equation(s):
// \Inst_Fetch_inst3|PC~7_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~20_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[11]~18_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~20_combout ),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|PC_add4[11]~18_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~7 .lut_mask = 16'hAAF0;
defparam \Inst_Fetch_inst3|PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \Inst_Fetch_inst3|PC[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[11] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[12]~20 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[12]~20_combout  = (\Inst_Fetch_inst3|PC [12] & (\Inst_Fetch_inst3|PC_add4[11]~19  $ (GND))) # (!\Inst_Fetch_inst3|PC [12] & (!\Inst_Fetch_inst3|PC_add4[11]~19  & VCC))
// \Inst_Fetch_inst3|PC_add4[12]~21  = CARRY((\Inst_Fetch_inst3|PC [12] & !\Inst_Fetch_inst3|PC_add4[11]~19 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[11]~19 ),
	.combout(\Inst_Fetch_inst3|PC_add4[12]~20_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[12]~21 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[12]~20 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~22 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~22_combout  = (\VROM_inst10|DOUT[12]~3_combout  & ((\Inst_Fetch_inst3|PC_add4[12]~20_combout  & (!\Inst_Fetch_inst3|Add1~21 )) # (!\Inst_Fetch_inst3|PC_add4[12]~20_combout  & ((\Inst_Fetch_inst3|Add1~21 ) # (GND))))) # 
// (!\VROM_inst10|DOUT[12]~3_combout  & ((\Inst_Fetch_inst3|PC_add4[12]~20_combout  & (\Inst_Fetch_inst3|Add1~21  & VCC)) # (!\Inst_Fetch_inst3|PC_add4[12]~20_combout  & (!\Inst_Fetch_inst3|Add1~21 ))))
// \Inst_Fetch_inst3|Add1~23  = CARRY((\VROM_inst10|DOUT[12]~3_combout  & ((!\Inst_Fetch_inst3|Add1~21 ) # (!\Inst_Fetch_inst3|PC_add4[12]~20_combout ))) # (!\VROM_inst10|DOUT[12]~3_combout  & (!\Inst_Fetch_inst3|PC_add4[12]~20_combout  & 
// !\Inst_Fetch_inst3|Add1~21 )))

	.dataa(\VROM_inst10|DOUT[12]~3_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~21 ),
	.combout(\Inst_Fetch_inst3|Add1~22_combout ),
	.cout(\Inst_Fetch_inst3|Add1~23 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~22 .lut_mask = 16'h692B;
defparam \Inst_Fetch_inst3|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~8 (
// Equation(s):
// \Inst_Fetch_inst3|PC~8_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~22_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[12]~20_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~22_combout ),
	.datac(\Inst_Fetch_inst3|always0~10_combout ),
	.datad(\Inst_Fetch_inst3|PC_add4[12]~20_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~8 .lut_mask = 16'hCFC0;
defparam \Inst_Fetch_inst3|PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \Inst_Fetch_inst3|PC[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[12] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[13]~22 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[13]~22_combout  = (\Inst_Fetch_inst3|PC [13] & (!\Inst_Fetch_inst3|PC_add4[12]~21 )) # (!\Inst_Fetch_inst3|PC [13] & ((\Inst_Fetch_inst3|PC_add4[12]~21 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[13]~23  = CARRY((!\Inst_Fetch_inst3|PC_add4[12]~21 ) # (!\Inst_Fetch_inst3|PC [13]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[12]~21 ),
	.combout(\Inst_Fetch_inst3|PC_add4[13]~22_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[13]~23 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[13]~22 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~24 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~24_combout  = ((\VROM_inst10|Equal4~0_combout  $ (\Inst_Fetch_inst3|PC_add4[13]~22_combout  $ (!\Inst_Fetch_inst3|Add1~23 )))) # (GND)
// \Inst_Fetch_inst3|Add1~25  = CARRY((\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[13]~22_combout ) # (!\Inst_Fetch_inst3|Add1~23 ))) # (!\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|PC_add4[13]~22_combout  & 
// !\Inst_Fetch_inst3|Add1~23 )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[13]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~23 ),
	.combout(\Inst_Fetch_inst3|Add1~24_combout ),
	.cout(\Inst_Fetch_inst3|Add1~25 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~24 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~9 (
// Equation(s):
// \Inst_Fetch_inst3|PC~9_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~24_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[13]~22_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~24_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[13]~22_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~9 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \Inst_Fetch_inst3|PC[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[13] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[14]~24 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[14]~24_combout  = (\Inst_Fetch_inst3|PC [14] & (\Inst_Fetch_inst3|PC_add4[13]~23  $ (GND))) # (!\Inst_Fetch_inst3|PC [14] & (!\Inst_Fetch_inst3|PC_add4[13]~23  & VCC))
// \Inst_Fetch_inst3|PC_add4[14]~25  = CARRY((\Inst_Fetch_inst3|PC [14] & !\Inst_Fetch_inst3|PC_add4[13]~23 ))

	.dataa(\Inst_Fetch_inst3|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[13]~23 ),
	.combout(\Inst_Fetch_inst3|PC_add4[14]~24_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[14]~25 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[14]~24 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~26 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~26_combout  = (\Inst_Fetch_inst3|PC_add4[14]~24_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~25  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~25 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[14]~24_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~25 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~25 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~27  = CARRY((\Inst_Fetch_inst3|PC_add4[14]~24_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~25 )) # (!\Inst_Fetch_inst3|PC_add4[14]~24_combout  & ((!\Inst_Fetch_inst3|Add1~25 ) # 
// (!\VROM_inst10|Equal4~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[14]~24_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~25 ),
	.combout(\Inst_Fetch_inst3|Add1~26_combout ),
	.cout(\Inst_Fetch_inst3|Add1~27 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~26 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~10 (
// Equation(s):
// \Inst_Fetch_inst3|PC~10_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~26_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[14]~24_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[14]~24_combout ),
	.datac(\Inst_Fetch_inst3|Add1~26_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~10 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \Inst_Fetch_inst3|PC[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[14] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[15]~26 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[15]~26_combout  = (\Inst_Fetch_inst3|PC [15] & (!\Inst_Fetch_inst3|PC_add4[14]~25 )) # (!\Inst_Fetch_inst3|PC [15] & ((\Inst_Fetch_inst3|PC_add4[14]~25 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[15]~27  = CARRY((!\Inst_Fetch_inst3|PC_add4[14]~25 ) # (!\Inst_Fetch_inst3|PC [15]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[14]~25 ),
	.combout(\Inst_Fetch_inst3|PC_add4[15]~26_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[15]~27 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[15]~26 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~28 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~28_combout  = ((\VROM_inst10|Equal4~0_combout  $ (\Inst_Fetch_inst3|PC_add4[15]~26_combout  $ (!\Inst_Fetch_inst3|Add1~27 )))) # (GND)
// \Inst_Fetch_inst3|Add1~29  = CARRY((\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[15]~26_combout ) # (!\Inst_Fetch_inst3|Add1~27 ))) # (!\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|PC_add4[15]~26_combout  & 
// !\Inst_Fetch_inst3|Add1~27 )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[15]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~27 ),
	.combout(\Inst_Fetch_inst3|Add1~28_combout ),
	.cout(\Inst_Fetch_inst3|Add1~29 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~28 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~11 (
// Equation(s):
// \Inst_Fetch_inst3|PC~11_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~28_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[15]~26_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[15]~26_combout ),
	.datac(\Inst_Fetch_inst3|Add1~28_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~11 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \Inst_Fetch_inst3|PC[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[15] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[16]~28 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[16]~28_combout  = (\Inst_Fetch_inst3|PC [16] & (\Inst_Fetch_inst3|PC_add4[15]~27  $ (GND))) # (!\Inst_Fetch_inst3|PC [16] & (!\Inst_Fetch_inst3|PC_add4[15]~27  & VCC))
// \Inst_Fetch_inst3|PC_add4[16]~29  = CARRY((\Inst_Fetch_inst3|PC [16] & !\Inst_Fetch_inst3|PC_add4[15]~27 ))

	.dataa(\Inst_Fetch_inst3|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[15]~27 ),
	.combout(\Inst_Fetch_inst3|PC_add4[16]~28_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[16]~29 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[16]~28 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~30 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~30_combout  = (\Inst_Fetch_inst3|PC_add4[16]~28_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~29  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~29 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[16]~28_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~29 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~29 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~31  = CARRY((\Inst_Fetch_inst3|PC_add4[16]~28_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~29 )) # (!\Inst_Fetch_inst3|PC_add4[16]~28_combout  & ((!\Inst_Fetch_inst3|Add1~29 ) # 
// (!\VROM_inst10|Equal4~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[16]~28_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~29 ),
	.combout(\Inst_Fetch_inst3|Add1~30_combout ),
	.cout(\Inst_Fetch_inst3|Add1~31 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~30 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~12 (
// Equation(s):
// \Inst_Fetch_inst3|PC~12_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~30_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[16]~28_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~30_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[16]~28_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~12 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \Inst_Fetch_inst3|PC[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[16] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[17]~30 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[17]~30_combout  = (\Inst_Fetch_inst3|PC [17] & (!\Inst_Fetch_inst3|PC_add4[16]~29 )) # (!\Inst_Fetch_inst3|PC [17] & ((\Inst_Fetch_inst3|PC_add4[16]~29 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[17]~31  = CARRY((!\Inst_Fetch_inst3|PC_add4[16]~29 ) # (!\Inst_Fetch_inst3|PC [17]))

	.dataa(\Inst_Fetch_inst3|PC [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[16]~29 ),
	.combout(\Inst_Fetch_inst3|PC_add4[17]~30_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[17]~31 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[17]~30 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~32 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~32_combout  = ((\Inst_Fetch_inst3|PC_add4[17]~30_combout  $ (\VROM_inst10|Equal4~0_combout  $ (!\Inst_Fetch_inst3|Add1~31 )))) # (GND)
// \Inst_Fetch_inst3|Add1~33  = CARRY((\Inst_Fetch_inst3|PC_add4[17]~30_combout  & ((\VROM_inst10|Equal4~0_combout ) # (!\Inst_Fetch_inst3|Add1~31 ))) # (!\Inst_Fetch_inst3|PC_add4[17]~30_combout  & (\VROM_inst10|Equal4~0_combout  & 
// !\Inst_Fetch_inst3|Add1~31 )))

	.dataa(\Inst_Fetch_inst3|PC_add4[17]~30_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~31 ),
	.combout(\Inst_Fetch_inst3|Add1~32_combout ),
	.cout(\Inst_Fetch_inst3|Add1~33 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~32 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~13 (
// Equation(s):
// \Inst_Fetch_inst3|PC~13_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~32_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[17]~30_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[17]~30_combout ),
	.datab(\Inst_Fetch_inst3|Add1~32_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~13 .lut_mask = 16'hCCAA;
defparam \Inst_Fetch_inst3|PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \Inst_Fetch_inst3|PC[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[17] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[18]~32 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[18]~32_combout  = (\Inst_Fetch_inst3|PC [18] & (\Inst_Fetch_inst3|PC_add4[17]~31  $ (GND))) # (!\Inst_Fetch_inst3|PC [18] & (!\Inst_Fetch_inst3|PC_add4[17]~31  & VCC))
// \Inst_Fetch_inst3|PC_add4[18]~33  = CARRY((\Inst_Fetch_inst3|PC [18] & !\Inst_Fetch_inst3|PC_add4[17]~31 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[17]~31 ),
	.combout(\Inst_Fetch_inst3|PC_add4[18]~32_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[18]~33 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[18]~32 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~34 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~34_combout  = (\Inst_Fetch_inst3|PC_add4[18]~32_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~33  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~33 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[18]~32_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~33 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~33 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~35  = CARRY((\Inst_Fetch_inst3|PC_add4[18]~32_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~33 )) # (!\Inst_Fetch_inst3|PC_add4[18]~32_combout  & ((!\Inst_Fetch_inst3|Add1~33 ) # 
// (!\VROM_inst10|Equal4~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[18]~32_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~33 ),
	.combout(\Inst_Fetch_inst3|Add1~34_combout ),
	.cout(\Inst_Fetch_inst3|Add1~35 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~34 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~14 (
// Equation(s):
// \Inst_Fetch_inst3|PC~14_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~34_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[18]~32_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~34_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[18]~32_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~14 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \Inst_Fetch_inst3|PC[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[18] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[19]~34 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[19]~34_combout  = (\Inst_Fetch_inst3|PC [19] & (!\Inst_Fetch_inst3|PC_add4[18]~33 )) # (!\Inst_Fetch_inst3|PC [19] & ((\Inst_Fetch_inst3|PC_add4[18]~33 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[19]~35  = CARRY((!\Inst_Fetch_inst3|PC_add4[18]~33 ) # (!\Inst_Fetch_inst3|PC [19]))

	.dataa(\Inst_Fetch_inst3|PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[18]~33 ),
	.combout(\Inst_Fetch_inst3|PC_add4[19]~34_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[19]~35 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[19]~34 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~36 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~36_combout  = ((\VROM_inst10|Equal4~0_combout  $ (\Inst_Fetch_inst3|PC_add4[19]~34_combout  $ (!\Inst_Fetch_inst3|Add1~35 )))) # (GND)
// \Inst_Fetch_inst3|Add1~37  = CARRY((\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[19]~34_combout ) # (!\Inst_Fetch_inst3|Add1~35 ))) # (!\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|PC_add4[19]~34_combout  & 
// !\Inst_Fetch_inst3|Add1~35 )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[19]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~35 ),
	.combout(\Inst_Fetch_inst3|Add1~36_combout ),
	.cout(\Inst_Fetch_inst3|Add1~37 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~36 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~38 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~38_combout  = (\Inst_Fetch_inst3|PC_add4[20]~36_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~37  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~37 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[20]~36_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~37 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~37 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~39  = CARRY((\Inst_Fetch_inst3|PC_add4[20]~36_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~37 )) # (!\Inst_Fetch_inst3|PC_add4[20]~36_combout  & ((!\Inst_Fetch_inst3|Add1~37 ) # 
// (!\VROM_inst10|Equal4~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[20]~36_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~37 ),
	.combout(\Inst_Fetch_inst3|Add1~38_combout ),
	.cout(\Inst_Fetch_inst3|Add1~39 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~38 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~40 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~40_combout  = ((\Inst_Fetch_inst3|PC_add4[21]~38_combout  $ (\VROM_inst10|Equal4~0_combout  $ (!\Inst_Fetch_inst3|Add1~39 )))) # (GND)
// \Inst_Fetch_inst3|Add1~41  = CARRY((\Inst_Fetch_inst3|PC_add4[21]~38_combout  & ((\VROM_inst10|Equal4~0_combout ) # (!\Inst_Fetch_inst3|Add1~39 ))) # (!\Inst_Fetch_inst3|PC_add4[21]~38_combout  & (\VROM_inst10|Equal4~0_combout  & 
// !\Inst_Fetch_inst3|Add1~39 )))

	.dataa(\Inst_Fetch_inst3|PC_add4[21]~38_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~39 ),
	.combout(\Inst_Fetch_inst3|Add1~40_combout ),
	.cout(\Inst_Fetch_inst3|Add1~41 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~40 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~42 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~42_combout  = (\Inst_Fetch_inst3|PC_add4[22]~40_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~41  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~41 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[22]~40_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~41 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~41 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~43  = CARRY((\Inst_Fetch_inst3|PC_add4[22]~40_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~41 )) # (!\Inst_Fetch_inst3|PC_add4[22]~40_combout  & ((!\Inst_Fetch_inst3|Add1~41 ) # 
// (!\VROM_inst10|Equal4~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[22]~40_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~41 ),
	.combout(\Inst_Fetch_inst3|Add1~42_combout ),
	.cout(\Inst_Fetch_inst3|Add1~43 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~42 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~44 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~44_combout  = ((\Inst_Fetch_inst3|PC_add4[23]~42_combout  $ (\VROM_inst10|Equal4~0_combout  $ (!\Inst_Fetch_inst3|Add1~43 )))) # (GND)
// \Inst_Fetch_inst3|Add1~45  = CARRY((\Inst_Fetch_inst3|PC_add4[23]~42_combout  & ((\VROM_inst10|Equal4~0_combout ) # (!\Inst_Fetch_inst3|Add1~43 ))) # (!\Inst_Fetch_inst3|PC_add4[23]~42_combout  & (\VROM_inst10|Equal4~0_combout  & 
// !\Inst_Fetch_inst3|Add1~43 )))

	.dataa(\Inst_Fetch_inst3|PC_add4[23]~42_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~43 ),
	.combout(\Inst_Fetch_inst3|Add1~44_combout ),
	.cout(\Inst_Fetch_inst3|Add1~45 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~44 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~46 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~46_combout  = (\Inst_Fetch_inst3|PC_add4[24]~44_combout  & ((\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|Add1~45  & VCC)) # (!\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~45 )))) # 
// (!\Inst_Fetch_inst3|PC_add4[24]~44_combout  & ((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|Add1~45 )) # (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|Add1~45 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~47  = CARRY((\Inst_Fetch_inst3|PC_add4[24]~44_combout  & (!\VROM_inst10|Equal4~0_combout  & !\Inst_Fetch_inst3|Add1~45 )) # (!\Inst_Fetch_inst3|PC_add4[24]~44_combout  & ((!\Inst_Fetch_inst3|Add1~45 ) # 
// (!\VROM_inst10|Equal4~0_combout ))))

	.dataa(\Inst_Fetch_inst3|PC_add4[24]~44_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~45 ),
	.combout(\Inst_Fetch_inst3|Add1~46_combout ),
	.cout(\Inst_Fetch_inst3|Add1~47 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~46 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~48 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~48_combout  = ((\VROM_inst10|Equal4~0_combout  $ (\Inst_Fetch_inst3|PC_add4[25]~46_combout  $ (!\Inst_Fetch_inst3|Add1~47 )))) # (GND)
// \Inst_Fetch_inst3|Add1~49  = CARRY((\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[25]~46_combout ) # (!\Inst_Fetch_inst3|Add1~47 ))) # (!\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|PC_add4[25]~46_combout  & 
// !\Inst_Fetch_inst3|Add1~47 )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[25]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~47 ),
	.combout(\Inst_Fetch_inst3|Add1~48_combout ),
	.cout(\Inst_Fetch_inst3|Add1~49 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~48 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~21 (
// Equation(s):
// \Inst_Fetch_inst3|PC~21_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~48_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[25]~46_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[25]~46_combout ),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|Add1~48_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~21 .lut_mask = 16'hF0AA;
defparam \Inst_Fetch_inst3|PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \Inst_Fetch_inst3|PC[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[25] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[26]~48 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[26]~48_combout  = (\Inst_Fetch_inst3|PC [26] & (\Inst_Fetch_inst3|PC_add4[25]~47  $ (GND))) # (!\Inst_Fetch_inst3|PC [26] & (!\Inst_Fetch_inst3|PC_add4[25]~47  & VCC))
// \Inst_Fetch_inst3|PC_add4[26]~49  = CARRY((\Inst_Fetch_inst3|PC [26] & !\Inst_Fetch_inst3|PC_add4[25]~47 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[25]~47 ),
	.combout(\Inst_Fetch_inst3|PC_add4[26]~48_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[26]~49 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[26]~48 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~50 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~50_combout  = (\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[26]~48_combout  & (\Inst_Fetch_inst3|Add1~49  & VCC)) # (!\Inst_Fetch_inst3|PC_add4[26]~48_combout  & (!\Inst_Fetch_inst3|Add1~49 )))) # 
// (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[26]~48_combout  & (!\Inst_Fetch_inst3|Add1~49 )) # (!\Inst_Fetch_inst3|PC_add4[26]~48_combout  & ((\Inst_Fetch_inst3|Add1~49 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~51  = CARRY((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|PC_add4[26]~48_combout  & !\Inst_Fetch_inst3|Add1~49 )) # (!\VROM_inst10|Equal4~0_combout  & ((!\Inst_Fetch_inst3|Add1~49 ) # 
// (!\Inst_Fetch_inst3|PC_add4[26]~48_combout ))))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[26]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~49 ),
	.combout(\Inst_Fetch_inst3|Add1~50_combout ),
	.cout(\Inst_Fetch_inst3|Add1~51 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~50 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~22 (
// Equation(s):
// \Inst_Fetch_inst3|PC~22_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~50_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[26]~48_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~50_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[26]~48_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~22 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \Inst_Fetch_inst3|PC[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[26] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[27]~50 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[27]~50_combout  = (\Inst_Fetch_inst3|PC [27] & (!\Inst_Fetch_inst3|PC_add4[26]~49 )) # (!\Inst_Fetch_inst3|PC [27] & ((\Inst_Fetch_inst3|PC_add4[26]~49 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[27]~51  = CARRY((!\Inst_Fetch_inst3|PC_add4[26]~49 ) # (!\Inst_Fetch_inst3|PC [27]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[26]~49 ),
	.combout(\Inst_Fetch_inst3|PC_add4[27]~50_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[27]~51 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[27]~50 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~52 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~52_combout  = ((\VROM_inst10|Equal4~0_combout  $ (\Inst_Fetch_inst3|PC_add4[27]~50_combout  $ (!\Inst_Fetch_inst3|Add1~51 )))) # (GND)
// \Inst_Fetch_inst3|Add1~53  = CARRY((\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|PC_add4[27]~50_combout ) # (!\Inst_Fetch_inst3|Add1~51 ))) # (!\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|PC_add4[27]~50_combout  & 
// !\Inst_Fetch_inst3|Add1~51 )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[27]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~51 ),
	.combout(\Inst_Fetch_inst3|Add1~52_combout ),
	.cout(\Inst_Fetch_inst3|Add1~53 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~52 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~23 (
// Equation(s):
// \Inst_Fetch_inst3|PC~23_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~52_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[27]~50_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[27]~50_combout ),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|Add1~52_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~23 .lut_mask = 16'hF0AA;
defparam \Inst_Fetch_inst3|PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \Inst_Fetch_inst3|PC[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[27] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[28]~0 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[28]~0_combout  = (\Inst_Fetch_inst3|PC [28] & (\Inst_Fetch_inst3|PC_add4[27]~51  $ (GND))) # (!\Inst_Fetch_inst3|PC [28] & (!\Inst_Fetch_inst3|PC_add4[27]~51  & VCC))
// \Inst_Fetch_inst3|jump_target[28]~1  = CARRY((\Inst_Fetch_inst3|PC [28] & !\Inst_Fetch_inst3|PC_add4[27]~51 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[27]~51 ),
	.combout(\Inst_Fetch_inst3|jump_target[28]~0_combout ),
	.cout(\Inst_Fetch_inst3|jump_target[28]~1 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[28]~0 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|jump_target[28]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~54 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~54_combout  = (\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|jump_target[28]~0_combout  & (\Inst_Fetch_inst3|Add1~53  & VCC)) # (!\Inst_Fetch_inst3|jump_target[28]~0_combout  & (!\Inst_Fetch_inst3|Add1~53 )))) # 
// (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|jump_target[28]~0_combout  & (!\Inst_Fetch_inst3|Add1~53 )) # (!\Inst_Fetch_inst3|jump_target[28]~0_combout  & ((\Inst_Fetch_inst3|Add1~53 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~55  = CARRY((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|jump_target[28]~0_combout  & !\Inst_Fetch_inst3|Add1~53 )) # (!\VROM_inst10|Equal4~0_combout  & ((!\Inst_Fetch_inst3|Add1~53 ) # 
// (!\Inst_Fetch_inst3|jump_target[28]~0_combout ))))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|jump_target[28]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~53 ),
	.combout(\Inst_Fetch_inst3|Add1~54_combout ),
	.cout(\Inst_Fetch_inst3|Add1~55 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~54 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~24 (
// Equation(s):
// \Inst_Fetch_inst3|PC~24_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~54_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|jump_target[28]~0_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~54_combout ),
	.datac(\Inst_Fetch_inst3|jump_target[28]~0_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~24 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \Inst_Fetch_inst3|PC[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[28] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[29]~2 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[29]~2_combout  = (\Inst_Fetch_inst3|PC [29] & (!\Inst_Fetch_inst3|jump_target[28]~1 )) # (!\Inst_Fetch_inst3|PC [29] & ((\Inst_Fetch_inst3|jump_target[28]~1 ) # (GND)))
// \Inst_Fetch_inst3|jump_target[29]~3  = CARRY((!\Inst_Fetch_inst3|jump_target[28]~1 ) # (!\Inst_Fetch_inst3|PC [29]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|jump_target[28]~1 ),
	.combout(\Inst_Fetch_inst3|jump_target[29]~2_combout ),
	.cout(\Inst_Fetch_inst3|jump_target[29]~3 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[29]~2 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|jump_target[29]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~56 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~56_combout  = ((\VROM_inst10|Equal4~0_combout  $ (\Inst_Fetch_inst3|jump_target[29]~2_combout  $ (!\Inst_Fetch_inst3|Add1~55 )))) # (GND)
// \Inst_Fetch_inst3|Add1~57  = CARRY((\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|jump_target[29]~2_combout ) # (!\Inst_Fetch_inst3|Add1~55 ))) # (!\VROM_inst10|Equal4~0_combout  & (\Inst_Fetch_inst3|jump_target[29]~2_combout  & 
// !\Inst_Fetch_inst3|Add1~55 )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|jump_target[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~55 ),
	.combout(\Inst_Fetch_inst3|Add1~56_combout ),
	.cout(\Inst_Fetch_inst3|Add1~57 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~56 .lut_mask = 16'h698E;
defparam \Inst_Fetch_inst3|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~25 (
// Equation(s):
// \Inst_Fetch_inst3|PC~25_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~56_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|jump_target[29]~2_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~56_combout ),
	.datab(gnd),
	.datac(\Inst_Fetch_inst3|jump_target[29]~2_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~25 .lut_mask = 16'hAAF0;
defparam \Inst_Fetch_inst3|PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \Inst_Fetch_inst3|PC[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[29] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[30]~4 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[30]~4_combout  = (\Inst_Fetch_inst3|PC [30] & (\Inst_Fetch_inst3|jump_target[29]~3  $ (GND))) # (!\Inst_Fetch_inst3|PC [30] & (!\Inst_Fetch_inst3|jump_target[29]~3  & VCC))
// \Inst_Fetch_inst3|jump_target[30]~5  = CARRY((\Inst_Fetch_inst3|PC [30] & !\Inst_Fetch_inst3|jump_target[29]~3 ))

	.dataa(\Inst_Fetch_inst3|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|jump_target[29]~3 ),
	.combout(\Inst_Fetch_inst3|jump_target[30]~4_combout ),
	.cout(\Inst_Fetch_inst3|jump_target[30]~5 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[30]~4 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|jump_target[30]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~58 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~58_combout  = (\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|jump_target[30]~4_combout  & (\Inst_Fetch_inst3|Add1~57  & VCC)) # (!\Inst_Fetch_inst3|jump_target[30]~4_combout  & (!\Inst_Fetch_inst3|Add1~57 )))) # 
// (!\VROM_inst10|Equal4~0_combout  & ((\Inst_Fetch_inst3|jump_target[30]~4_combout  & (!\Inst_Fetch_inst3|Add1~57 )) # (!\Inst_Fetch_inst3|jump_target[30]~4_combout  & ((\Inst_Fetch_inst3|Add1~57 ) # (GND)))))
// \Inst_Fetch_inst3|Add1~59  = CARRY((\VROM_inst10|Equal4~0_combout  & (!\Inst_Fetch_inst3|jump_target[30]~4_combout  & !\Inst_Fetch_inst3|Add1~57 )) # (!\VROM_inst10|Equal4~0_combout  & ((!\Inst_Fetch_inst3|Add1~57 ) # 
// (!\Inst_Fetch_inst3|jump_target[30]~4_combout ))))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Inst_Fetch_inst3|jump_target[30]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|Add1~57 ),
	.combout(\Inst_Fetch_inst3|Add1~58_combout ),
	.cout(\Inst_Fetch_inst3|Add1~59 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~58 .lut_mask = 16'h9617;
defparam \Inst_Fetch_inst3|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~26 (
// Equation(s):
// \Inst_Fetch_inst3|PC~26_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~58_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|jump_target[30]~4_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~58_combout ),
	.datac(\Inst_Fetch_inst3|jump_target[30]~4_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~26 .lut_mask = 16'hCCF0;
defparam \Inst_Fetch_inst3|PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \Inst_Fetch_inst3|PC[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[30] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \Inst_Fetch_inst3|jump_target[31]~6 (
// Equation(s):
// \Inst_Fetch_inst3|jump_target[31]~6_combout  = \Inst_Fetch_inst3|jump_target[30]~5  $ (\Inst_Fetch_inst3|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|PC [31]),
	.cin(\Inst_Fetch_inst3|jump_target[30]~5 ),
	.combout(\Inst_Fetch_inst3|jump_target[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|jump_target[31]~6 .lut_mask = 16'h0FF0;
defparam \Inst_Fetch_inst3|jump_target[31]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|Add1~60 (
// Equation(s):
// \Inst_Fetch_inst3|Add1~60_combout  = \VROM_inst10|Equal4~0_combout  $ (\Inst_Fetch_inst3|Add1~59  $ (!\Inst_Fetch_inst3|jump_target[31]~6_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|jump_target[31]~6_combout ),
	.cin(\Inst_Fetch_inst3|Add1~59 ),
	.combout(\Inst_Fetch_inst3|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|Add1~60 .lut_mask = 16'h3CC3;
defparam \Inst_Fetch_inst3|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~27 (
// Equation(s):
// \Inst_Fetch_inst3|PC~27_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~60_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|jump_target[31]~6_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|jump_target[31]~6_combout ),
	.datac(\Inst_Fetch_inst3|Add1~60_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~27 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \Inst_Fetch_inst3|PC[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[31] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \VROM_inst10|Equal0~7 (
// Equation(s):
// \VROM_inst10|Equal0~7_combout  = (!\Inst_Fetch_inst3|PC [29] & (!\Inst_Fetch_inst3|PC [30] & (!\Inst_Fetch_inst3|PC [31] & !\Inst_Fetch_inst3|PC [28])))

	.dataa(\Inst_Fetch_inst3|PC [29]),
	.datab(\Inst_Fetch_inst3|PC [30]),
	.datac(\Inst_Fetch_inst3|PC [31]),
	.datad(\Inst_Fetch_inst3|PC [28]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~7 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \VROM_inst10|Equal0~5 (
// Equation(s):
// \VROM_inst10|Equal0~5_combout  = (!\Inst_Fetch_inst3|PC [23] & (!\Inst_Fetch_inst3|PC [20] & (!\Inst_Fetch_inst3|PC [21] & !\Inst_Fetch_inst3|PC [22])))

	.dataa(\Inst_Fetch_inst3|PC [23]),
	.datab(\Inst_Fetch_inst3|PC [20]),
	.datac(\Inst_Fetch_inst3|PC [21]),
	.datad(\Inst_Fetch_inst3|PC [22]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~5 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \VROM_inst10|Equal0~1 (
// Equation(s):
// \VROM_inst10|Equal0~1_combout  = (!\Inst_Fetch_inst3|PC [11] & (!\Inst_Fetch_inst3|PC [8] & (!\Inst_Fetch_inst3|PC [10] & !\Inst_Fetch_inst3|PC [9])))

	.dataa(\Inst_Fetch_inst3|PC [11]),
	.datab(\Inst_Fetch_inst3|PC [8]),
	.datac(\Inst_Fetch_inst3|PC [10]),
	.datad(\Inst_Fetch_inst3|PC [9]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~1 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \VROM_inst10|Equal0~3 (
// Equation(s):
// \VROM_inst10|Equal0~3_combout  = (!\Inst_Fetch_inst3|PC [18] & (!\Inst_Fetch_inst3|PC [16] & (!\Inst_Fetch_inst3|PC [19] & !\Inst_Fetch_inst3|PC [17])))

	.dataa(\Inst_Fetch_inst3|PC [18]),
	.datab(\Inst_Fetch_inst3|PC [16]),
	.datac(\Inst_Fetch_inst3|PC [19]),
	.datad(\Inst_Fetch_inst3|PC [17]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~3 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \VROM_inst10|Equal0~2 (
// Equation(s):
// \VROM_inst10|Equal0~2_combout  = (!\Inst_Fetch_inst3|PC [13] & (!\Inst_Fetch_inst3|PC [15] & (!\Inst_Fetch_inst3|PC [12] & !\Inst_Fetch_inst3|PC [14])))

	.dataa(\Inst_Fetch_inst3|PC [13]),
	.datab(\Inst_Fetch_inst3|PC [15]),
	.datac(\Inst_Fetch_inst3|PC [12]),
	.datad(\Inst_Fetch_inst3|PC [14]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~2 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \VROM_inst10|Equal0~0 (
// Equation(s):
// \VROM_inst10|Equal0~0_combout  = (!\Inst_Fetch_inst3|PC [5] & (!\Inst_Fetch_inst3|PC [1] & (!\Inst_Fetch_inst3|PC [6] & !\Inst_Fetch_inst3|PC [7])))

	.dataa(\Inst_Fetch_inst3|PC [5]),
	.datab(\Inst_Fetch_inst3|PC [1]),
	.datac(\Inst_Fetch_inst3|PC [6]),
	.datad(\Inst_Fetch_inst3|PC [7]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~0 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \VROM_inst10|Equal0~4 (
// Equation(s):
// \VROM_inst10|Equal0~4_combout  = (\VROM_inst10|Equal0~1_combout  & (\VROM_inst10|Equal0~3_combout  & (\VROM_inst10|Equal0~2_combout  & \VROM_inst10|Equal0~0_combout )))

	.dataa(\VROM_inst10|Equal0~1_combout ),
	.datab(\VROM_inst10|Equal0~3_combout ),
	.datac(\VROM_inst10|Equal0~2_combout ),
	.datad(\VROM_inst10|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~4 .lut_mask = 16'h8000;
defparam \VROM_inst10|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \VROM_inst10|Equal0~8 (
// Equation(s):
// \VROM_inst10|Equal0~8_combout  = (\VROM_inst10|Equal0~7_combout  & (\VROM_inst10|Equal0~6_combout  & (\VROM_inst10|Equal0~5_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\VROM_inst10|Equal0~6_combout ),
	.datac(\VROM_inst10|Equal0~5_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~8 .lut_mask = 16'h8000;
defparam \VROM_inst10|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \Controller_inst2|Selector1~0 (
// Equation(s):
// \Controller_inst2|Selector1~0_combout  = (\VROM_inst10|Equal0~8_combout  & (((!\Inst_Fetch_inst3|PC [2] & !\Inst_Fetch_inst3|PC [3])) # (!\Inst_Fetch_inst3|PC [4])))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [4]),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Selector1~0 .lut_mask = 16'h1F00;
defparam \Controller_inst2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \Controller_inst2|Selector4~0 (
// Equation(s):
// \Controller_inst2|Selector4~0_combout  = (\VROM_inst10|Equal0~8_combout  & (!\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] $ (\Inst_Fetch_inst3|PC [4]))))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\VROM_inst10|Equal0~8_combout ),
	.datad(\Inst_Fetch_inst3|PC [3]),
	.cin(gnd),
	.combout(\Controller_inst2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Selector4~0 .lut_mask = 16'h0060;
defparam \Controller_inst2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \Controller_inst2|Decoder1~0 (
// Equation(s):
// \Controller_inst2|Decoder1~0_combout  = (\Inst_Fetch_inst3|PC [4]) # ((!\VROM_inst10|Equal0~8_combout ) # (!\Inst_Fetch_inst3|PC [3]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Decoder1~0 .lut_mask = 16'hCFFF;
defparam \Controller_inst2|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \Controller_inst2|Decoder1~1 (
// Equation(s):
// \Controller_inst2|Decoder1~1_combout  = (!\Inst_Fetch_inst3|PC [4] & (\Inst_Fetch_inst3|PC [3] & (\Inst_Fetch_inst3|PC [2] & \VROM_inst10|Equal0~8_combout )))

	.dataa(\Inst_Fetch_inst3|PC [4]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Controller_inst2|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Decoder1~1 .lut_mask = 16'h4000;
defparam \Controller_inst2|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \VROM_inst10|DOUT[17]~2 (
// Equation(s):
// \VROM_inst10|DOUT[17]~2_combout  = (\VROM_inst10|Equal0~6_combout  & ((\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [4] & \Inst_Fetch_inst3|PC [3])) # (!\Inst_Fetch_inst3|PC [2] & (\Inst_Fetch_inst3|PC [4] & !\Inst_Fetch_inst3|PC [3]))))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VROM_inst10|Equal0~6_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|DOUT[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|DOUT[17]~2 .lut_mask = 16'h2400;
defparam \VROM_inst10|DOUT[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \VROM_inst10|DOUT[17] (
// Equation(s):
// \VROM_inst10|DOUT [17] = (\VROM_inst10|Equal0~7_combout  & (\VROM_inst10|Equal0~5_combout  & (\VROM_inst10|DOUT[17]~2_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\VROM_inst10|Equal0~5_combout ),
	.datac(\VROM_inst10|DOUT[17]~2_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|DOUT [17]),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|DOUT[17] .lut_mask = 16'h8000;
defparam \VROM_inst10|DOUT[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \MUX_inst7|RES[1]~0 (
// Equation(s):
// \MUX_inst7|RES[1]~0_combout  = (\VROM_inst10|Equal4~0_combout ) # ((\Controller_inst2|Decoder1~0_combout  & ((\VROM_inst10|Equal1~1_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\Controller_inst2|Decoder1~1_combout )))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\Controller_inst2|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\MUX_inst7|RES[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst7|RES[1]~0 .lut_mask = 16'hFCEE;
defparam \MUX_inst7|RES[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \Controller_inst2|Decoder1~2 (
// Equation(s):
// \Controller_inst2|Decoder1~2_combout  = (\Inst_Fetch_inst3|PC [2]) # ((\Inst_Fetch_inst3|PC [3] $ (!\Inst_Fetch_inst3|PC [4])) # (!\VROM_inst10|Equal0~8_combout ))

	.dataa(\Inst_Fetch_inst3|PC [3]),
	.datab(\Inst_Fetch_inst3|PC [2]),
	.datac(\VROM_inst10|Equal0~8_combout ),
	.datad(\Inst_Fetch_inst3|PC [4]),
	.cin(gnd),
	.combout(\Controller_inst2|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller_inst2|Decoder1~2 .lut_mask = 16'hEFDF;
defparam \Controller_inst2|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \RegFile_inst|regs~355 (
// Equation(s):
// \RegFile_inst|regs~355_combout  = (\MUX_inst7|RES[1]~0_combout  & (\Controller_inst2|Decoder1~2_combout  & ((!\VROM_inst10|Equal4~0_combout ) # (!\Controller_inst2|Decoder1~0_combout ))))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\MUX_inst7|RES[1]~0_combout ),
	.datac(\Controller_inst2|Decoder1~2_combout ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~355_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~355 .lut_mask = 16'h40C0;
defparam \RegFile_inst|regs~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \VROM_inst10|DOUT~0 (
// Equation(s):
// \VROM_inst10|DOUT~0_combout  = (\VROM_inst10|Equal0~6_combout  & (\Inst_Fetch_inst3|PC [4] $ (((\Inst_Fetch_inst3|PC [2]) # (\Inst_Fetch_inst3|PC [3])))))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VROM_inst10|Equal0~6_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|DOUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|DOUT~0 .lut_mask = 16'h3600;
defparam \VROM_inst10|DOUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \VROM_inst10|DOUT~1 (
// Equation(s):
// \VROM_inst10|DOUT~1_combout  = (\VROM_inst10|Equal0~7_combout  & (\VROM_inst10|Equal0~5_combout  & (\VROM_inst10|DOUT~0_combout  & \VROM_inst10|Equal0~4_combout )))

	.dataa(\VROM_inst10|Equal0~7_combout ),
	.datab(\VROM_inst10|Equal0~5_combout ),
	.datac(\VROM_inst10|DOUT~0_combout ),
	.datad(\VROM_inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|DOUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|DOUT~1 .lut_mask = 16'h8000;
defparam \VROM_inst10|DOUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \RegFile_inst|regs~357 (
// Equation(s):
// \RegFile_inst|regs~357_combout  = (\RegFile_inst|regs~355_combout  & ((\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|DOUT [11])) # (!\Controller_inst2|Decoder1~0_combout  & ((\VROM_inst10|DOUT~1_combout )))))

	.dataa(\RegFile_inst|regs~355_combout ),
	.datab(\VROM_inst10|DOUT [11]),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\Controller_inst2|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~357_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~357 .lut_mask = 16'h88A0;
defparam \RegFile_inst|regs~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \RegFile_inst|regs~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[2]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~98 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \RegFile_inst|regs~356 (
// Equation(s):
// \RegFile_inst|regs~356_combout  = (\RegFile_inst|regs~355_combout  & ((\Controller_inst2|Decoder1~0_combout  & (!\VROM_inst10|DOUT [11])) # (!\Controller_inst2|Decoder1~0_combout  & ((!\VROM_inst10|DOUT~1_combout )))))

	.dataa(\RegFile_inst|regs~355_combout ),
	.datab(\VROM_inst10|DOUT [11]),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\Controller_inst2|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~356_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~356 .lut_mask = 16'h220A;
defparam \RegFile_inst|regs~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \RegFile_inst|regs~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~66 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \RegFile_inst|regs~352 (
// Equation(s):
// \RegFile_inst|regs~352_combout  = (!\MUX_inst7|RES[1]~0_combout  & (\Controller_inst2|Decoder1~2_combout  & ((!\VROM_inst10|Equal4~0_combout ) # (!\Controller_inst2|Decoder1~0_combout ))))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\MUX_inst7|RES[1]~0_combout ),
	.datac(\Controller_inst2|Decoder1~2_combout ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~352_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~352 .lut_mask = 16'h1030;
defparam \RegFile_inst|regs~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \RegFile_inst|regs~354 (
// Equation(s):
// \RegFile_inst|regs~354_combout  = (\RegFile_inst|regs~352_combout  & ((\Controller_inst2|Decoder1~0_combout  & (!\VROM_inst10|DOUT [11])) # (!\Controller_inst2|Decoder1~0_combout  & ((!\VROM_inst10|DOUT~1_combout )))))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\VROM_inst10|DOUT [11]),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~352_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~354_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~354 .lut_mask = 16'h2700;
defparam \RegFile_inst|regs~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \RegFile_inst|regs~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~2 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \RegFile_inst|regs~320 (
// Equation(s):
// \RegFile_inst|regs~320_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~34_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~2_q )))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~34_q ),
	.datac(\RegFile_inst|regs~2_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~320_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~320 .lut_mask = 16'hEE50;
defparam \RegFile_inst|regs~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \RegFile_inst|regs~321 (
// Equation(s):
// \RegFile_inst|regs~321_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~320_combout  & (\RegFile_inst|regs~98_q )) # (!\RegFile_inst|regs~320_combout  & ((\RegFile_inst|regs~66_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~320_combout ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~98_q ),
	.datac(\RegFile_inst|regs~66_q ),
	.datad(\RegFile_inst|regs~320_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~321_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~321 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|regs~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~130feeder (
// Equation(s):
// \VRAM_inst11|regs~130feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~321_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~130feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \RegFile_inst|regs~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~97 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \RegFile_inst|regs~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~1 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \RegFile_inst|regs~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~65 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \RegFile_inst|regs~257 (
// Equation(s):
// \RegFile_inst|regs~257_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~65_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~1_q ))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~1_q ),
	.datac(\RegFile_inst|regs~65_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~257_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~257 .lut_mask = 16'hFA44;
defparam \RegFile_inst|regs~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \RegFile_inst|regs~258 (
// Equation(s):
// \RegFile_inst|regs~258_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~257_combout  & ((\RegFile_inst|regs~97_q ))) # (!\RegFile_inst|regs~257_combout  & (\RegFile_inst|regs~33_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~257_combout ))))

	.dataa(\RegFile_inst|regs~33_q ),
	.datab(\RegFile_inst|regs~97_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~257_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~258_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~258 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~862 (
// Equation(s):
// \VRAM_inst11|regs~862_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout  & (\ALU_inst|Mux30~1_combout  & \ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\ALU_inst|Mux30~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~862_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~862 .lut_mask = 16'h8000;
defparam \VRAM_inst11|regs~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~863 (
// Equation(s):
// \VRAM_inst11|regs~863_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~862_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~862_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~863_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~863 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \VRAM_inst11|regs~481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~481 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~858 (
// Equation(s):
// \VRAM_inst11|regs~858_combout  = (!\ALU_inst|Mux31~1_combout  & (\ALU_inst|Mux29~1_combout  & (\ALU_inst|Mux30~1_combout  & \ALU_inst|Mux28~1_combout )))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\ALU_inst|Mux30~1_combout ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~858_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~858 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~859 (
// Equation(s):
// \VRAM_inst11|regs~859_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~858_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~858_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~859_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~859 .lut_mask = 16'hCC00;
defparam \VRAM_inst11|regs~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \VRAM_inst11|regs~449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~449 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~417feeder (
// Equation(s):
// \VRAM_inst11|regs~417feeder_combout  = \RegFile_inst|regs~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~258_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~417feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~856 (
// Equation(s):
// \VRAM_inst11|regs~856_combout  = (!\ALU_inst|Mux30~1_combout  & (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux31~1_combout  & \ALU_inst|Mux29~1_combout )))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~856_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~856 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~857 (
// Equation(s):
// \VRAM_inst11|regs~857_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~856_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~856_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~857_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~857 .lut_mask = 16'hCC00;
defparam \VRAM_inst11|regs~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \VRAM_inst11|regs~417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~417 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~860 (
// Equation(s):
// \VRAM_inst11|regs~860_combout  = (!\ALU_inst|Mux31~1_combout  & (\ALU_inst|Mux29~1_combout  & (!\ALU_inst|Mux30~1_combout  & \ALU_inst|Mux28~1_combout )))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\ALU_inst|Mux30~1_combout ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~860_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~860 .lut_mask = 16'h0400;
defparam \VRAM_inst11|regs~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~861 (
// Equation(s):
// \VRAM_inst11|regs~861_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~860_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~860_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~861_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~861 .lut_mask = 16'hCC00;
defparam \VRAM_inst11|regs~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \VRAM_inst11|regs~385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~385 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \VRAM_inst11|regs~819 (
// Equation(s):
// \VRAM_inst11|regs~819_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~417_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~385_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~417_q ),
	.datac(\VRAM_inst11|regs~385_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~819_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~819 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~820 (
// Equation(s):
// \VRAM_inst11|regs~820_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~819_combout  & (\VRAM_inst11|regs~481_q )) # (!\VRAM_inst11|regs~819_combout  & ((\VRAM_inst11|regs~449_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~819_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~481_q ),
	.datac(\VRAM_inst11|regs~449_q ),
	.datad(\VRAM_inst11|regs~819_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~820_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~820 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \VRAM_inst11|regs~289feeder (
// Equation(s):
// \VRAM_inst11|regs~289feeder_combout  = \RegFile_inst|regs~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~258_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~289feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~834 (
// Equation(s):
// \VRAM_inst11|regs~834_combout  = (\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux29~1_combout  & \ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux29~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~834_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~834 .lut_mask = 16'h0200;
defparam \VRAM_inst11|regs~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|regs~835 (
// Equation(s):
// \VRAM_inst11|regs~835_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~834_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~834_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~835_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~835 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \VRAM_inst11|regs~289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~289 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~838 (
// Equation(s):
// \VRAM_inst11|regs~838_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux29~1_combout  & \ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux29~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~838_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~838 .lut_mask = 16'h0800;
defparam \VRAM_inst11|regs~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~839 (
// Equation(s):
// \VRAM_inst11|regs~839_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~838_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~838_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~839_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~839 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \VRAM_inst11|regs~353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~353 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \VRAM_inst11|regs~321feeder (
// Equation(s):
// \VRAM_inst11|regs~321feeder_combout  = \RegFile_inst|regs~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~258_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~321feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~321feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~321feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~832 (
// Equation(s):
// \VRAM_inst11|regs~832_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux29~1_combout  & !\ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux29~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~832_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~832 .lut_mask = 16'h0008;
defparam \VRAM_inst11|regs~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~833 (
// Equation(s):
// \VRAM_inst11|regs~833_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~832_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~832_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~833_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~833 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \VRAM_inst11|regs~321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~321feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~321 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~836 (
// Equation(s):
// \VRAM_inst11|regs~836_combout  = (\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux29~1_combout  & !\ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux29~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~836_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~836 .lut_mask = 16'h0002;
defparam \VRAM_inst11|regs~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \VRAM_inst11|regs~837 (
// Equation(s):
// \VRAM_inst11|regs~837_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~836_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~836_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~837_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~837 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \VRAM_inst11|regs~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~257 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \VRAM_inst11|regs~814 (
// Equation(s):
// \VRAM_inst11|regs~814_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~321_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~257_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~321_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~257_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~814_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~814 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~815 (
// Equation(s):
// \VRAM_inst11|regs~815_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~814_combout  & ((\VRAM_inst11|regs~353_q ))) # (!\VRAM_inst11|regs~814_combout  & (\VRAM_inst11|regs~289_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~814_combout ))))

	.dataa(\VRAM_inst11|regs~289_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~353_q ),
	.datad(\VRAM_inst11|regs~814_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~815_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~815 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~33feeder (
// Equation(s):
// \VRAM_inst11|regs~33feeder_combout  = \RegFile_inst|regs~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~258_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~33feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~850 (
// Equation(s):
// \VRAM_inst11|regs~850_combout  = (!\ALU_inst|Mux29~1_combout  & (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux28~1_combout  & \ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux28~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~850_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~850 .lut_mask = 16'h0100;
defparam \VRAM_inst11|regs~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|regs~851 (
// Equation(s):
// \VRAM_inst11|regs~851_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~850_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~850_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~851_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~851 .lut_mask = 16'hCC00;
defparam \VRAM_inst11|regs~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \VRAM_inst11|regs~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~33 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~854 (
// Equation(s):
// \VRAM_inst11|regs~854_combout  = (\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux31~1_combout  & !\ALU_inst|Mux29~1_combout )))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~854_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~854 .lut_mask = 16'h0020;
defparam \VRAM_inst11|regs~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~855 (
// Equation(s):
// \VRAM_inst11|regs~855_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~854_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~854_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~855_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~855 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \VRAM_inst11|regs~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~97 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~65feeder (
// Equation(s):
// \VRAM_inst11|regs~65feeder_combout  = \RegFile_inst|regs~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~258_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~65feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~848 (
// Equation(s):
// \VRAM_inst11|regs~848_combout  = (!\ALU_inst|Mux29~1_combout  & (\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux28~1_combout  & !\ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux28~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~848_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~848 .lut_mask = 16'h0004;
defparam \VRAM_inst11|regs~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~849 (
// Equation(s):
// \VRAM_inst11|regs~849_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~848_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~848_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~849_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~849 .lut_mask = 16'hCC00;
defparam \VRAM_inst11|regs~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N15
dffeas \VRAM_inst11|regs~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~65 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~852 (
// Equation(s):
// \VRAM_inst11|regs~852_combout  = (!\ALU_inst|Mux29~1_combout  & (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux28~1_combout  & !\ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux28~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~852_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~852 .lut_mask = 16'h0001;
defparam \VRAM_inst11|regs~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~853 (
// Equation(s):
// \VRAM_inst11|regs~853_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~852_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VRAM_inst11|regs~852_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~853_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~853 .lut_mask = 16'hC0C0;
defparam \VRAM_inst11|regs~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \VRAM_inst11|regs~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~1 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~816 (
// Equation(s):
// \VRAM_inst11|regs~816_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~65_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~1_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~65_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~1_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~816_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~816 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~817 (
// Equation(s):
// \VRAM_inst11|regs~817_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~816_combout  & ((\VRAM_inst11|regs~97_q ))) # (!\VRAM_inst11|regs~816_combout  & (\VRAM_inst11|regs~33_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~816_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~33_q ),
	.datac(\VRAM_inst11|regs~97_q ),
	.datad(\VRAM_inst11|regs~816_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~817_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~817 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~818 (
// Equation(s):
// \VRAM_inst11|regs~818_combout  = (\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout ) # ((\VRAM_inst11|regs~815_combout )))) # (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~817_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~815_combout ),
	.datad(\VRAM_inst11|regs~817_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~818_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~818 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~225feeder (
// Equation(s):
// \VRAM_inst11|regs~225feeder_combout  = \RegFile_inst|regs~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~258_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~225feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~846 (
// Equation(s):
// \VRAM_inst11|regs~846_combout  = (!\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux30~1_combout  & (\ALU_inst|Mux29~1_combout  & \ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux29~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~846_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~846 .lut_mask = 16'h4000;
defparam \VRAM_inst11|regs~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~847 (
// Equation(s):
// \VRAM_inst11|regs~847_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~846_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~846_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~847_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~847 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \VRAM_inst11|regs~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~225 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~842 (
// Equation(s):
// \VRAM_inst11|regs~842_combout  = (\ALU_inst|Mux29~1_combout  & (\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux28~1_combout  & !\ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux28~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~842_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~842 .lut_mask = 16'h0008;
defparam \VRAM_inst11|regs~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~843 (
// Equation(s):
// \VRAM_inst11|regs~843_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~842_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~842_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~843_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~843 .lut_mask = 16'hCC00;
defparam \VRAM_inst11|regs~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \VRAM_inst11|regs~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~193 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~161feeder (
// Equation(s):
// \VRAM_inst11|regs~161feeder_combout  = \RegFile_inst|regs~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~258_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~161feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~840 (
// Equation(s):
// \VRAM_inst11|regs~840_combout  = (\ALU_inst|Mux29~1_combout  & (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux30~1_combout  & \ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\ALU_inst|Mux30~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~840_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~840 .lut_mask = 16'h0200;
defparam \VRAM_inst11|regs~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \VRAM_inst11|regs~841 (
// Equation(s):
// \VRAM_inst11|regs~841_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~840_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~840_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~841_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~841 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \VRAM_inst11|regs~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~161 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \VRAM_inst11|regs~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~258_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~129 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \VRAM_inst11|regs~812 (
// Equation(s):
// \VRAM_inst11|regs~812_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~161_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~129_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~161_q ),
	.datac(\VRAM_inst11|regs~129_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~812_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~812 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~813 (
// Equation(s):
// \VRAM_inst11|regs~813_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~812_combout  & (\VRAM_inst11|regs~225_q )) # (!\VRAM_inst11|regs~812_combout  & ((\VRAM_inst11|regs~193_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~812_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~225_q ),
	.datac(\VRAM_inst11|regs~193_q ),
	.datad(\VRAM_inst11|regs~812_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~813_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~813 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~821 (
// Equation(s):
// \VRAM_inst11|regs~821_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~818_combout  & (\VRAM_inst11|regs~820_combout )) # (!\VRAM_inst11|regs~818_combout  & ((\VRAM_inst11|regs~813_combout ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~818_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~820_combout ),
	.datac(\VRAM_inst11|regs~818_combout ),
	.datad(\VRAM_inst11|regs~813_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~821_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~821 .lut_mask = 16'hDAD0;
defparam \VRAM_inst11|regs~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \MUX_inst8|RES[1]~0 (
// Equation(s):
// \MUX_inst8|RES[1]~0_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~821_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux30~1_combout ))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~821_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[1]~0 .lut_mask = 16'h2E22;
defparam \MUX_inst8|RES[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \RegFile_inst|regs~33feeder (
// Equation(s):
// \RegFile_inst|regs~33feeder_combout  = \MUX_inst8|RES[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~33feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \RegFile_inst|regs~353 (
// Equation(s):
// \RegFile_inst|regs~353_combout  = (\RegFile_inst|regs~352_combout  & ((\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|DOUT [11])) # (!\Controller_inst2|Decoder1~0_combout  & ((\VROM_inst10|DOUT~1_combout )))))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\VROM_inst10|DOUT [11]),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~352_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~353_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~353 .lut_mask = 16'hD800;
defparam \RegFile_inst|regs~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \RegFile_inst|regs~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~33 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \RegFile_inst|regs~256 (
// Equation(s):
// \RegFile_inst|regs~256_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~33_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~1_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\RegFile_inst|regs~33_q ),
	.datac(\RegFile_inst|regs~1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~256_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~256 .lut_mask = 16'hD8D8;
defparam \RegFile_inst|regs~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \MUX_inst6|RES[1]~2 (
// Equation(s):
// \MUX_inst6|RES[1]~2_combout  = (\Controller_inst2|Decoder1~0_combout  & (\RegFile_inst|regs~258_combout )) # (!\Controller_inst2|Decoder1~0_combout  & ((\VROM_inst10|Equal1~1_combout )))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~258_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[1]~2 .lut_mask = 16'hF5A0;
defparam \MUX_inst6|RES[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \RegFile_inst|regs~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~96 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \RegFile_inst|regs~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~64 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \RegFile_inst|regs~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~32 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \RegFile_inst|regs~259 (
// Equation(s):
// \RegFile_inst|regs~259_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~32_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~0_q )))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~32_q ),
	.datac(\RegFile_inst|regs~0_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~259_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~259 .lut_mask = 16'hEE50;
defparam \RegFile_inst|regs~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \RegFile_inst|regs~260 (
// Equation(s):
// \RegFile_inst|regs~260_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~259_combout  & (\RegFile_inst|regs~96_q )) # (!\RegFile_inst|regs~259_combout  & ((\RegFile_inst|regs~64_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~259_combout ))))

	.dataa(\RegFile_inst|regs~96_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~64_q ),
	.datad(\RegFile_inst|regs~259_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~260_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~260 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|regs~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \MUX_inst6|RES[0]~32 (
// Equation(s):
// \MUX_inst6|RES[0]~32_combout  = (\RegFile_inst|regs~260_combout  & ((\Inst_Fetch_inst3|PC [4]) # ((!\VROM_inst10|Equal0~8_combout ) # (!\Inst_Fetch_inst3|PC [3]))))

	.dataa(\Inst_Fetch_inst3|PC [4]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\VROM_inst10|Equal0~8_combout ),
	.datad(\RegFile_inst|regs~260_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[0]~32 .lut_mask = 16'hBF00;
defparam \MUX_inst6|RES[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \ALU_inst|Add1~0 (
// Equation(s):
// \ALU_inst|Add1~0_combout  = (\Controller_inst2|Selector1~0_combout  & (\MUX_inst6|RES[0]~32_combout  $ (GND))) # (!\Controller_inst2|Selector1~0_combout  & (!\MUX_inst6|RES[0]~32_combout  & VCC))
// \ALU_inst|Add1~1  = CARRY((\Controller_inst2|Selector1~0_combout  & !\MUX_inst6|RES[0]~32_combout ))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\MUX_inst6|RES[0]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_inst|Add1~0_combout ),
	.cout(\ALU_inst|Add1~1 ));
// synopsys translate_off
defparam \ALU_inst|Add1~0 .lut_mask = 16'h9922;
defparam \ALU_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \ALU_inst|Add1~2 (
// Equation(s):
// \ALU_inst|Add1~2_combout  = (\MUX_inst6|RES[1]~2_combout  & ((\ALU_inst|Add1~1 ) # (GND))) # (!\MUX_inst6|RES[1]~2_combout  & (!\ALU_inst|Add1~1 ))
// \ALU_inst|Add1~3  = CARRY((\MUX_inst6|RES[1]~2_combout ) # (!\ALU_inst|Add1~1 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~1 ),
	.combout(\ALU_inst|Add1~2_combout ),
	.cout(\ALU_inst|Add1~3 ));
// synopsys translate_off
defparam \ALU_inst|Add1~2 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \ALU_inst|Add1~4 (
// Equation(s):
// \ALU_inst|Add1~4_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~2_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[1]~2_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[1]~2_combout ),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~4 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \ALU_inst|Add1~5 (
// Equation(s):
// \ALU_inst|Add1~5_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~0_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[0]~32_combout ))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(gnd),
	.datac(\MUX_inst6|RES[0]~32_combout ),
	.datad(\ALU_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~5 .lut_mask = 16'hFA50;
defparam \ALU_inst|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \ALU_inst|Add2~0 (
// Equation(s):
// \ALU_inst|Add2~0_combout  = (\RegFile_inst|regs~261_combout  & (\ALU_inst|Add1~5_combout  $ (VCC))) # (!\RegFile_inst|regs~261_combout  & (\ALU_inst|Add1~5_combout  & VCC))
// \ALU_inst|Add2~1  = CARRY((\RegFile_inst|regs~261_combout  & \ALU_inst|Add1~5_combout ))

	.dataa(\RegFile_inst|regs~261_combout ),
	.datab(\ALU_inst|Add1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_inst|Add2~0_combout ),
	.cout(\ALU_inst|Add2~1 ));
// synopsys translate_off
defparam \ALU_inst|Add2~0 .lut_mask = 16'h6688;
defparam \ALU_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \ALU_inst|Add2~2 (
// Equation(s):
// \ALU_inst|Add2~2_combout  = (\RegFile_inst|regs~256_combout  & ((\ALU_inst|Add1~4_combout  & (\ALU_inst|Add2~1  & VCC)) # (!\ALU_inst|Add1~4_combout  & (!\ALU_inst|Add2~1 )))) # (!\RegFile_inst|regs~256_combout  & ((\ALU_inst|Add1~4_combout  & 
// (!\ALU_inst|Add2~1 )) # (!\ALU_inst|Add1~4_combout  & ((\ALU_inst|Add2~1 ) # (GND)))))
// \ALU_inst|Add2~3  = CARRY((\RegFile_inst|regs~256_combout  & (!\ALU_inst|Add1~4_combout  & !\ALU_inst|Add2~1 )) # (!\RegFile_inst|regs~256_combout  & ((!\ALU_inst|Add2~1 ) # (!\ALU_inst|Add1~4_combout ))))

	.dataa(\RegFile_inst|regs~256_combout ),
	.datab(\ALU_inst|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~1 ),
	.combout(\ALU_inst|Add2~2_combout ),
	.cout(\ALU_inst|Add2~3 ));
// synopsys translate_off
defparam \ALU_inst|Add2~2 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \ALU_inst|Mux30~0 (
// Equation(s):
// \ALU_inst|Mux30~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~256_combout ) # (\ALU_inst|Add1~4_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~256_combout  & 
// \ALU_inst|Add1~4_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\RegFile_inst|regs~256_combout ),
	.datad(\ALU_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \ALU_inst|Mux30~1 (
// Equation(s):
// \ALU_inst|Mux30~1_combout  = (\ALU_inst|Mux30~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~2_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Add2~2_combout ),
	.datad(\ALU_inst|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~1 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~844 (
// Equation(s):
// \VRAM_inst11|regs~844_combout  = (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux30~1_combout  & (\ALU_inst|Mux29~1_combout  & !\ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux29~1_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~844_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~844 .lut_mask = 16'h0010;
defparam \VRAM_inst11|regs~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~845 (
// Equation(s):
// \VRAM_inst11|regs~845_combout  = (\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~844_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~844_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~845_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~845 .lut_mask = 16'hF000;
defparam \VRAM_inst11|regs~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \VRAM_inst11|regs~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~130 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \VRAM_inst11|regs~386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~386 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~258feeder (
// Equation(s):
// \VRAM_inst11|regs~258feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~321_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~258feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \VRAM_inst11|regs~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~258 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \VRAM_inst11|regs~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~2 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~806 (
// Equation(s):
// \VRAM_inst11|regs~806_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~258_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~2_q )))))

	.dataa(\VRAM_inst11|regs~258_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~2_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~806_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~806 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~807 (
// Equation(s):
// \VRAM_inst11|regs~807_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~806_combout  & ((\VRAM_inst11|regs~386_q ))) # (!\VRAM_inst11|regs~806_combout  & (\VRAM_inst11|regs~130_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~806_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~130_q ),
	.datac(\VRAM_inst11|regs~386_q ),
	.datad(\VRAM_inst11|regs~806_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~807_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~807 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~290feeder (
// Equation(s):
// \VRAM_inst11|regs~290feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~321_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~290feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \VRAM_inst11|regs~290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~290 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \VRAM_inst11|regs~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~34 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~162feeder (
// Equation(s):
// \VRAM_inst11|regs~162feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~321_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~162feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \VRAM_inst11|regs~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~162 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~804 (
// Equation(s):
// \VRAM_inst11|regs~804_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~162_q ))) # (!\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~34_q ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~34_q ),
	.datad(\VRAM_inst11|regs~162_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~804_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~804 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \VRAM_inst11|regs~418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~418 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~805 (
// Equation(s):
// \VRAM_inst11|regs~805_combout  = (\VRAM_inst11|regs~804_combout  & (((\VRAM_inst11|regs~418_q ) # (!\ALU_inst|Mux28~1_combout )))) # (!\VRAM_inst11|regs~804_combout  & (\VRAM_inst11|regs~290_q  & ((\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~290_q ),
	.datab(\VRAM_inst11|regs~804_combout ),
	.datac(\VRAM_inst11|regs~418_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~805_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~805 .lut_mask = 16'hE2CC;
defparam \VRAM_inst11|regs~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \VRAM_inst11|regs~808 (
// Equation(s):
// \VRAM_inst11|regs~808_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~805_combout ))) # (!\ALU_inst|Mux31~1_combout  & 
// (\VRAM_inst11|regs~807_combout ))))

	.dataa(\VRAM_inst11|regs~807_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\VRAM_inst11|regs~805_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~808_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~808 .lut_mask = 16'hF2C2;
defparam \VRAM_inst11|regs~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~354feeder (
// Equation(s):
// \VRAM_inst11|regs~354feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~321_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~354feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~354feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~354feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \VRAM_inst11|regs~354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~354 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \VRAM_inst11|regs~482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~482 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~226feeder (
// Equation(s):
// \VRAM_inst11|regs~226feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~321_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~226feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \VRAM_inst11|regs~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~226 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \VRAM_inst11|regs~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~98 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~809 (
// Equation(s):
// \VRAM_inst11|regs~809_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~226_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~98_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~226_q ),
	.datac(\VRAM_inst11|regs~98_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~809_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~809 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~810 (
// Equation(s):
// \VRAM_inst11|regs~810_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~809_combout  & ((\VRAM_inst11|regs~482_q ))) # (!\VRAM_inst11|regs~809_combout  & (\VRAM_inst11|regs~354_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~809_combout ))))

	.dataa(\VRAM_inst11|regs~354_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~482_q ),
	.datad(\VRAM_inst11|regs~809_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~810_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~810 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~450feeder (
// Equation(s):
// \VRAM_inst11|regs~450feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~321_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~450feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \VRAM_inst11|regs~450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~450 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \VRAM_inst11|regs~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~194 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~322feeder (
// Equation(s):
// \VRAM_inst11|regs~322feeder_combout  = \RegFile_inst|regs~321_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~321_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~322feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~322feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~322feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \VRAM_inst11|regs~322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~322 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \VRAM_inst11|regs~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~321_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~66 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~802 (
// Equation(s):
// \VRAM_inst11|regs~802_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~322_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~66_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~322_q ),
	.datac(\VRAM_inst11|regs~66_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~802_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~802 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~803 (
// Equation(s):
// \VRAM_inst11|regs~803_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~802_combout  & (\VRAM_inst11|regs~450_q )) # (!\VRAM_inst11|regs~802_combout  & ((\VRAM_inst11|regs~194_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~802_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~450_q ),
	.datac(\VRAM_inst11|regs~194_q ),
	.datad(\VRAM_inst11|regs~802_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~803_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~803 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \VRAM_inst11|regs~811 (
// Equation(s):
// \VRAM_inst11|regs~811_combout  = (\VRAM_inst11|regs~808_combout  & (((\VRAM_inst11|regs~810_combout )) # (!\ALU_inst|Mux30~1_combout ))) # (!\VRAM_inst11|regs~808_combout  & (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~803_combout ))))

	.dataa(\VRAM_inst11|regs~808_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~810_combout ),
	.datad(\VRAM_inst11|regs~803_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~811_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~811 .lut_mask = 16'hE6A2;
defparam \VRAM_inst11|regs~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \MUX_inst8|RES[2]~31 (
// Equation(s):
// \MUX_inst8|RES[2]~31_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~811_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux29~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~811_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[2]~31 .lut_mask = 16'h5C0C;
defparam \MUX_inst8|RES[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \RegFile_inst|regs~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[2]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~34 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \RegFile_inst|regs~351 (
// Equation(s):
// \RegFile_inst|regs~351_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~34_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~2_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~34_q ),
	.datad(\RegFile_inst|regs~2_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~351_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~351 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \ALU_inst|Add1~6 (
// Equation(s):
// \ALU_inst|Add1~6_combout  = (\ALU_inst|Add1~3  & (((!\Controller_inst2|Decoder1~0_combout ) # (!\RegFile_inst|regs~321_combout )))) # (!\ALU_inst|Add1~3  & ((((!\Controller_inst2|Decoder1~0_combout ) # (!\RegFile_inst|regs~321_combout )))))
// \ALU_inst|Add1~7  = CARRY((!\ALU_inst|Add1~3  & ((!\Controller_inst2|Decoder1~0_combout ) # (!\RegFile_inst|regs~321_combout ))))

	.dataa(\RegFile_inst|regs~321_combout ),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~3 ),
	.combout(\ALU_inst|Add1~6_combout ),
	.cout(\ALU_inst|Add1~7 ));
// synopsys translate_off
defparam \ALU_inst|Add1~6 .lut_mask = 16'h7807;
defparam \ALU_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \ALU_inst|Add1~94 (
// Equation(s):
// \ALU_inst|Add1~94_combout  = (\Controller_inst2|Selector4~0_combout  & (((\ALU_inst|Add1~6_combout )))) # (!\Controller_inst2|Selector4~0_combout  & (\Controller_inst2|Decoder1~0_combout  & (\RegFile_inst|regs~321_combout )))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\RegFile_inst|regs~321_combout ),
	.datac(\ALU_inst|Add1~6_combout ),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~94 .lut_mask = 16'hF088;
defparam \ALU_inst|Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \ALU_inst|Mux29~0 (
// Equation(s):
// \ALU_inst|Mux29~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~351_combout  & ((\ALU_inst|Add1~94_combout ) # (\VROM_inst10|Equal1~1_combout ))) # (!\RegFile_inst|regs~351_combout  & (\ALU_inst|Add1~94_combout  & 
// \VROM_inst10|Equal1~1_combout ))))

	.dataa(\RegFile_inst|regs~351_combout ),
	.datab(\ALU_inst|Add1~94_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \ALU_inst|Add2~4 (
// Equation(s):
// \ALU_inst|Add2~4_combout  = ((\RegFile_inst|regs~351_combout  $ (\ALU_inst|Add1~94_combout  $ (!\ALU_inst|Add2~3 )))) # (GND)
// \ALU_inst|Add2~5  = CARRY((\RegFile_inst|regs~351_combout  & ((\ALU_inst|Add1~94_combout ) # (!\ALU_inst|Add2~3 ))) # (!\RegFile_inst|regs~351_combout  & (\ALU_inst|Add1~94_combout  & !\ALU_inst|Add2~3 )))

	.dataa(\RegFile_inst|regs~351_combout ),
	.datab(\ALU_inst|Add1~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~3 ),
	.combout(\ALU_inst|Add2~4_combout ),
	.cout(\ALU_inst|Add2~5 ));
// synopsys translate_off
defparam \ALU_inst|Add2~4 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \ALU_inst|Mux29~1 (
// Equation(s):
// \ALU_inst|Mux29~1_combout  = (\ALU_inst|Mux29~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~4_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux29~0_combout ),
	.datad(\ALU_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~1 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~416feeder (
// Equation(s):
// \VRAM_inst11|regs~416feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~416feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \VRAM_inst11|regs~416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~416 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \VRAM_inst11|regs~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~160 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \VRAM_inst11|regs~288feeder (
// Equation(s):
// \VRAM_inst11|regs~288feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~260_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~288feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \VRAM_inst11|regs~288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~288 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \VRAM_inst11|regs~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~32 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~822 (
// Equation(s):
// \VRAM_inst11|regs~822_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~288_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~32_q )))))

	.dataa(\VRAM_inst11|regs~288_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~32_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~822_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~822 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \VRAM_inst11|regs~823 (
// Equation(s):
// \VRAM_inst11|regs~823_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~822_combout  & (\VRAM_inst11|regs~416_q )) # (!\VRAM_inst11|regs~822_combout  & ((\VRAM_inst11|regs~160_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~822_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~416_q ),
	.datac(\VRAM_inst11|regs~160_q ),
	.datad(\VRAM_inst11|regs~822_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~823_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~823 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~352feeder (
// Equation(s):
// \VRAM_inst11|regs~352feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~352feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \VRAM_inst11|regs~352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~352 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \VRAM_inst11|regs~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~96 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~829 (
// Equation(s):
// \VRAM_inst11|regs~829_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~352_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~96_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~352_q ),
	.datac(\VRAM_inst11|regs~96_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~829_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~829 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~224feeder (
// Equation(s):
// \VRAM_inst11|regs~224feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~224feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \VRAM_inst11|regs~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~224 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \VRAM_inst11|regs~480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~480 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~830 (
// Equation(s):
// \VRAM_inst11|regs~830_combout  = (\VRAM_inst11|regs~829_combout  & (((\VRAM_inst11|regs~480_q ) # (!\ALU_inst|Mux29~1_combout )))) # (!\VRAM_inst11|regs~829_combout  & (\VRAM_inst11|regs~224_q  & ((\ALU_inst|Mux29~1_combout ))))

	.dataa(\VRAM_inst11|regs~829_combout ),
	.datab(\VRAM_inst11|regs~224_q ),
	.datac(\VRAM_inst11|regs~480_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~830_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~830 .lut_mask = 16'hE4AA;
defparam \VRAM_inst11|regs~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \VRAM_inst11|regs~320feeder (
// Equation(s):
// \VRAM_inst11|regs~320feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~260_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~320feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \VRAM_inst11|regs~320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~320 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~192feeder (
// Equation(s):
// \VRAM_inst11|regs~192feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~192feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \VRAM_inst11|regs~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~192 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N1
dffeas \VRAM_inst11|regs~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~64 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~824 (
// Equation(s):
// \VRAM_inst11|regs~824_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~192_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~64_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~192_q ),
	.datac(\VRAM_inst11|regs~64_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~824_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~824 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \VRAM_inst11|regs~448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~448 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \VRAM_inst11|regs~825 (
// Equation(s):
// \VRAM_inst11|regs~825_combout  = (\VRAM_inst11|regs~824_combout  & (((\VRAM_inst11|regs~448_q ) # (!\ALU_inst|Mux28~1_combout )))) # (!\VRAM_inst11|regs~824_combout  & (\VRAM_inst11|regs~320_q  & ((\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~320_q ),
	.datab(\VRAM_inst11|regs~824_combout ),
	.datac(\VRAM_inst11|regs~448_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~825_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~825 .lut_mask = 16'hE2CC;
defparam \VRAM_inst11|regs~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~256feeder (
// Equation(s):
// \VRAM_inst11|regs~256feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~256feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \VRAM_inst11|regs~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~256 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~128feeder (
// Equation(s):
// \VRAM_inst11|regs~128feeder_combout  = \RegFile_inst|regs~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~260_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~128feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N9
dffeas \VRAM_inst11|regs~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~128 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \VRAM_inst11|regs~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~0 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~826 (
// Equation(s):
// \VRAM_inst11|regs~826_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~128_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~0_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~128_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~0_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~826_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~826 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \VRAM_inst11|regs~384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~384 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~827 (
// Equation(s):
// \VRAM_inst11|regs~827_combout  = (\VRAM_inst11|regs~826_combout  & (((\VRAM_inst11|regs~384_q ) # (!\ALU_inst|Mux28~1_combout )))) # (!\VRAM_inst11|regs~826_combout  & (\VRAM_inst11|regs~256_q  & ((\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~256_q ),
	.datab(\VRAM_inst11|regs~826_combout ),
	.datac(\VRAM_inst11|regs~384_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~827_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~827 .lut_mask = 16'hE2CC;
defparam \VRAM_inst11|regs~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~828 (
// Equation(s):
// \VRAM_inst11|regs~828_combout  = (\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout ) # ((\VRAM_inst11|regs~825_combout )))) # (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~827_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~825_combout ),
	.datad(\VRAM_inst11|regs~827_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~828_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~828 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~831 (
// Equation(s):
// \VRAM_inst11|regs~831_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~828_combout  & ((\VRAM_inst11|regs~830_combout ))) # (!\VRAM_inst11|regs~828_combout  & (\VRAM_inst11|regs~823_combout )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~828_combout ))))

	.dataa(\VRAM_inst11|regs~823_combout ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~830_combout ),
	.datad(\VRAM_inst11|regs~828_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~831_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~831 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \MUX_inst8|RES[0]~1 (
// Equation(s):
// \MUX_inst8|RES[0]~1_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~831_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux31~1_combout ))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~831_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[0]~1 .lut_mask = 16'h2E22;
defparam \MUX_inst8|RES[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \RegFile_inst|regs~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~0 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \RegFile_inst|regs~261 (
// Equation(s):
// \RegFile_inst|regs~261_combout  = (\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~32_q ))) # (!\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~0_q ))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\RegFile_inst|regs~0_q ),
	.datac(\RegFile_inst|regs~32_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~261_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~261 .lut_mask = 16'hE4E4;
defparam \RegFile_inst|regs~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \ALU_inst|OR_RES[0] (
// Equation(s):
// \ALU_inst|OR_RES [0] = (\RegFile_inst|regs~261_combout ) # ((\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~0_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[0]~32_combout )))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(\RegFile_inst|regs~261_combout ),
	.datac(\MUX_inst6|RES[0]~32_combout ),
	.datad(\ALU_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|OR_RES [0]),
	.cout());
// synopsys translate_off
defparam \ALU_inst|OR_RES[0] .lut_mask = 16'hFEDC;
defparam \ALU_inst|OR_RES[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \ALU_inst|AND_RES[0] (
// Equation(s):
// \ALU_inst|AND_RES [0] = (\RegFile_inst|regs~261_combout  & ((\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~0_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[0]~32_combout ))))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(\RegFile_inst|regs~261_combout ),
	.datac(\MUX_inst6|RES[0]~32_combout ),
	.datad(\ALU_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|AND_RES [0]),
	.cout());
// synopsys translate_off
defparam \ALU_inst|AND_RES[0] .lut_mask = 16'hC840;
defparam \ALU_inst|AND_RES[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \ALU_inst|Mux31~0 (
// Equation(s):
// \ALU_inst|Mux31~0_combout  = (\Controller_inst2|Selector1~0_combout  & (((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add2~0_combout )))) # (!\Controller_inst2|Selector1~0_combout  & (\ALU_inst|AND_RES [0] & (!\VROM_inst10|Equal1~1_combout )))

	.dataa(\ALU_inst|AND_RES [0]),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~0 .lut_mask = 16'hCEC2;
defparam \ALU_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \RegFile_inst|regs~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~62 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \RegFile_inst|regs~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[30]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~30 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \RegFile_inst|regs~323 (
// Equation(s):
// \RegFile_inst|regs~323_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~62_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~30_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~62_q ),
	.datad(\RegFile_inst|regs~30_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~323_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~323 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \RegFile_inst|regs~61feeder (
// Equation(s):
// \RegFile_inst|regs~61feeder_combout  = \MUX_inst8|RES[29]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[29]~4_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~61feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \RegFile_inst|regs~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~61 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \RegFile_inst|regs~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~29 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \RegFile_inst|regs~324 (
// Equation(s):
// \RegFile_inst|regs~324_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~61_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~29_q )))

	.dataa(\RegFile_inst|regs~61_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~29_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~324_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~324 .lut_mask = 16'hAAF0;
defparam \RegFile_inst|regs~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \RegFile_inst|regs~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~60 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \RegFile_inst|regs~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~28 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \RegFile_inst|regs~325 (
// Equation(s):
// \RegFile_inst|regs~325_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~60_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~28_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~60_q ),
	.datad(\RegFile_inst|regs~28_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~325_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~325 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \RegFile_inst|regs~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~25 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \RegFile_inst|regs~328 (
// Equation(s):
// \RegFile_inst|regs~328_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~57_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~25_q )))

	.dataa(\RegFile_inst|regs~57_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~25_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~328_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~328 .lut_mask = 16'hAAF0;
defparam \RegFile_inst|regs~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \VRAM_inst11|regs~440feeder (
// Equation(s):
// \VRAM_inst11|regs~440feeder_combout  = \RegFile_inst|regs~277_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~277_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~440feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~440feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~440feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \VRAM_inst11|regs~440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~440 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N11
dffeas \VRAM_inst11|regs~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~184 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \VRAM_inst11|regs~312feeder (
// Equation(s):
// \VRAM_inst11|regs~312feeder_combout  = \RegFile_inst|regs~277_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~277_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~312feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \VRAM_inst11|regs~312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~312 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \VRAM_inst11|regs~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~56 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \VRAM_inst11|regs~582 (
// Equation(s):
// \VRAM_inst11|regs~582_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~312_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~56_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~312_q ),
	.datac(\VRAM_inst11|regs~56_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~582_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~582 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \VRAM_inst11|regs~583 (
// Equation(s):
// \VRAM_inst11|regs~583_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~582_combout  & (\VRAM_inst11|regs~440_q )) # (!\VRAM_inst11|regs~582_combout  & ((\VRAM_inst11|regs~184_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~582_combout ))))

	.dataa(\VRAM_inst11|regs~440_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~184_q ),
	.datad(\VRAM_inst11|regs~582_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~583_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~583 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~280feeder (
// Equation(s):
// \VRAM_inst11|regs~280feeder_combout  = \RegFile_inst|regs~277_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~277_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~280feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \VRAM_inst11|regs~280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~280 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \VRAM_inst11|regs~408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~408 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|regs~152feeder (
// Equation(s):
// \VRAM_inst11|regs~152feeder_combout  = \RegFile_inst|regs~277_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~277_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~152feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \VRAM_inst11|regs~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~152 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \VRAM_inst11|regs~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~24 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~586 (
// Equation(s):
// \VRAM_inst11|regs~586_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~152_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~24_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~152_q ),
	.datac(\VRAM_inst11|regs~24_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~586_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~586 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|regs~587 (
// Equation(s):
// \VRAM_inst11|regs~587_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~586_combout  & ((\VRAM_inst11|regs~408_q ))) # (!\VRAM_inst11|regs~586_combout  & (\VRAM_inst11|regs~280_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~586_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~280_q ),
	.datac(\VRAM_inst11|regs~408_q ),
	.datad(\VRAM_inst11|regs~586_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~587_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~587 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \VRAM_inst11|regs~344feeder (
// Equation(s):
// \VRAM_inst11|regs~344feeder_combout  = \RegFile_inst|regs~277_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~277_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~344feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~344feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~344feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \VRAM_inst11|regs~344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~344 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \VRAM_inst11|regs~472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~472 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~216feeder (
// Equation(s):
// \VRAM_inst11|regs~216feeder_combout  = \RegFile_inst|regs~277_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~277_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~216feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \VRAM_inst11|regs~216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~216 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \VRAM_inst11|regs~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~88 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~584 (
// Equation(s):
// \VRAM_inst11|regs~584_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~216_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~88_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~216_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~88_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~584_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~584 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~585 (
// Equation(s):
// \VRAM_inst11|regs~585_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~584_combout  & ((\VRAM_inst11|regs~472_q ))) # (!\VRAM_inst11|regs~584_combout  & (\VRAM_inst11|regs~344_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~584_combout ))))

	.dataa(\VRAM_inst11|regs~344_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~472_q ),
	.datad(\VRAM_inst11|regs~584_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~585_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~585 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \VRAM_inst11|regs~588 (
// Equation(s):
// \VRAM_inst11|regs~588_combout  = (\ALU_inst|Mux31~1_combout  & (\ALU_inst|Mux30~1_combout )) # (!\ALU_inst|Mux31~1_combout  & ((\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~585_combout ))) # (!\ALU_inst|Mux30~1_combout  & 
// (\VRAM_inst11|regs~587_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~587_combout ),
	.datad(\VRAM_inst11|regs~585_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~588_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~588 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \VRAM_inst11|regs~504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~504 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \VRAM_inst11|regs~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~248 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~376feeder (
// Equation(s):
// \VRAM_inst11|regs~376feeder_combout  = \RegFile_inst|regs~277_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~277_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~376feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~376feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~376feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \VRAM_inst11|regs~376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~376 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \VRAM_inst11|regs~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~277_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~120 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~589 (
// Equation(s):
// \VRAM_inst11|regs~589_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~376_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~120_q )))))

	.dataa(\VRAM_inst11|regs~376_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~120_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~589_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~589 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~590 (
// Equation(s):
// \VRAM_inst11|regs~590_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~589_combout  & (\VRAM_inst11|regs~504_q )) # (!\VRAM_inst11|regs~589_combout  & ((\VRAM_inst11|regs~248_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~589_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~504_q ),
	.datac(\VRAM_inst11|regs~248_q ),
	.datad(\VRAM_inst11|regs~589_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~590_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~590 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \VRAM_inst11|regs~591 (
// Equation(s):
// \VRAM_inst11|regs~591_combout  = (\VRAM_inst11|regs~588_combout  & (((\VRAM_inst11|regs~590_combout ) # (!\ALU_inst|Mux31~1_combout )))) # (!\VRAM_inst11|regs~588_combout  & (\VRAM_inst11|regs~583_combout  & ((\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~583_combout ),
	.datab(\VRAM_inst11|regs~588_combout ),
	.datac(\VRAM_inst11|regs~590_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~591_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~591 .lut_mask = 16'hE2CC;
defparam \VRAM_inst11|regs~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \RegFile_inst|regs~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~56 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \RegFile_inst|regs~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[24]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~24 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \RegFile_inst|regs~329 (
// Equation(s):
// \RegFile_inst|regs~329_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~56_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~24_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~56_q ),
	.datad(\RegFile_inst|regs~24_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~329_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~329 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \RegFile_inst|regs~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~23 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \RegFile_inst|regs~330 (
// Equation(s):
// \RegFile_inst|regs~330_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~55_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~23_q )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs~55_q ),
	.datac(\RegFile_inst|regs~23_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~330_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~330 .lut_mask = 16'hCCF0;
defparam \RegFile_inst|regs~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N9
dffeas \RegFile_inst|regs~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~54 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \RegFile_inst|regs~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[22]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~22 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \RegFile_inst|regs~331 (
// Equation(s):
// \RegFile_inst|regs~331_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~54_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~22_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~54_q ),
	.datad(\RegFile_inst|regs~22_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~331_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~331 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \VRAM_inst11|regs~244feeder (
// Equation(s):
// \VRAM_inst11|regs~244feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~285_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~244feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \VRAM_inst11|regs~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~244 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \VRAM_inst11|regs~500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~500 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \VRAM_inst11|regs~372feeder (
// Equation(s):
// \VRAM_inst11|regs~372feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~285_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~372feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \VRAM_inst11|regs~372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~372 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \VRAM_inst11|regs~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~116 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~629 (
// Equation(s):
// \VRAM_inst11|regs~629_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~372_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~116_q )))))

	.dataa(\VRAM_inst11|regs~372_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~116_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~629_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~629 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \VRAM_inst11|regs~630 (
// Equation(s):
// \VRAM_inst11|regs~630_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~629_combout  & ((\VRAM_inst11|regs~500_q ))) # (!\VRAM_inst11|regs~629_combout  & (\VRAM_inst11|regs~244_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~629_combout ))))

	.dataa(\VRAM_inst11|regs~244_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~500_q ),
	.datad(\VRAM_inst11|regs~629_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~630_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~630 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \VRAM_inst11|regs~436feeder (
// Equation(s):
// \VRAM_inst11|regs~436feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~285_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~436feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \VRAM_inst11|regs~436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~436 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \VRAM_inst11|regs~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~180 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \VRAM_inst11|regs~308feeder (
// Equation(s):
// \VRAM_inst11|regs~308feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~285_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~308feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~308feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~308feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \VRAM_inst11|regs~308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~308 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \VRAM_inst11|regs~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~52 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \VRAM_inst11|regs~622 (
// Equation(s):
// \VRAM_inst11|regs~622_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~308_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~52_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\VRAM_inst11|regs~308_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~52_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~622_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~622 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \VRAM_inst11|regs~623 (
// Equation(s):
// \VRAM_inst11|regs~623_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~622_combout  & (\VRAM_inst11|regs~436_q )) # (!\VRAM_inst11|regs~622_combout  & ((\VRAM_inst11|regs~180_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~622_combout ))))

	.dataa(\VRAM_inst11|regs~436_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~180_q ),
	.datad(\VRAM_inst11|regs~622_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~623_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~623 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~340feeder (
// Equation(s):
// \VRAM_inst11|regs~340feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~285_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~340feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~340feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~340feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \VRAM_inst11|regs~340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~340 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \VRAM_inst11|regs~468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~468 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \VRAM_inst11|regs~212feeder (
// Equation(s):
// \VRAM_inst11|regs~212feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~285_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~212feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \VRAM_inst11|regs~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~212 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \VRAM_inst11|regs~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~84 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~624 (
// Equation(s):
// \VRAM_inst11|regs~624_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~212_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~84_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~212_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~84_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~624_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~624 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~625 (
// Equation(s):
// \VRAM_inst11|regs~625_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~624_combout  & ((\VRAM_inst11|regs~468_q ))) # (!\VRAM_inst11|regs~624_combout  & (\VRAM_inst11|regs~340_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~624_combout ))))

	.dataa(\VRAM_inst11|regs~340_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~468_q ),
	.datad(\VRAM_inst11|regs~624_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~625_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~625 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \VRAM_inst11|regs~276feeder (
// Equation(s):
// \VRAM_inst11|regs~276feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~285_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~276feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \VRAM_inst11|regs~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~276 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \VRAM_inst11|regs~404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~404 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~148feeder (
// Equation(s):
// \VRAM_inst11|regs~148feeder_combout  = \RegFile_inst|regs~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~285_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~148feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \VRAM_inst11|regs~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~148 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \VRAM_inst11|regs~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~285_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~20 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|regs~626 (
// Equation(s):
// \VRAM_inst11|regs~626_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~148_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~20_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~148_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~20_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~626_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~626 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~627 (
// Equation(s):
// \VRAM_inst11|regs~627_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~626_combout  & ((\VRAM_inst11|regs~404_q ))) # (!\VRAM_inst11|regs~626_combout  & (\VRAM_inst11|regs~276_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~626_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~276_q ),
	.datac(\VRAM_inst11|regs~404_q ),
	.datad(\VRAM_inst11|regs~626_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~627_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~627 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~628 (
// Equation(s):
// \VRAM_inst11|regs~628_combout  = (\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout ) # ((\VRAM_inst11|regs~625_combout )))) # (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~627_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~625_combout ),
	.datad(\VRAM_inst11|regs~627_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~628_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~628 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~631 (
// Equation(s):
// \VRAM_inst11|regs~631_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~628_combout  & (\VRAM_inst11|regs~630_combout )) # (!\VRAM_inst11|regs~628_combout  & ((\VRAM_inst11|regs~623_combout ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~628_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~630_combout ),
	.datac(\VRAM_inst11|regs~623_combout ),
	.datad(\VRAM_inst11|regs~628_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~631_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~631 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~371feeder (
// Equation(s):
// \VRAM_inst11|regs~371feeder_combout  = \RegFile_inst|regs~287_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~287_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~371feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~371feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~371feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \VRAM_inst11|regs~371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~371 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \VRAM_inst11|regs~339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~339 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~307feeder (
// Equation(s):
// \VRAM_inst11|regs~307feeder_combout  = \RegFile_inst|regs~287_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~287_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~307feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \VRAM_inst11|regs~307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~307 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \VRAM_inst11|regs~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~275 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \VRAM_inst11|regs~632 (
// Equation(s):
// \VRAM_inst11|regs~632_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~307_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~275_q )))))

	.dataa(\VRAM_inst11|regs~307_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~275_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~632_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~632 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~633 (
// Equation(s):
// \VRAM_inst11|regs~633_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~632_combout  & (\VRAM_inst11|regs~371_q )) # (!\VRAM_inst11|regs~632_combout  & ((\VRAM_inst11|regs~339_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~632_combout ))))

	.dataa(\VRAM_inst11|regs~371_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~339_q ),
	.datad(\VRAM_inst11|regs~632_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~633_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~633 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \VRAM_inst11|regs~179feeder (
// Equation(s):
// \VRAM_inst11|regs~179feeder_combout  = \RegFile_inst|regs~287_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~287_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~179feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \VRAM_inst11|regs~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~179 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \VRAM_inst11|regs~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~243 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \VRAM_inst11|regs~211feeder (
// Equation(s):
// \VRAM_inst11|regs~211feeder_combout  = \RegFile_inst|regs~287_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~287_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~211feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \VRAM_inst11|regs~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~211 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \VRAM_inst11|regs~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~147 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~634 (
// Equation(s):
// \VRAM_inst11|regs~634_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~211_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~147_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~211_q ),
	.datac(\VRAM_inst11|regs~147_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~634_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~634 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~635 (
// Equation(s):
// \VRAM_inst11|regs~635_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~634_combout  & ((\VRAM_inst11|regs~243_q ))) # (!\VRAM_inst11|regs~634_combout  & (\VRAM_inst11|regs~179_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~634_combout ))))

	.dataa(\VRAM_inst11|regs~179_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~243_q ),
	.datad(\VRAM_inst11|regs~634_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~635_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~635 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~83feeder (
// Equation(s):
// \VRAM_inst11|regs~83feeder_combout  = \RegFile_inst|regs~287_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~287_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~83feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \VRAM_inst11|regs~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~83 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \VRAM_inst11|regs~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~115 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~51feeder (
// Equation(s):
// \VRAM_inst11|regs~51feeder_combout  = \RegFile_inst|regs~287_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~287_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~51feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \VRAM_inst11|regs~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~51 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \VRAM_inst11|regs~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~19 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~636 (
// Equation(s):
// \VRAM_inst11|regs~636_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~51_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~19_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~51_q ),
	.datac(\VRAM_inst11|regs~19_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~636_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~636 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|regs~637 (
// Equation(s):
// \VRAM_inst11|regs~637_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~636_combout  & ((\VRAM_inst11|regs~115_q ))) # (!\VRAM_inst11|regs~636_combout  & (\VRAM_inst11|regs~83_q )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~636_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~83_q ),
	.datac(\VRAM_inst11|regs~115_q ),
	.datad(\VRAM_inst11|regs~636_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~637_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~637 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~638 (
// Equation(s):
// \VRAM_inst11|regs~638_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~635_combout )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~637_combout 
// )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~635_combout ),
	.datad(\VRAM_inst11|regs~637_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~638_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~638 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \VRAM_inst11|regs~499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~499 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \VRAM_inst11|regs~435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~435 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~467feeder (
// Equation(s):
// \VRAM_inst11|regs~467feeder_combout  = \RegFile_inst|regs~287_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~287_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~467feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~467feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~467feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \VRAM_inst11|regs~467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~467 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \VRAM_inst11|regs~403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~287_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~403 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~639 (
// Equation(s):
// \VRAM_inst11|regs~639_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~467_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~403_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~467_q ),
	.datac(\VRAM_inst11|regs~403_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~639_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~639 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~640 (
// Equation(s):
// \VRAM_inst11|regs~640_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~639_combout  & (\VRAM_inst11|regs~499_q )) # (!\VRAM_inst11|regs~639_combout  & ((\VRAM_inst11|regs~435_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~639_combout ))))

	.dataa(\VRAM_inst11|regs~499_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~435_q ),
	.datad(\VRAM_inst11|regs~639_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~640_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~640 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~641 (
// Equation(s):
// \VRAM_inst11|regs~641_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~638_combout  & ((\VRAM_inst11|regs~640_combout ))) # (!\VRAM_inst11|regs~638_combout  & (\VRAM_inst11|regs~633_combout )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~638_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~633_combout ),
	.datac(\VRAM_inst11|regs~638_combout ),
	.datad(\VRAM_inst11|regs~640_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~641_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~641 .lut_mask = 16'hF858;
defparam \VRAM_inst11|regs~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~466feeder (
// Equation(s):
// \VRAM_inst11|regs~466feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~289_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~466feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \VRAM_inst11|regs~466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~466 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \VRAM_inst11|regs~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~210 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \VRAM_inst11|regs~338feeder (
// Equation(s):
// \VRAM_inst11|regs~338feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~289_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~338feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~338feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~338feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \VRAM_inst11|regs~338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~338 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \VRAM_inst11|regs~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~82 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~642 (
// Equation(s):
// \VRAM_inst11|regs~642_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~338_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~82_q )))))

	.dataa(\VRAM_inst11|regs~338_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~82_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~642_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~642 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~643 (
// Equation(s):
// \VRAM_inst11|regs~643_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~642_combout  & (\VRAM_inst11|regs~466_q )) # (!\VRAM_inst11|regs~642_combout  & ((\VRAM_inst11|regs~210_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~642_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~466_q ),
	.datac(\VRAM_inst11|regs~210_q ),
	.datad(\VRAM_inst11|regs~642_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~643_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~643 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \VRAM_inst11|regs~370feeder (
// Equation(s):
// \VRAM_inst11|regs~370feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~289_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~370feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \VRAM_inst11|regs~370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~370 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \VRAM_inst11|regs~498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~498 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~242feeder (
// Equation(s):
// \VRAM_inst11|regs~242feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~289_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~242feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \VRAM_inst11|regs~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~242 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \VRAM_inst11|regs~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~114 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~649 (
// Equation(s):
// \VRAM_inst11|regs~649_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~242_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~114_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~242_q ),
	.datac(\VRAM_inst11|regs~114_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~649_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~649 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \VRAM_inst11|regs~650 (
// Equation(s):
// \VRAM_inst11|regs~650_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~649_combout  & ((\VRAM_inst11|regs~498_q ))) # (!\VRAM_inst11|regs~649_combout  & (\VRAM_inst11|regs~370_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~649_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~370_q ),
	.datac(\VRAM_inst11|regs~498_q ),
	.datad(\VRAM_inst11|regs~649_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~650_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~650 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~146feeder (
// Equation(s):
// \VRAM_inst11|regs~146feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~289_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~146feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \VRAM_inst11|regs~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~146 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~274feeder (
// Equation(s):
// \VRAM_inst11|regs~274feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~289_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~274feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \VRAM_inst11|regs~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~274 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \VRAM_inst11|regs~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~18 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~646 (
// Equation(s):
// \VRAM_inst11|regs~646_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~274_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~18_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\VRAM_inst11|regs~274_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~18_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~646_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~646 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \VRAM_inst11|regs~402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~402 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~647 (
// Equation(s):
// \VRAM_inst11|regs~647_combout  = (\VRAM_inst11|regs~646_combout  & (((\VRAM_inst11|regs~402_q ) # (!\ALU_inst|Mux29~1_combout )))) # (!\VRAM_inst11|regs~646_combout  & (\VRAM_inst11|regs~146_q  & ((\ALU_inst|Mux29~1_combout ))))

	.dataa(\VRAM_inst11|regs~146_q ),
	.datab(\VRAM_inst11|regs~646_combout ),
	.datac(\VRAM_inst11|regs~402_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~647_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~647 .lut_mask = 16'hE2CC;
defparam \VRAM_inst11|regs~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~306feeder (
// Equation(s):
// \VRAM_inst11|regs~306feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~289_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~306feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \VRAM_inst11|regs~306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~306 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \VRAM_inst11|regs~434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~434 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \VRAM_inst11|regs~178feeder (
// Equation(s):
// \VRAM_inst11|regs~178feeder_combout  = \RegFile_inst|regs~289_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~289_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~178feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \VRAM_inst11|regs~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~178 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \VRAM_inst11|regs~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~289_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~50 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \VRAM_inst11|regs~644 (
// Equation(s):
// \VRAM_inst11|regs~644_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~178_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~50_q )))))

	.dataa(\VRAM_inst11|regs~178_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~50_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~644_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~644 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \VRAM_inst11|regs~645 (
// Equation(s):
// \VRAM_inst11|regs~645_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~644_combout  & ((\VRAM_inst11|regs~434_q ))) # (!\VRAM_inst11|regs~644_combout  & (\VRAM_inst11|regs~306_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~644_combout ))))

	.dataa(\VRAM_inst11|regs~306_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~434_q ),
	.datad(\VRAM_inst11|regs~644_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~645_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~645 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~648 (
// Equation(s):
// \VRAM_inst11|regs~648_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~645_combout ))) # (!\ALU_inst|Mux31~1_combout  & 
// (\VRAM_inst11|regs~647_combout ))))

	.dataa(\VRAM_inst11|regs~647_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~645_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~648_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~648 .lut_mask = 16'hFC22;
defparam \VRAM_inst11|regs~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~651 (
// Equation(s):
// \VRAM_inst11|regs~651_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~648_combout  & ((\VRAM_inst11|regs~650_combout ))) # (!\VRAM_inst11|regs~648_combout  & (\VRAM_inst11|regs~643_combout )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~648_combout ))))

	.dataa(\VRAM_inst11|regs~643_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~650_combout ),
	.datad(\VRAM_inst11|regs~648_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~651_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~651 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \RegFile_inst|regs~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~50 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \RegFile_inst|regs~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~18 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \RegFile_inst|regs~335 (
// Equation(s):
// \RegFile_inst|regs~335_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~50_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~18_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~50_q ),
	.datad(\RegFile_inst|regs~18_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~335_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~335 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \RegFile_inst|regs~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~16 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \RegFile_inst|regs~337 (
// Equation(s):
// \RegFile_inst|regs~337_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~48_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~16_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~48_q ),
	.datad(\RegFile_inst|regs~16_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~337_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~337 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~462feeder (
// Equation(s):
// \VRAM_inst11|regs~462feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~462feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~462feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~462feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \VRAM_inst11|regs~462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~462 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \VRAM_inst11|regs~206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~206 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \VRAM_inst11|regs~334feeder (
// Equation(s):
// \VRAM_inst11|regs~334feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~334feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \VRAM_inst11|regs~334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~334 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \VRAM_inst11|regs~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~78 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~682 (
// Equation(s):
// \VRAM_inst11|regs~682_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~334_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~78_q )))))

	.dataa(\VRAM_inst11|regs~334_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~78_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~682_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~682 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~683 (
// Equation(s):
// \VRAM_inst11|regs~683_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~682_combout  & (\VRAM_inst11|regs~462_q )) # (!\VRAM_inst11|regs~682_combout  & ((\VRAM_inst11|regs~206_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~682_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~462_q ),
	.datac(\VRAM_inst11|regs~206_q ),
	.datad(\VRAM_inst11|regs~682_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~683_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~683 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \VRAM_inst11|regs~366feeder (
// Equation(s):
// \VRAM_inst11|regs~366feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~366feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \VRAM_inst11|regs~366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~366 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \VRAM_inst11|regs~494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~494 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~494 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~238feeder (
// Equation(s):
// \VRAM_inst11|regs~238feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~238feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \VRAM_inst11|regs~238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~238 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \VRAM_inst11|regs~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~110 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~689 (
// Equation(s):
// \VRAM_inst11|regs~689_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~238_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~110_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~238_q ),
	.datac(\VRAM_inst11|regs~110_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~689_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~689 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \VRAM_inst11|regs~690 (
// Equation(s):
// \VRAM_inst11|regs~690_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~689_combout  & ((\VRAM_inst11|regs~494_q ))) # (!\VRAM_inst11|regs~689_combout  & (\VRAM_inst11|regs~366_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~689_combout ))))

	.dataa(\VRAM_inst11|regs~366_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~494_q ),
	.datad(\VRAM_inst11|regs~689_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~690_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~690 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~142feeder (
// Equation(s):
// \VRAM_inst11|regs~142feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~142feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \VRAM_inst11|regs~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~142 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \VRAM_inst11|regs~398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~398 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~270feeder (
// Equation(s):
// \VRAM_inst11|regs~270feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~270feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \VRAM_inst11|regs~270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~270 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \VRAM_inst11|regs~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~14 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~686 (
// Equation(s):
// \VRAM_inst11|regs~686_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~270_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~14_q )))))

	.dataa(\VRAM_inst11|regs~270_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~14_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~686_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~686 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~687 (
// Equation(s):
// \VRAM_inst11|regs~687_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~686_combout  & ((\VRAM_inst11|regs~398_q ))) # (!\VRAM_inst11|regs~686_combout  & (\VRAM_inst11|regs~142_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~686_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~142_q ),
	.datac(\VRAM_inst11|regs~398_q ),
	.datad(\VRAM_inst11|regs~686_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~687_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~687 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \VRAM_inst11|regs~302feeder (
// Equation(s):
// \VRAM_inst11|regs~302feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~302feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \VRAM_inst11|regs~302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~302 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \VRAM_inst11|regs~430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~430 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \VRAM_inst11|regs~174feeder (
// Equation(s):
// \VRAM_inst11|regs~174feeder_combout  = \RegFile_inst|regs~297_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~297_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~174feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \VRAM_inst11|regs~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~174 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \VRAM_inst11|regs~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~297_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~46 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \VRAM_inst11|regs~684 (
// Equation(s):
// \VRAM_inst11|regs~684_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~174_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~46_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~174_q ),
	.datac(\VRAM_inst11|regs~46_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~684_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~684 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~685 (
// Equation(s):
// \VRAM_inst11|regs~685_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~684_combout  & ((\VRAM_inst11|regs~430_q ))) # (!\VRAM_inst11|regs~684_combout  & (\VRAM_inst11|regs~302_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~684_combout ))))

	.dataa(\VRAM_inst11|regs~302_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~430_q ),
	.datad(\VRAM_inst11|regs~684_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~685_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~685 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~688 (
// Equation(s):
// \VRAM_inst11|regs~688_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~685_combout ))) # (!\ALU_inst|Mux31~1_combout  & 
// (\VRAM_inst11|regs~687_combout ))))

	.dataa(\VRAM_inst11|regs~687_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~685_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~688_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~688 .lut_mask = 16'hFC22;
defparam \VRAM_inst11|regs~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~691 (
// Equation(s):
// \VRAM_inst11|regs~691_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~688_combout  & ((\VRAM_inst11|regs~690_combout ))) # (!\VRAM_inst11|regs~688_combout  & (\VRAM_inst11|regs~683_combout )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~688_combout ))))

	.dataa(\VRAM_inst11|regs~683_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~690_combout ),
	.datad(\VRAM_inst11|regs~688_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~691_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~691 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \RegFile_inst|regs~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~14 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \RegFile_inst|regs~339 (
// Equation(s):
// \RegFile_inst|regs~339_combout  = (\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~46_q ))) # (!\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~14_q ))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\RegFile_inst|regs~14_q ),
	.datac(\RegFile_inst|regs~46_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~339_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~339 .lut_mask = 16'hE4E4;
defparam \RegFile_inst|regs~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \RegFile_inst|regs~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~13 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \RegFile_inst|regs~340 (
// Equation(s):
// \RegFile_inst|regs~340_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~45_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~13_q )))

	.dataa(\RegFile_inst|regs~45_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~13_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~340_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~340 .lut_mask = 16'hAAF0;
defparam \RegFile_inst|regs~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \RegFile_inst|regs~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~12 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \RegFile_inst|regs~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~44 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \RegFile_inst|regs~341 (
// Equation(s):
// \RegFile_inst|regs~341_combout  = (\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~44_q ))) # (!\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~12_q ))

	.dataa(\RegFile_inst|regs~12_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~44_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~341_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~341 .lut_mask = 16'hF0AA;
defparam \RegFile_inst|regs~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \RegFile_inst|regs~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~11 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \RegFile_inst|regs~342 (
// Equation(s):
// \RegFile_inst|regs~342_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~43_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~11_q )))

	.dataa(\RegFile_inst|regs~43_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~11_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~342_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~342 .lut_mask = 16'hAAF0;
defparam \RegFile_inst|regs~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \RegFile_inst|regs~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~10 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \RegFile_inst|regs~343 (
// Equation(s):
// \RegFile_inst|regs~343_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~42_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~10_q )))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\RegFile_inst|regs~42_q ),
	.datad(\RegFile_inst|regs~10_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~343_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~343 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|regs~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \RegFile_inst|regs~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~9 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \RegFile_inst|regs~344 (
// Equation(s):
// \RegFile_inst|regs~344_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~41_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~9_q )))

	.dataa(\RegFile_inst|regs~41_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~9_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~344_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~344 .lut_mask = 16'hAAF0;
defparam \RegFile_inst|regs~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~454feeder (
// Equation(s):
// \VRAM_inst11|regs~454feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~454feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~454feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~454feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \VRAM_inst11|regs~454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~454feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~454 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \VRAM_inst11|regs~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~198 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \VRAM_inst11|regs~326feeder (
// Equation(s):
// \VRAM_inst11|regs~326feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~326feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~326feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~326feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \VRAM_inst11|regs~326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~326 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \VRAM_inst11|regs~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~70 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~762 (
// Equation(s):
// \VRAM_inst11|regs~762_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~326_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~70_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\VRAM_inst11|regs~326_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~70_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~762_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~762 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \VRAM_inst11|regs~763 (
// Equation(s):
// \VRAM_inst11|regs~763_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~762_combout  & (\VRAM_inst11|regs~454_q )) # (!\VRAM_inst11|regs~762_combout  & ((\VRAM_inst11|regs~198_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~762_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~454_q ),
	.datac(\VRAM_inst11|regs~198_q ),
	.datad(\VRAM_inst11|regs~762_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~763_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~763 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \VRAM_inst11|regs~134feeder (
// Equation(s):
// \VRAM_inst11|regs~134feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~134feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \VRAM_inst11|regs~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~134 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \VRAM_inst11|regs~390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~390 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~262feeder (
// Equation(s):
// \VRAM_inst11|regs~262feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~262feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \VRAM_inst11|regs~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~262 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \VRAM_inst11|regs~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~6 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~766 (
// Equation(s):
// \VRAM_inst11|regs~766_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~262_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~6_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~262_q ),
	.datac(\VRAM_inst11|regs~6_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~766_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~766 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \VRAM_inst11|regs~767 (
// Equation(s):
// \VRAM_inst11|regs~767_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~766_combout  & ((\VRAM_inst11|regs~390_q ))) # (!\VRAM_inst11|regs~766_combout  & (\VRAM_inst11|regs~134_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~766_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~134_q ),
	.datac(\VRAM_inst11|regs~390_q ),
	.datad(\VRAM_inst11|regs~766_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~767_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~767 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~294feeder (
// Equation(s):
// \VRAM_inst11|regs~294feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~294feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \VRAM_inst11|regs~294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~294 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \VRAM_inst11|regs~422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~422 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~166feeder (
// Equation(s):
// \VRAM_inst11|regs~166feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~166feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \VRAM_inst11|regs~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~166 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \VRAM_inst11|regs~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~38 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~764 (
// Equation(s):
// \VRAM_inst11|regs~764_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~166_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~38_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~166_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~38_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~764_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~764 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~765 (
// Equation(s):
// \VRAM_inst11|regs~765_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~764_combout  & ((\VRAM_inst11|regs~422_q ))) # (!\VRAM_inst11|regs~764_combout  & (\VRAM_inst11|regs~294_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~764_combout ))))

	.dataa(\VRAM_inst11|regs~294_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~422_q ),
	.datad(\VRAM_inst11|regs~764_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~765_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~765 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \VRAM_inst11|regs~768 (
// Equation(s):
// \VRAM_inst11|regs~768_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~765_combout ))) # (!\ALU_inst|Mux31~1_combout  & 
// (\VRAM_inst11|regs~767_combout ))))

	.dataa(\VRAM_inst11|regs~767_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\VRAM_inst11|regs~765_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~768_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~768 .lut_mask = 16'hF2C2;
defparam \VRAM_inst11|regs~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~358feeder (
// Equation(s):
// \VRAM_inst11|regs~358feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~358feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \VRAM_inst11|regs~358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~358 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \VRAM_inst11|regs~486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~486 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~230feeder (
// Equation(s):
// \VRAM_inst11|regs~230feeder_combout  = \RegFile_inst|regs~313_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~230feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \VRAM_inst11|regs~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~230 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \VRAM_inst11|regs~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~313_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~102 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~769 (
// Equation(s):
// \VRAM_inst11|regs~769_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~230_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~102_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~230_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~102_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~769_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~769 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|regs~770 (
// Equation(s):
// \VRAM_inst11|regs~770_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~769_combout  & ((\VRAM_inst11|regs~486_q ))) # (!\VRAM_inst11|regs~769_combout  & (\VRAM_inst11|regs~358_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~769_combout ))))

	.dataa(\VRAM_inst11|regs~358_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~486_q ),
	.datad(\VRAM_inst11|regs~769_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~770_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~770 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \VRAM_inst11|regs~771 (
// Equation(s):
// \VRAM_inst11|regs~771_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~768_combout  & ((\VRAM_inst11|regs~770_combout ))) # (!\VRAM_inst11|regs~768_combout  & (\VRAM_inst11|regs~763_combout )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~768_combout ))))

	.dataa(\VRAM_inst11|regs~763_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~768_combout ),
	.datad(\VRAM_inst11|regs~770_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~771_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~771 .lut_mask = 16'hF838;
defparam \VRAM_inst11|regs~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \RegFile_inst|regs~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~38 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \RegFile_inst|regs~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~6 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \RegFile_inst|regs~347 (
// Equation(s):
// \RegFile_inst|regs~347_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~38_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~6_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~38_q ),
	.datad(\RegFile_inst|regs~6_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~347_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~347 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \RegFile_inst|regs~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~5 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \RegFile_inst|regs~348 (
// Equation(s):
// \RegFile_inst|regs~348_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~37_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~5_q )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs~37_q ),
	.datac(\RegFile_inst|regs~5_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~348_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~348 .lut_mask = 16'hCCF0;
defparam \RegFile_inst|regs~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \RegFile_inst|regs~35feeder (
// Equation(s):
// \RegFile_inst|regs~35feeder_combout  = \MUX_inst8|RES[3]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[3]~30_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~35feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \RegFile_inst|regs~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~35 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \RegFile_inst|regs~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~99 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \RegFile_inst|regs~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~67 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \RegFile_inst|regs~318 (
// Equation(s):
// \RegFile_inst|regs~318_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~67_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~3_q ))))

	.dataa(\RegFile_inst|regs~3_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~67_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~318_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~318 .lut_mask = 16'hFC22;
defparam \RegFile_inst|regs~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \RegFile_inst|regs~319 (
// Equation(s):
// \RegFile_inst|regs~319_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~318_combout  & ((\RegFile_inst|regs~99_q ))) # (!\RegFile_inst|regs~318_combout  & (\RegFile_inst|regs~35_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~318_combout ))))

	.dataa(\RegFile_inst|regs~35_q ),
	.datab(\RegFile_inst|regs~99_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~318_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~319_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~319 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \MUX_inst6|RES[3]~31 (
// Equation(s):
// \MUX_inst6|RES[3]~31_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~319_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~319_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[3]~31 .lut_mask = 16'hFC0C;
defparam \MUX_inst6|RES[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \ALU_inst|Add1~8 (
// Equation(s):
// \ALU_inst|Add1~8_combout  = (\MUX_inst6|RES[3]~31_combout  & ((\ALU_inst|Add1~7 ) # (GND))) # (!\MUX_inst6|RES[3]~31_combout  & (!\ALU_inst|Add1~7 ))
// \ALU_inst|Add1~9  = CARRY((\MUX_inst6|RES[3]~31_combout ) # (!\ALU_inst|Add1~7 ))

	.dataa(\MUX_inst6|RES[3]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~7 ),
	.combout(\ALU_inst|Add1~8_combout ),
	.cout(\ALU_inst|Add1~9 ));
// synopsys translate_off
defparam \ALU_inst|Add1~8 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \ALU_inst|Add1~10 (
// Equation(s):
// \ALU_inst|Add1~10_combout  = (\MUX_inst6|RES[4]~30_combout  & (!\ALU_inst|Add1~9  & VCC)) # (!\MUX_inst6|RES[4]~30_combout  & (\ALU_inst|Add1~9  $ (GND)))
// \ALU_inst|Add1~11  = CARRY((!\MUX_inst6|RES[4]~30_combout  & !\ALU_inst|Add1~9 ))

	.dataa(\MUX_inst6|RES[4]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~9 ),
	.combout(\ALU_inst|Add1~10_combout ),
	.cout(\ALU_inst|Add1~11 ));
// synopsys translate_off
defparam \ALU_inst|Add1~10 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \ALU_inst|Add1~92 (
// Equation(s):
// \ALU_inst|Add1~92_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~10_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[4]~30_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\MUX_inst6|RES[4]~30_combout ),
	.datad(\ALU_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~92 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \RegFile_inst|regs~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~36 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \RegFile_inst|regs~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~4 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \RegFile_inst|regs~349 (
// Equation(s):
// \RegFile_inst|regs~349_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~36_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~4_q )))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\RegFile_inst|regs~36_q ),
	.datad(\RegFile_inst|regs~4_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~349_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~349 .lut_mask = 16'hF3C0;
defparam \RegFile_inst|regs~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \ALU_inst|Mux27~0 (
// Equation(s):
// \ALU_inst|Mux27~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\ALU_inst|Add1~92_combout ) # (\RegFile_inst|regs~349_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\ALU_inst|Add1~92_combout  & 
// \RegFile_inst|regs~349_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add1~92_combout ),
	.datad(\RegFile_inst|regs~349_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~0 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \ALU_inst|Add1~93 (
// Equation(s):
// \ALU_inst|Add1~93_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~8_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[3]~31_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[3]~31_combout ),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~93 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \ALU_inst|Add2~6 (
// Equation(s):
// \ALU_inst|Add2~6_combout  = (\ALU_inst|Add1~93_combout  & ((\RegFile_inst|regs~350_combout  & (\ALU_inst|Add2~5  & VCC)) # (!\RegFile_inst|regs~350_combout  & (!\ALU_inst|Add2~5 )))) # (!\ALU_inst|Add1~93_combout  & ((\RegFile_inst|regs~350_combout  & 
// (!\ALU_inst|Add2~5 )) # (!\RegFile_inst|regs~350_combout  & ((\ALU_inst|Add2~5 ) # (GND)))))
// \ALU_inst|Add2~7  = CARRY((\ALU_inst|Add1~93_combout  & (!\RegFile_inst|regs~350_combout  & !\ALU_inst|Add2~5 )) # (!\ALU_inst|Add1~93_combout  & ((!\ALU_inst|Add2~5 ) # (!\RegFile_inst|regs~350_combout ))))

	.dataa(\ALU_inst|Add1~93_combout ),
	.datab(\RegFile_inst|regs~350_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~5 ),
	.combout(\ALU_inst|Add2~6_combout ),
	.cout(\ALU_inst|Add2~7 ));
// synopsys translate_off
defparam \ALU_inst|Add2~6 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \ALU_inst|Add2~8 (
// Equation(s):
// \ALU_inst|Add2~8_combout  = ((\ALU_inst|Add1~92_combout  $ (\RegFile_inst|regs~349_combout  $ (!\ALU_inst|Add2~7 )))) # (GND)
// \ALU_inst|Add2~9  = CARRY((\ALU_inst|Add1~92_combout  & ((\RegFile_inst|regs~349_combout ) # (!\ALU_inst|Add2~7 ))) # (!\ALU_inst|Add1~92_combout  & (\RegFile_inst|regs~349_combout  & !\ALU_inst|Add2~7 )))

	.dataa(\ALU_inst|Add1~92_combout ),
	.datab(\RegFile_inst|regs~349_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~7 ),
	.combout(\ALU_inst|Add2~8_combout ),
	.cout(\ALU_inst|Add2~9 ));
// synopsys translate_off
defparam \ALU_inst|Add2~8 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \ALU_inst|Mux27~1 (
// Equation(s):
// \ALU_inst|Mux27~1_combout  = (\ALU_inst|Mux27~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~8_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux27~0_combout ),
	.datad(\ALU_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~1 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~420feeder (
// Equation(s):
// \VRAM_inst11|regs~420feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~317_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~420feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~420feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~420feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \VRAM_inst11|regs~420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~420 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \VRAM_inst11|regs~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~164 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \VRAM_inst11|regs~292feeder (
// Equation(s):
// \VRAM_inst11|regs~292feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~292feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \VRAM_inst11|regs~292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~292 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \VRAM_inst11|regs~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~36 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \VRAM_inst11|regs~782 (
// Equation(s):
// \VRAM_inst11|regs~782_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~292_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~36_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~292_q ),
	.datac(\VRAM_inst11|regs~36_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~782_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~782 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \VRAM_inst11|regs~783 (
// Equation(s):
// \VRAM_inst11|regs~783_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~782_combout  & (\VRAM_inst11|regs~420_q )) # (!\VRAM_inst11|regs~782_combout  & ((\VRAM_inst11|regs~164_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~782_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~420_q ),
	.datac(\VRAM_inst11|regs~164_q ),
	.datad(\VRAM_inst11|regs~782_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~783_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~783 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~228feeder (
// Equation(s):
// \VRAM_inst11|regs~228feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~228feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \VRAM_inst11|regs~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~228 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \VRAM_inst11|regs~484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~484 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~356feeder (
// Equation(s):
// \VRAM_inst11|regs~356feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~356feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~356feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~356feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \VRAM_inst11|regs~356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~356 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \VRAM_inst11|regs~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~100 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~789 (
// Equation(s):
// \VRAM_inst11|regs~789_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~356_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~100_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~356_q ),
	.datac(\VRAM_inst11|regs~100_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~789_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~789 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~790 (
// Equation(s):
// \VRAM_inst11|regs~790_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~789_combout  & ((\VRAM_inst11|regs~484_q ))) # (!\VRAM_inst11|regs~789_combout  & (\VRAM_inst11|regs~228_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~789_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~228_q ),
	.datac(\VRAM_inst11|regs~484_q ),
	.datad(\VRAM_inst11|regs~789_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~790_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~790 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~324feeder (
// Equation(s):
// \VRAM_inst11|regs~324feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~317_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~324feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~324feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~324feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \VRAM_inst11|regs~324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~324 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~196feeder (
// Equation(s):
// \VRAM_inst11|regs~196feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~196feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \VRAM_inst11|regs~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~196 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N3
dffeas \VRAM_inst11|regs~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~68 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~784 (
// Equation(s):
// \VRAM_inst11|regs~784_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~196_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~68_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~196_q ),
	.datac(\VRAM_inst11|regs~68_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~784_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~784 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \VRAM_inst11|regs~452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~452 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~785 (
// Equation(s):
// \VRAM_inst11|regs~785_combout  = (\VRAM_inst11|regs~784_combout  & (((\VRAM_inst11|regs~452_q ) # (!\ALU_inst|Mux28~1_combout )))) # (!\VRAM_inst11|regs~784_combout  & (\VRAM_inst11|regs~324_q  & ((\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~324_q ),
	.datab(\VRAM_inst11|regs~784_combout ),
	.datac(\VRAM_inst11|regs~452_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~785_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~785 .lut_mask = 16'hE2CC;
defparam \VRAM_inst11|regs~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~260feeder (
// Equation(s):
// \VRAM_inst11|regs~260feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~317_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~260feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \VRAM_inst11|regs~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~260 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \VRAM_inst11|regs~132feeder (
// Equation(s):
// \VRAM_inst11|regs~132feeder_combout  = \RegFile_inst|regs~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~317_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~132feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \VRAM_inst11|regs~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~132 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \VRAM_inst11|regs~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~4 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~786 (
// Equation(s):
// \VRAM_inst11|regs~786_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~132_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~4_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~132_q ),
	.datac(\VRAM_inst11|regs~4_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~786_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~786 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \VRAM_inst11|regs~388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~317_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~388 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~787 (
// Equation(s):
// \VRAM_inst11|regs~787_combout  = (\VRAM_inst11|regs~786_combout  & (((\VRAM_inst11|regs~388_q ) # (!\ALU_inst|Mux28~1_combout )))) # (!\VRAM_inst11|regs~786_combout  & (\VRAM_inst11|regs~260_q  & ((\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~260_q ),
	.datab(\VRAM_inst11|regs~786_combout ),
	.datac(\VRAM_inst11|regs~388_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~787_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~787 .lut_mask = 16'hE2CC;
defparam \VRAM_inst11|regs~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~788 (
// Equation(s):
// \VRAM_inst11|regs~788_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~785_combout ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~787_combout  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~785_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~787_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~788_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~788 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~791 (
// Equation(s):
// \VRAM_inst11|regs~791_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~788_combout  & ((\VRAM_inst11|regs~790_combout ))) # (!\VRAM_inst11|regs~788_combout  & (\VRAM_inst11|regs~783_combout )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~788_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~783_combout ),
	.datac(\VRAM_inst11|regs~790_combout ),
	.datad(\VRAM_inst11|regs~788_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~791_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~791 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \MUX_inst8|RES[4]~29 (
// Equation(s):
// \MUX_inst8|RES[4]~29_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~791_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux27~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux27~1_combout ),
	.datad(\VRAM_inst11|regs~791_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[4]~29 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \RegFile_inst|regs~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~100 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \RegFile_inst|regs~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~68 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \RegFile_inst|regs~316 (
// Equation(s):
// \RegFile_inst|regs~316_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~36_q ) # ((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & (((\RegFile_inst|regs~4_q  & !\VROM_inst10|DOUT [17]))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~36_q ),
	.datac(\RegFile_inst|regs~4_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~316_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~316 .lut_mask = 16'hAAD8;
defparam \RegFile_inst|regs~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \RegFile_inst|regs~317 (
// Equation(s):
// \RegFile_inst|regs~317_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~316_combout  & (\RegFile_inst|regs~100_q )) # (!\RegFile_inst|regs~316_combout  & ((\RegFile_inst|regs~68_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~316_combout ))))

	.dataa(\RegFile_inst|regs~100_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~68_q ),
	.datad(\RegFile_inst|regs~316_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~317_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~317 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|regs~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \MUX_inst6|RES[4]~30 (
// Equation(s):
// \MUX_inst6|RES[4]~30_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~317_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~317_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[4]~30 .lut_mask = 16'hFC0C;
defparam \MUX_inst6|RES[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \ALU_inst|Add1~12 (
// Equation(s):
// \ALU_inst|Add1~12_combout  = (\MUX_inst6|RES[5]~29_combout  & ((\ALU_inst|Add1~11 ) # (GND))) # (!\MUX_inst6|RES[5]~29_combout  & (!\ALU_inst|Add1~11 ))
// \ALU_inst|Add1~13  = CARRY((\MUX_inst6|RES[5]~29_combout ) # (!\ALU_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[5]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~11 ),
	.combout(\ALU_inst|Add1~12_combout ),
	.cout(\ALU_inst|Add1~13 ));
// synopsys translate_off
defparam \ALU_inst|Add1~12 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \ALU_inst|Add1~91 (
// Equation(s):
// \ALU_inst|Add1~91_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~12_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[5]~29_combout ))

	.dataa(\MUX_inst6|RES[5]~29_combout ),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\ALU_inst|Add1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|Add1~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~91 .lut_mask = 16'hE2E2;
defparam \ALU_inst|Add1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \ALU_inst|Mux26~0 (
// Equation(s):
// \ALU_inst|Mux26~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~348_combout ) # (\ALU_inst|Add1~91_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~348_combout  & 
// \ALU_inst|Add1~91_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\RegFile_inst|regs~348_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~91_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \ALU_inst|Add2~10 (
// Equation(s):
// \ALU_inst|Add2~10_combout  = (\ALU_inst|Add1~91_combout  & ((\RegFile_inst|regs~348_combout  & (\ALU_inst|Add2~9  & VCC)) # (!\RegFile_inst|regs~348_combout  & (!\ALU_inst|Add2~9 )))) # (!\ALU_inst|Add1~91_combout  & ((\RegFile_inst|regs~348_combout  & 
// (!\ALU_inst|Add2~9 )) # (!\RegFile_inst|regs~348_combout  & ((\ALU_inst|Add2~9 ) # (GND)))))
// \ALU_inst|Add2~11  = CARRY((\ALU_inst|Add1~91_combout  & (!\RegFile_inst|regs~348_combout  & !\ALU_inst|Add2~9 )) # (!\ALU_inst|Add1~91_combout  & ((!\ALU_inst|Add2~9 ) # (!\RegFile_inst|regs~348_combout ))))

	.dataa(\ALU_inst|Add1~91_combout ),
	.datab(\RegFile_inst|regs~348_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~9 ),
	.combout(\ALU_inst|Add2~10_combout ),
	.cout(\ALU_inst|Add2~11 ));
// synopsys translate_off
defparam \ALU_inst|Add2~10 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \ALU_inst|Mux26~1 (
// Equation(s):
// \ALU_inst|Mux26~1_combout  = (\ALU_inst|Mux26~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~10_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Mux26~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~1 .lut_mask = 16'hCECC;
defparam \ALU_inst|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~37feeder (
// Equation(s):
// \VRAM_inst11|regs~37feeder_combout  = \RegFile_inst|regs~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~315_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~37feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \VRAM_inst11|regs~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~37 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \VRAM_inst11|regs~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~101 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \VRAM_inst11|regs~69feeder (
// Equation(s):
// \VRAM_inst11|regs~69feeder_combout  = \RegFile_inst|regs~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~315_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~69feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \VRAM_inst11|regs~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~69 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \VRAM_inst11|regs~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~5 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~776 (
// Equation(s):
// \VRAM_inst11|regs~776_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~69_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~5_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~69_q ),
	.datac(\VRAM_inst11|regs~5_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~776_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~776 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~777 (
// Equation(s):
// \VRAM_inst11|regs~777_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~776_combout  & ((\VRAM_inst11|regs~101_q ))) # (!\VRAM_inst11|regs~776_combout  & (\VRAM_inst11|regs~37_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~776_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~37_q ),
	.datac(\VRAM_inst11|regs~101_q ),
	.datad(\VRAM_inst11|regs~776_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~777_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~777 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~293feeder (
// Equation(s):
// \VRAM_inst11|regs~293feeder_combout  = \RegFile_inst|regs~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~315_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~293feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \VRAM_inst11|regs~293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~293 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \VRAM_inst11|regs~357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~357 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~325feeder (
// Equation(s):
// \VRAM_inst11|regs~325feeder_combout  = \RegFile_inst|regs~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~315_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~325feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \VRAM_inst11|regs~325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~325 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \VRAM_inst11|regs~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~261 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~774 (
// Equation(s):
// \VRAM_inst11|regs~774_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~325_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~261_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~325_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~261_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~774_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~774 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~775 (
// Equation(s):
// \VRAM_inst11|regs~775_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~774_combout  & ((\VRAM_inst11|regs~357_q ))) # (!\VRAM_inst11|regs~774_combout  & (\VRAM_inst11|regs~293_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~774_combout ))))

	.dataa(\VRAM_inst11|regs~293_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~357_q ),
	.datad(\VRAM_inst11|regs~774_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~775_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~775 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \VRAM_inst11|regs~778 (
// Equation(s):
// \VRAM_inst11|regs~778_combout  = (\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout ) # ((\VRAM_inst11|regs~775_combout )))) # (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~777_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~777_combout ),
	.datad(\VRAM_inst11|regs~775_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~778_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~778 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \VRAM_inst11|regs~229feeder (
// Equation(s):
// \VRAM_inst11|regs~229feeder_combout  = \RegFile_inst|regs~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~315_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~229feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~229feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~229feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \VRAM_inst11|regs~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~229 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \VRAM_inst11|regs~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~197 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \VRAM_inst11|regs~165feeder (
// Equation(s):
// \VRAM_inst11|regs~165feeder_combout  = \RegFile_inst|regs~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~315_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~165feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \VRAM_inst11|regs~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~165 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \VRAM_inst11|regs~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~133 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~772 (
// Equation(s):
// \VRAM_inst11|regs~772_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~165_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~133_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~165_q ),
	.datac(\VRAM_inst11|regs~133_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~772_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~772 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \VRAM_inst11|regs~773 (
// Equation(s):
// \VRAM_inst11|regs~773_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~772_combout  & (\VRAM_inst11|regs~229_q )) # (!\VRAM_inst11|regs~772_combout  & ((\VRAM_inst11|regs~197_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~772_combout ))))

	.dataa(\VRAM_inst11|regs~229_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~197_q ),
	.datad(\VRAM_inst11|regs~772_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~773_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~773 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \VRAM_inst11|regs~485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~485 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \VRAM_inst11|regs~453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~453 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \VRAM_inst11|regs~421feeder (
// Equation(s):
// \VRAM_inst11|regs~421feeder_combout  = \RegFile_inst|regs~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~315_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~421feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~421feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~421feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \VRAM_inst11|regs~421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~421 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \VRAM_inst11|regs~389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~389 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~779 (
// Equation(s):
// \VRAM_inst11|regs~779_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~421_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~389_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~421_q ),
	.datac(\VRAM_inst11|regs~389_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~779_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~779 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~780 (
// Equation(s):
// \VRAM_inst11|regs~780_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~779_combout  & (\VRAM_inst11|regs~485_q )) # (!\VRAM_inst11|regs~779_combout  & ((\VRAM_inst11|regs~453_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~779_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~485_q ),
	.datac(\VRAM_inst11|regs~453_q ),
	.datad(\VRAM_inst11|regs~779_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~780_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~780 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \VRAM_inst11|regs~781 (
// Equation(s):
// \VRAM_inst11|regs~781_combout  = (\VRAM_inst11|regs~778_combout  & (((\VRAM_inst11|regs~780_combout )) # (!\ALU_inst|Mux29~1_combout ))) # (!\VRAM_inst11|regs~778_combout  & (\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~773_combout )))

	.dataa(\VRAM_inst11|regs~778_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~773_combout ),
	.datad(\VRAM_inst11|regs~780_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~781_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~781 .lut_mask = 16'hEA62;
defparam \VRAM_inst11|regs~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \MUX_inst8|RES[5]~28 (
// Equation(s):
// \MUX_inst8|RES[5]~28_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~781_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux26~1_combout ))

	.dataa(\ALU_inst|Mux26~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~781_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[5]~28 .lut_mask = 16'h2E22;
defparam \MUX_inst8|RES[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \RegFile_inst|regs~37feeder (
// Equation(s):
// \RegFile_inst|regs~37feeder_combout  = \MUX_inst8|RES[5]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[5]~28_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~37feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \RegFile_inst|regs~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~37 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \RegFile_inst|regs~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~101 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \RegFile_inst|regs~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[5]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~69 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \RegFile_inst|regs~314 (
// Equation(s):
// \RegFile_inst|regs~314_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~69_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~5_q ))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~5_q ),
	.datac(\RegFile_inst|regs~69_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~314_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~314 .lut_mask = 16'hFA44;
defparam \RegFile_inst|regs~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \RegFile_inst|regs~315 (
// Equation(s):
// \RegFile_inst|regs~315_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~314_combout  & ((\RegFile_inst|regs~101_q ))) # (!\RegFile_inst|regs~314_combout  & (\RegFile_inst|regs~37_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~314_combout ))))

	.dataa(\RegFile_inst|regs~37_q ),
	.datab(\RegFile_inst|regs~101_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~314_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~315_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~315 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \MUX_inst6|RES[5]~29 (
// Equation(s):
// \MUX_inst6|RES[5]~29_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~315_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (!\VROM_inst10|WideOr0~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|WideOr0~0_combout ),
	.datad(\RegFile_inst|regs~315_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[5]~29 .lut_mask = 16'hAF05;
defparam \MUX_inst6|RES[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \ALU_inst|Add1~14 (
// Equation(s):
// \ALU_inst|Add1~14_combout  = (\MUX_inst6|RES[6]~28_combout  & (!\ALU_inst|Add1~13  & VCC)) # (!\MUX_inst6|RES[6]~28_combout  & (\ALU_inst|Add1~13  $ (GND)))
// \ALU_inst|Add1~15  = CARRY((!\MUX_inst6|RES[6]~28_combout  & !\ALU_inst|Add1~13 ))

	.dataa(\MUX_inst6|RES[6]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~13 ),
	.combout(\ALU_inst|Add1~14_combout ),
	.cout(\ALU_inst|Add1~15 ));
// synopsys translate_off
defparam \ALU_inst|Add1~14 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \ALU_inst|Add1~90 (
// Equation(s):
// \ALU_inst|Add1~90_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~14_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[6]~28_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\MUX_inst6|RES[6]~28_combout ),
	.datad(\ALU_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~90 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \ALU_inst|Mux25~0 (
// Equation(s):
// \ALU_inst|Mux25~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~347_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~90_combout ))) # (!\RegFile_inst|regs~347_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~90_combout ))))

	.dataa(\RegFile_inst|regs~347_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add1~90_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~0 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \ALU_inst|Add2~12 (
// Equation(s):
// \ALU_inst|Add2~12_combout  = ((\RegFile_inst|regs~347_combout  $ (\ALU_inst|Add1~90_combout  $ (!\ALU_inst|Add2~11 )))) # (GND)
// \ALU_inst|Add2~13  = CARRY((\RegFile_inst|regs~347_combout  & ((\ALU_inst|Add1~90_combout ) # (!\ALU_inst|Add2~11 ))) # (!\RegFile_inst|regs~347_combout  & (\ALU_inst|Add1~90_combout  & !\ALU_inst|Add2~11 )))

	.dataa(\RegFile_inst|regs~347_combout ),
	.datab(\ALU_inst|Add1~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~11 ),
	.combout(\ALU_inst|Add2~12_combout ),
	.cout(\ALU_inst|Add2~13 ));
// synopsys translate_off
defparam \ALU_inst|Add2~12 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \ALU_inst|Mux25~1 (
// Equation(s):
// \ALU_inst|Mux25~1_combout  = (\ALU_inst|Mux25~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~12_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux25~0_combout ),
	.datad(\ALU_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~1 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \MUX_inst8|RES[6]~27 (
// Equation(s):
// \MUX_inst8|RES[6]~27_combout  = (\Controller_inst2|Decoder1~1_combout  & (\VRAM_inst11|regs~771_combout  & ((!\VROM_inst10|Equal2~0_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux25~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VRAM_inst11|regs~771_combout ),
	.datac(\ALU_inst|Mux25~1_combout ),
	.datad(\VROM_inst10|Equal2~0_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[6]~27 .lut_mask = 16'h50D8;
defparam \MUX_inst8|RES[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \RegFile_inst|regs~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~102 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \RegFile_inst|regs~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~70 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \RegFile_inst|regs~312 (
// Equation(s):
// \RegFile_inst|regs~312_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~38_q ) # ((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & (((\RegFile_inst|regs~6_q  & !\VROM_inst10|DOUT [17]))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~38_q ),
	.datac(\RegFile_inst|regs~6_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~312_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~312 .lut_mask = 16'hAAD8;
defparam \RegFile_inst|regs~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \RegFile_inst|regs~313 (
// Equation(s):
// \RegFile_inst|regs~313_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~312_combout  & (\RegFile_inst|regs~102_q )) # (!\RegFile_inst|regs~312_combout  & ((\RegFile_inst|regs~70_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~312_combout ))))

	.dataa(\RegFile_inst|regs~102_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~70_q ),
	.datad(\RegFile_inst|regs~312_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~313_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~313 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|regs~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \MUX_inst6|RES[6]~28 (
// Equation(s):
// \MUX_inst6|RES[6]~28_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~313_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~313_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[6]~28 .lut_mask = 16'hFC0C;
defparam \MUX_inst6|RES[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \ALU_inst|Add1~16 (
// Equation(s):
// \ALU_inst|Add1~16_combout  = (\MUX_inst6|RES[7]~27_combout  & ((\ALU_inst|Add1~15 ) # (GND))) # (!\MUX_inst6|RES[7]~27_combout  & (!\ALU_inst|Add1~15 ))
// \ALU_inst|Add1~17  = CARRY((\MUX_inst6|RES[7]~27_combout ) # (!\ALU_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[7]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~15 ),
	.combout(\ALU_inst|Add1~16_combout ),
	.cout(\ALU_inst|Add1~17 ));
// synopsys translate_off
defparam \ALU_inst|Add1~16 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \ALU_inst|Add1~89 (
// Equation(s):
// \ALU_inst|Add1~89_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~16_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[7]~27_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\MUX_inst6|RES[7]~27_combout ),
	.datad(\ALU_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~89 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \RegFile_inst|regs~39feeder (
// Equation(s):
// \RegFile_inst|regs~39feeder_combout  = \MUX_inst8|RES[7]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[7]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~39feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \RegFile_inst|regs~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~39 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \RegFile_inst|regs~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~7 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \RegFile_inst|regs~346 (
// Equation(s):
// \RegFile_inst|regs~346_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~39_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~7_q )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs~39_q ),
	.datac(\RegFile_inst|regs~7_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~346_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~346 .lut_mask = 16'hCCF0;
defparam \RegFile_inst|regs~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \ALU_inst|Add2~14 (
// Equation(s):
// \ALU_inst|Add2~14_combout  = (\ALU_inst|Add1~89_combout  & ((\RegFile_inst|regs~346_combout  & (\ALU_inst|Add2~13  & VCC)) # (!\RegFile_inst|regs~346_combout  & (!\ALU_inst|Add2~13 )))) # (!\ALU_inst|Add1~89_combout  & ((\RegFile_inst|regs~346_combout  & 
// (!\ALU_inst|Add2~13 )) # (!\RegFile_inst|regs~346_combout  & ((\ALU_inst|Add2~13 ) # (GND)))))
// \ALU_inst|Add2~15  = CARRY((\ALU_inst|Add1~89_combout  & (!\RegFile_inst|regs~346_combout  & !\ALU_inst|Add2~13 )) # (!\ALU_inst|Add1~89_combout  & ((!\ALU_inst|Add2~13 ) # (!\RegFile_inst|regs~346_combout ))))

	.dataa(\ALU_inst|Add1~89_combout ),
	.datab(\RegFile_inst|regs~346_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~13 ),
	.combout(\ALU_inst|Add2~14_combout ),
	.cout(\ALU_inst|Add2~15 ));
// synopsys translate_off
defparam \ALU_inst|Add2~14 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \ALU_inst|Mux24~0 (
// Equation(s):
// \ALU_inst|Mux24~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~346_combout ) # (\ALU_inst|Add1~89_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~346_combout  & 
// \ALU_inst|Add1~89_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\RegFile_inst|regs~346_combout ),
	.datac(\ALU_inst|Add1~89_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~0 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \ALU_inst|Mux24~1 (
// Equation(s):
// \ALU_inst|Mux24~1_combout  = (\ALU_inst|Mux24~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~14_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~14_combout ),
	.datad(\ALU_inst|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~1 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~103feeder (
// Equation(s):
// \VRAM_inst11|regs~103feeder_combout  = \RegFile_inst|regs~311_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~311_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~103feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \VRAM_inst11|regs~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~103 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \VRAM_inst11|regs~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~39 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \VRAM_inst11|regs~7feeder (
// Equation(s):
// \VRAM_inst11|regs~7feeder_combout  = \RegFile_inst|regs~311_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~311_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~7feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \VRAM_inst11|regs~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~7 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \VRAM_inst11|regs~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~71 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~756 (
// Equation(s):
// \VRAM_inst11|regs~756_combout  = (\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~71_q ) # (\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (\VRAM_inst11|regs~7_q  & ((!\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~7_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~71_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~756_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~756 .lut_mask = 16'hCCE2;
defparam \VRAM_inst11|regs~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~757 (
// Equation(s):
// \VRAM_inst11|regs~757_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~756_combout  & (\VRAM_inst11|regs~103_q )) # (!\VRAM_inst11|regs~756_combout  & ((\VRAM_inst11|regs~39_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~756_combout ))))

	.dataa(\VRAM_inst11|regs~103_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~39_q ),
	.datad(\VRAM_inst11|regs~756_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~757_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~757 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~167feeder (
// Equation(s):
// \VRAM_inst11|regs~167feeder_combout  = \RegFile_inst|regs~311_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~311_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~167feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \VRAM_inst11|regs~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~167 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \VRAM_inst11|regs~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~231 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~199feeder (
// Equation(s):
// \VRAM_inst11|regs~199feeder_combout  = \RegFile_inst|regs~311_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~311_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~199feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \VRAM_inst11|regs~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~199 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \VRAM_inst11|regs~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~135 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~754 (
// Equation(s):
// \VRAM_inst11|regs~754_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~199_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~135_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~199_q ),
	.datac(\VRAM_inst11|regs~135_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~754_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~754 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~755 (
// Equation(s):
// \VRAM_inst11|regs~755_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~754_combout  & ((\VRAM_inst11|regs~231_q ))) # (!\VRAM_inst11|regs~754_combout  & (\VRAM_inst11|regs~167_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~754_combout ))))

	.dataa(\VRAM_inst11|regs~167_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~231_q ),
	.datad(\VRAM_inst11|regs~754_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~755_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~755 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~758 (
// Equation(s):
// \VRAM_inst11|regs~758_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~755_combout ))) # (!\ALU_inst|Mux29~1_combout  & 
// (\VRAM_inst11|regs~757_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~757_combout ),
	.datad(\VRAM_inst11|regs~755_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~758_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~758 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|regs~359feeder (
// Equation(s):
// \VRAM_inst11|regs~359feeder_combout  = \RegFile_inst|regs~311_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~311_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~359feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~359feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~359feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \VRAM_inst11|regs~359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~359 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \VRAM_inst11|regs~327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~327 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \VRAM_inst11|regs~295feeder (
// Equation(s):
// \VRAM_inst11|regs~295feeder_combout  = \RegFile_inst|regs~311_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~311_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~295feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \VRAM_inst11|regs~295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~295 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \VRAM_inst11|regs~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~263 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~752 (
// Equation(s):
// \VRAM_inst11|regs~752_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~295_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~263_q )))))

	.dataa(\VRAM_inst11|regs~295_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~263_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~752_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~752 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~753 (
// Equation(s):
// \VRAM_inst11|regs~753_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~752_combout  & (\VRAM_inst11|regs~359_q )) # (!\VRAM_inst11|regs~752_combout  & ((\VRAM_inst11|regs~327_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~752_combout ))))

	.dataa(\VRAM_inst11|regs~359_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~327_q ),
	.datad(\VRAM_inst11|regs~752_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~753_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~753 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \VRAM_inst11|regs~487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~487 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \VRAM_inst11|regs~423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~423 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~455feeder (
// Equation(s):
// \VRAM_inst11|regs~455feeder_combout  = \RegFile_inst|regs~311_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~311_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~455feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \VRAM_inst11|regs~455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~455 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \VRAM_inst11|regs~391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~311_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~391 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~759 (
// Equation(s):
// \VRAM_inst11|regs~759_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~455_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~391_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~455_q ),
	.datac(\VRAM_inst11|regs~391_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~759_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~759 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~760 (
// Equation(s):
// \VRAM_inst11|regs~760_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~759_combout  & (\VRAM_inst11|regs~487_q )) # (!\VRAM_inst11|regs~759_combout  & ((\VRAM_inst11|regs~423_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~759_combout ))))

	.dataa(\VRAM_inst11|regs~487_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~423_q ),
	.datad(\VRAM_inst11|regs~759_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~760_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~760 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~761 (
// Equation(s):
// \VRAM_inst11|regs~761_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~758_combout  & ((\VRAM_inst11|regs~760_combout ))) # (!\VRAM_inst11|regs~758_combout  & (\VRAM_inst11|regs~753_combout )))) # (!\ALU_inst|Mux28~1_combout  & 
// (\VRAM_inst11|regs~758_combout ))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~758_combout ),
	.datac(\VRAM_inst11|regs~753_combout ),
	.datad(\VRAM_inst11|regs~760_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~761_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~761 .lut_mask = 16'hEC64;
defparam \VRAM_inst11|regs~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \MUX_inst8|RES[7]~26 (
// Equation(s):
// \MUX_inst8|RES[7]~26_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~761_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux24~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux24~1_combout ),
	.datad(\VRAM_inst11|regs~761_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[7]~26 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \RegFile_inst|regs~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~103 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \RegFile_inst|regs~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~71 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \RegFile_inst|regs~310 (
// Equation(s):
// \RegFile_inst|regs~310_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~71_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~7_q ))))

	.dataa(\RegFile_inst|regs~7_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~71_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~310_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~310 .lut_mask = 16'hFC22;
defparam \RegFile_inst|regs~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \RegFile_inst|regs~311 (
// Equation(s):
// \RegFile_inst|regs~311_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~310_combout  & (\RegFile_inst|regs~103_q )) # (!\RegFile_inst|regs~310_combout  & ((\RegFile_inst|regs~39_q ))))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~310_combout ))))

	.dataa(\RegFile_inst|regs~103_q ),
	.datab(\RegFile_inst|regs~39_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~310_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~311_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~311 .lut_mask = 16'hAFC0;
defparam \RegFile_inst|regs~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \MUX_inst6|RES[7]~27 (
// Equation(s):
// \MUX_inst6|RES[7]~27_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~311_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~311_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[7]~27 .lut_mask = 16'hFC30;
defparam \MUX_inst6|RES[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \ALU_inst|Add1~18 (
// Equation(s):
// \ALU_inst|Add1~18_combout  = (\MUX_inst6|RES[8]~26_combout  & (!\ALU_inst|Add1~17  & VCC)) # (!\MUX_inst6|RES[8]~26_combout  & (\ALU_inst|Add1~17  $ (GND)))
// \ALU_inst|Add1~19  = CARRY((!\MUX_inst6|RES[8]~26_combout  & !\ALU_inst|Add1~17 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[8]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~17 ),
	.combout(\ALU_inst|Add1~18_combout ),
	.cout(\ALU_inst|Add1~19 ));
// synopsys translate_off
defparam \ALU_inst|Add1~18 .lut_mask = 16'h3C03;
defparam \ALU_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \ALU_inst|Add1~88 (
// Equation(s):
// \ALU_inst|Add1~88_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~18_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[8]~26_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\MUX_inst6|RES[8]~26_combout ),
	.datad(\ALU_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~88 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \RegFile_inst|regs~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~8 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \RegFile_inst|regs~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~40 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \RegFile_inst|regs~345 (
// Equation(s):
// \RegFile_inst|regs~345_combout  = (\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~40_q ))) # (!\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~8_q ))

	.dataa(\RegFile_inst|regs~8_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~40_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~345_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~345 .lut_mask = 16'hF0AA;
defparam \RegFile_inst|regs~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \ALU_inst|Add2~16 (
// Equation(s):
// \ALU_inst|Add2~16_combout  = ((\ALU_inst|Add1~88_combout  $ (\RegFile_inst|regs~345_combout  $ (!\ALU_inst|Add2~15 )))) # (GND)
// \ALU_inst|Add2~17  = CARRY((\ALU_inst|Add1~88_combout  & ((\RegFile_inst|regs~345_combout ) # (!\ALU_inst|Add2~15 ))) # (!\ALU_inst|Add1~88_combout  & (\RegFile_inst|regs~345_combout  & !\ALU_inst|Add2~15 )))

	.dataa(\ALU_inst|Add1~88_combout ),
	.datab(\RegFile_inst|regs~345_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~15 ),
	.combout(\ALU_inst|Add2~16_combout ),
	.cout(\ALU_inst|Add2~17 ));
// synopsys translate_off
defparam \ALU_inst|Add2~16 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \ALU_inst|Mux23~0 (
// Equation(s):
// \ALU_inst|Mux23~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~345_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~88_combout ))) # (!\RegFile_inst|regs~345_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~88_combout ))))

	.dataa(\RegFile_inst|regs~345_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~88_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \ALU_inst|Mux23~1 (
// Equation(s):
// \ALU_inst|Mux23~1_combout  = (\ALU_inst|Mux23~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~16_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~16_combout ),
	.datad(\ALU_inst|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~1 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~232feeder (
// Equation(s):
// \VRAM_inst11|regs~232feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~309_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~232feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \VRAM_inst11|regs~232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~232 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \VRAM_inst11|regs~488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~488 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|regs~360feeder (
// Equation(s):
// \VRAM_inst11|regs~360feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~309_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~360feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \VRAM_inst11|regs~360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~360 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \VRAM_inst11|regs~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~104 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~749 (
// Equation(s):
// \VRAM_inst11|regs~749_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~360_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~104_q )))))

	.dataa(\VRAM_inst11|regs~360_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~104_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~749_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~749 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~750 (
// Equation(s):
// \VRAM_inst11|regs~750_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~749_combout  & ((\VRAM_inst11|regs~488_q ))) # (!\VRAM_inst11|regs~749_combout  & (\VRAM_inst11|regs~232_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~749_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~232_q ),
	.datac(\VRAM_inst11|regs~488_q ),
	.datad(\VRAM_inst11|regs~749_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~750_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~750 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~424feeder (
// Equation(s):
// \VRAM_inst11|regs~424feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~309_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~424feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \VRAM_inst11|regs~424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~424 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \VRAM_inst11|regs~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~168 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \VRAM_inst11|regs~296feeder (
// Equation(s):
// \VRAM_inst11|regs~296feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~309_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~296feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~296feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~296feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \VRAM_inst11|regs~296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~296 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \VRAM_inst11|regs~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~40 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \VRAM_inst11|regs~742 (
// Equation(s):
// \VRAM_inst11|regs~742_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~296_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~40_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~296_q ),
	.datac(\VRAM_inst11|regs~40_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~742_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~742 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \VRAM_inst11|regs~743 (
// Equation(s):
// \VRAM_inst11|regs~743_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~742_combout  & (\VRAM_inst11|regs~424_q )) # (!\VRAM_inst11|regs~742_combout  & ((\VRAM_inst11|regs~168_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~742_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~424_q ),
	.datac(\VRAM_inst11|regs~168_q ),
	.datad(\VRAM_inst11|regs~742_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~743_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~743 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~264feeder (
// Equation(s):
// \VRAM_inst11|regs~264feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~309_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~264feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \VRAM_inst11|regs~264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~264 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N3
dffeas \VRAM_inst11|regs~392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~392 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~136feeder (
// Equation(s):
// \VRAM_inst11|regs~136feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~309_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~136feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \VRAM_inst11|regs~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~136 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \VRAM_inst11|regs~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~8 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~746 (
// Equation(s):
// \VRAM_inst11|regs~746_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~136_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~8_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~136_q ),
	.datac(\VRAM_inst11|regs~8_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~746_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~746 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~747 (
// Equation(s):
// \VRAM_inst11|regs~747_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~746_combout  & ((\VRAM_inst11|regs~392_q ))) # (!\VRAM_inst11|regs~746_combout  & (\VRAM_inst11|regs~264_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~746_combout ))))

	.dataa(\VRAM_inst11|regs~264_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~392_q ),
	.datad(\VRAM_inst11|regs~746_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~747_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~747 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~328feeder (
// Equation(s):
// \VRAM_inst11|regs~328feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~309_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~328feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~328feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~328feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \VRAM_inst11|regs~328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~328 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N7
dffeas \VRAM_inst11|regs~456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~456 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~200feeder (
// Equation(s):
// \VRAM_inst11|regs~200feeder_combout  = \RegFile_inst|regs~309_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~309_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~200feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \VRAM_inst11|regs~200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~200 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \VRAM_inst11|regs~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~309_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~72 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~744 (
// Equation(s):
// \VRAM_inst11|regs~744_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~200_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~72_q )))))

	.dataa(\VRAM_inst11|regs~200_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~72_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~744_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~744 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~745 (
// Equation(s):
// \VRAM_inst11|regs~745_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~744_combout  & ((\VRAM_inst11|regs~456_q ))) # (!\VRAM_inst11|regs~744_combout  & (\VRAM_inst11|regs~328_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~744_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~328_q ),
	.datac(\VRAM_inst11|regs~456_q ),
	.datad(\VRAM_inst11|regs~744_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~745_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~745 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|regs~748 (
// Equation(s):
// \VRAM_inst11|regs~748_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout ) # (\VRAM_inst11|regs~745_combout )))) # (!\ALU_inst|Mux30~1_combout  & (\VRAM_inst11|regs~747_combout  & (!\ALU_inst|Mux31~1_combout )))

	.dataa(\VRAM_inst11|regs~747_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\VRAM_inst11|regs~745_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~748_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~748 .lut_mask = 16'hCEC2;
defparam \VRAM_inst11|regs~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \VRAM_inst11|regs~751 (
// Equation(s):
// \VRAM_inst11|regs~751_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~748_combout  & (\VRAM_inst11|regs~750_combout )) # (!\VRAM_inst11|regs~748_combout  & ((\VRAM_inst11|regs~743_combout ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~748_combout ))))

	.dataa(\VRAM_inst11|regs~750_combout ),
	.datab(\VRAM_inst11|regs~743_combout ),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\VRAM_inst11|regs~748_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~751_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~751 .lut_mask = 16'hAFC0;
defparam \VRAM_inst11|regs~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \MUX_inst8|RES[8]~25 (
// Equation(s):
// \MUX_inst8|RES[8]~25_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~751_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux23~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux23~1_combout ),
	.datad(\VRAM_inst11|regs~751_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[8]~25 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \RegFile_inst|regs~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~104 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \RegFile_inst|regs~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~72 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \RegFile_inst|regs~308 (
// Equation(s):
// \RegFile_inst|regs~308_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~40_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~8_q )))))

	.dataa(\RegFile_inst|regs~40_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~8_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~308_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~308 .lut_mask = 16'hEE30;
defparam \RegFile_inst|regs~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \RegFile_inst|regs~309 (
// Equation(s):
// \RegFile_inst|regs~309_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~308_combout  & (\RegFile_inst|regs~104_q )) # (!\RegFile_inst|regs~308_combout  & ((\RegFile_inst|regs~72_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~308_combout ))))

	.dataa(\RegFile_inst|regs~104_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~72_q ),
	.datad(\RegFile_inst|regs~308_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~309_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~309 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|regs~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \MUX_inst6|RES[8]~26 (
// Equation(s):
// \MUX_inst6|RES[8]~26_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~309_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~309_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[8]~26 .lut_mask = 16'hFC0C;
defparam \MUX_inst6|RES[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \ALU_inst|Add1~20 (
// Equation(s):
// \ALU_inst|Add1~20_combout  = (\MUX_inst6|RES[9]~25_combout  & ((\ALU_inst|Add1~19 ) # (GND))) # (!\MUX_inst6|RES[9]~25_combout  & (!\ALU_inst|Add1~19 ))
// \ALU_inst|Add1~21  = CARRY((\MUX_inst6|RES[9]~25_combout ) # (!\ALU_inst|Add1~19 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[9]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~19 ),
	.combout(\ALU_inst|Add1~20_combout ),
	.cout(\ALU_inst|Add1~21 ));
// synopsys translate_off
defparam \ALU_inst|Add1~20 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \ALU_inst|Add1~87 (
// Equation(s):
// \ALU_inst|Add1~87_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~20_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[9]~25_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[9]~25_combout ),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~87 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \ALU_inst|Mux22~0 (
// Equation(s):
// \ALU_inst|Mux22~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~344_combout ) # (\ALU_inst|Add1~87_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~344_combout  & 
// \ALU_inst|Add1~87_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\RegFile_inst|regs~344_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~87_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \ALU_inst|Add2~18 (
// Equation(s):
// \ALU_inst|Add2~18_combout  = (\RegFile_inst|regs~344_combout  & ((\ALU_inst|Add1~87_combout  & (\ALU_inst|Add2~17  & VCC)) # (!\ALU_inst|Add1~87_combout  & (!\ALU_inst|Add2~17 )))) # (!\RegFile_inst|regs~344_combout  & ((\ALU_inst|Add1~87_combout  & 
// (!\ALU_inst|Add2~17 )) # (!\ALU_inst|Add1~87_combout  & ((\ALU_inst|Add2~17 ) # (GND)))))
// \ALU_inst|Add2~19  = CARRY((\RegFile_inst|regs~344_combout  & (!\ALU_inst|Add1~87_combout  & !\ALU_inst|Add2~17 )) # (!\RegFile_inst|regs~344_combout  & ((!\ALU_inst|Add2~17 ) # (!\ALU_inst|Add1~87_combout ))))

	.dataa(\RegFile_inst|regs~344_combout ),
	.datab(\ALU_inst|Add1~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~17 ),
	.combout(\ALU_inst|Add2~18_combout ),
	.cout(\ALU_inst|Add2~19 ));
// synopsys translate_off
defparam \ALU_inst|Add2~18 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \ALU_inst|Mux22~1 (
// Equation(s):
// \ALU_inst|Mux22~1_combout  = (\ALU_inst|Mux22~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~18_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Mux22~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~1 .lut_mask = 16'hCECC;
defparam \ALU_inst|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \VRAM_inst11|regs~489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~489 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \VRAM_inst11|regs~457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~457 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~425feeder (
// Equation(s):
// \VRAM_inst11|regs~425feeder_combout  = \RegFile_inst|regs~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~307_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~425feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \VRAM_inst11|regs~425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~425 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \VRAM_inst11|regs~393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~393 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~739 (
// Equation(s):
// \VRAM_inst11|regs~739_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~425_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~393_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~425_q ),
	.datac(\VRAM_inst11|regs~393_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~739_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~739 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~740 (
// Equation(s):
// \VRAM_inst11|regs~740_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~739_combout  & (\VRAM_inst11|regs~489_q )) # (!\VRAM_inst11|regs~739_combout  & ((\VRAM_inst11|regs~457_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~739_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~489_q ),
	.datac(\VRAM_inst11|regs~457_q ),
	.datad(\VRAM_inst11|regs~739_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~740_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~740 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~233feeder (
// Equation(s):
// \VRAM_inst11|regs~233feeder_combout  = \RegFile_inst|regs~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~307_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~233feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \VRAM_inst11|regs~233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~233 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \VRAM_inst11|regs~201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~201 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \VRAM_inst11|regs~169feeder (
// Equation(s):
// \VRAM_inst11|regs~169feeder_combout  = \RegFile_inst|regs~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~307_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~169feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N27
dffeas \VRAM_inst11|regs~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~169 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \VRAM_inst11|regs~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~137 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~732 (
// Equation(s):
// \VRAM_inst11|regs~732_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~169_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~137_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~169_q ),
	.datac(\VRAM_inst11|regs~137_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~732_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~732 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~733 (
// Equation(s):
// \VRAM_inst11|regs~733_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~732_combout  & (\VRAM_inst11|regs~233_q )) # (!\VRAM_inst11|regs~732_combout  & ((\VRAM_inst11|regs~201_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~732_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~233_q ),
	.datac(\VRAM_inst11|regs~201_q ),
	.datad(\VRAM_inst11|regs~732_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~733_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~733 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~41feeder (
// Equation(s):
// \VRAM_inst11|regs~41feeder_combout  = \RegFile_inst|regs~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~307_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~41feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \VRAM_inst11|regs~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~41 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \VRAM_inst11|regs~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~105 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~73feeder (
// Equation(s):
// \VRAM_inst11|regs~73feeder_combout  = \RegFile_inst|regs~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~307_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~73feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \VRAM_inst11|regs~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~73 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \VRAM_inst11|regs~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~9 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~736 (
// Equation(s):
// \VRAM_inst11|regs~736_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~73_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~9_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~73_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~9_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~736_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~736 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~737 (
// Equation(s):
// \VRAM_inst11|regs~737_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~736_combout  & ((\VRAM_inst11|regs~105_q ))) # (!\VRAM_inst11|regs~736_combout  & (\VRAM_inst11|regs~41_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~736_combout ))))

	.dataa(\VRAM_inst11|regs~41_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~105_q ),
	.datad(\VRAM_inst11|regs~736_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~737_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~737 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~297feeder (
// Equation(s):
// \VRAM_inst11|regs~297feeder_combout  = \RegFile_inst|regs~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~307_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~297feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \VRAM_inst11|regs~297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~297 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \VRAM_inst11|regs~361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~361 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~329feeder (
// Equation(s):
// \VRAM_inst11|regs~329feeder_combout  = \RegFile_inst|regs~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~307_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~329feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \VRAM_inst11|regs~329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~329 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \VRAM_inst11|regs~265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~307_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~265 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~734 (
// Equation(s):
// \VRAM_inst11|regs~734_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~329_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~265_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~329_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~265_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~734_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~734 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~735 (
// Equation(s):
// \VRAM_inst11|regs~735_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~734_combout  & ((\VRAM_inst11|regs~361_q ))) # (!\VRAM_inst11|regs~734_combout  & (\VRAM_inst11|regs~297_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~734_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~297_q ),
	.datac(\VRAM_inst11|regs~361_q ),
	.datad(\VRAM_inst11|regs~734_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~735_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~735 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~738 (
// Equation(s):
// \VRAM_inst11|regs~738_combout  = (\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout ) # ((\VRAM_inst11|regs~735_combout )))) # (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~737_combout )))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~737_combout ),
	.datad(\VRAM_inst11|regs~735_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~738_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~738 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \VRAM_inst11|regs~741 (
// Equation(s):
// \VRAM_inst11|regs~741_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~738_combout  & (\VRAM_inst11|regs~740_combout )) # (!\VRAM_inst11|regs~738_combout  & ((\VRAM_inst11|regs~733_combout ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~738_combout ))))

	.dataa(\VRAM_inst11|regs~740_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~733_combout ),
	.datad(\VRAM_inst11|regs~738_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~741_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~741 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \MUX_inst8|RES[9]~24 (
// Equation(s):
// \MUX_inst8|RES[9]~24_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~741_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux22~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\ALU_inst|Mux22~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~741_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[9]~24 .lut_mask = 16'h5C0C;
defparam \MUX_inst8|RES[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \RegFile_inst|regs~41feeder (
// Equation(s):
// \RegFile_inst|regs~41feeder_combout  = \MUX_inst8|RES[9]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[9]~24_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~41feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \RegFile_inst|regs~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~41 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \RegFile_inst|regs~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~105 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \RegFile_inst|regs~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[9]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~73 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \RegFile_inst|regs~306 (
// Equation(s):
// \RegFile_inst|regs~306_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~73_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~9_q ))))

	.dataa(\RegFile_inst|regs~9_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~73_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~306_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~306 .lut_mask = 16'hFC22;
defparam \RegFile_inst|regs~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \RegFile_inst|regs~307 (
// Equation(s):
// \RegFile_inst|regs~307_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~306_combout  & ((\RegFile_inst|regs~105_q ))) # (!\RegFile_inst|regs~306_combout  & (\RegFile_inst|regs~41_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~306_combout ))))

	.dataa(\RegFile_inst|regs~41_q ),
	.datab(\RegFile_inst|regs~105_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~306_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~307_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~307 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \MUX_inst6|RES[9]~25 (
// Equation(s):
// \MUX_inst6|RES[9]~25_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~307_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~307_combout ),
	.datad(\Controller_inst2|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[9]~25 .lut_mask = 16'hF0AA;
defparam \MUX_inst6|RES[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \ALU_inst|Add1~22 (
// Equation(s):
// \ALU_inst|Add1~22_combout  = (\MUX_inst6|RES[10]~24_combout  & (!\ALU_inst|Add1~21  & VCC)) # (!\MUX_inst6|RES[10]~24_combout  & (\ALU_inst|Add1~21  $ (GND)))
// \ALU_inst|Add1~23  = CARRY((!\MUX_inst6|RES[10]~24_combout  & !\ALU_inst|Add1~21 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[10]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~21 ),
	.combout(\ALU_inst|Add1~22_combout ),
	.cout(\ALU_inst|Add1~23 ));
// synopsys translate_off
defparam \ALU_inst|Add1~22 .lut_mask = 16'h3C03;
defparam \ALU_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \ALU_inst|Add1~86 (
// Equation(s):
// \ALU_inst|Add1~86_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~22_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[10]~24_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[10]~24_combout ),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~86 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \ALU_inst|Add2~20 (
// Equation(s):
// \ALU_inst|Add2~20_combout  = ((\RegFile_inst|regs~343_combout  $ (\ALU_inst|Add1~86_combout  $ (!\ALU_inst|Add2~19 )))) # (GND)
// \ALU_inst|Add2~21  = CARRY((\RegFile_inst|regs~343_combout  & ((\ALU_inst|Add1~86_combout ) # (!\ALU_inst|Add2~19 ))) # (!\RegFile_inst|regs~343_combout  & (\ALU_inst|Add1~86_combout  & !\ALU_inst|Add2~19 )))

	.dataa(\RegFile_inst|regs~343_combout ),
	.datab(\ALU_inst|Add1~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~19 ),
	.combout(\ALU_inst|Add2~20_combout ),
	.cout(\ALU_inst|Add2~21 ));
// synopsys translate_off
defparam \ALU_inst|Add2~20 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \ALU_inst|Mux21~0 (
// Equation(s):
// \ALU_inst|Mux21~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~343_combout ) # (\ALU_inst|Add1~86_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~343_combout  & 
// \ALU_inst|Add1~86_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\RegFile_inst|regs~343_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~86_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \ALU_inst|Mux21~1 (
// Equation(s):
// \ALU_inst|Mux21~1_combout  = (\ALU_inst|Mux21~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (\ALU_inst|Add2~20_combout  & !\VROM_inst10|Equal1~1_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Add2~20_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~1 .lut_mask = 16'hFF08;
defparam \ALU_inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~458feeder (
// Equation(s):
// \VRAM_inst11|regs~458feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~305_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~458feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \VRAM_inst11|regs~458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~458 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \VRAM_inst11|regs~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~202 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~330feeder (
// Equation(s):
// \VRAM_inst11|regs~330feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~305_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~330feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~330feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~330feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N3
dffeas \VRAM_inst11|regs~330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~330 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \VRAM_inst11|regs~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~74 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~722 (
// Equation(s):
// \VRAM_inst11|regs~722_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~330_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~74_q )))))

	.dataa(\VRAM_inst11|regs~330_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~74_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~722_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~722 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~723 (
// Equation(s):
// \VRAM_inst11|regs~723_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~722_combout  & (\VRAM_inst11|regs~458_q )) # (!\VRAM_inst11|regs~722_combout  & ((\VRAM_inst11|regs~202_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~722_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~458_q ),
	.datac(\VRAM_inst11|regs~202_q ),
	.datad(\VRAM_inst11|regs~722_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~723_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~723 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \VRAM_inst11|regs~298feeder (
// Equation(s):
// \VRAM_inst11|regs~298feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~305_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~298feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \VRAM_inst11|regs~298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~298 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \VRAM_inst11|regs~426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~426 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \VRAM_inst11|regs~170feeder (
// Equation(s):
// \VRAM_inst11|regs~170feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~305_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~170feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \VRAM_inst11|regs~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~170 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \VRAM_inst11|regs~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~42 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \VRAM_inst11|regs~724 (
// Equation(s):
// \VRAM_inst11|regs~724_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~170_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~42_q )))))

	.dataa(\VRAM_inst11|regs~170_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~42_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~724_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~724 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~725 (
// Equation(s):
// \VRAM_inst11|regs~725_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~724_combout  & ((\VRAM_inst11|regs~426_q ))) # (!\VRAM_inst11|regs~724_combout  & (\VRAM_inst11|regs~298_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~724_combout ))))

	.dataa(\VRAM_inst11|regs~298_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~426_q ),
	.datad(\VRAM_inst11|regs~724_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~725_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~725 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~138feeder (
// Equation(s):
// \VRAM_inst11|regs~138feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~305_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~138feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \VRAM_inst11|regs~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~138 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \VRAM_inst11|regs~394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~394 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~266feeder (
// Equation(s):
// \VRAM_inst11|regs~266feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~305_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~266feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \VRAM_inst11|regs~266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~266 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \VRAM_inst11|regs~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~10 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~726 (
// Equation(s):
// \VRAM_inst11|regs~726_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~266_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~10_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~266_q ),
	.datac(\VRAM_inst11|regs~10_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~726_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~726 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~727 (
// Equation(s):
// \VRAM_inst11|regs~727_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~726_combout  & ((\VRAM_inst11|regs~394_q ))) # (!\VRAM_inst11|regs~726_combout  & (\VRAM_inst11|regs~138_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~726_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~138_q ),
	.datac(\VRAM_inst11|regs~394_q ),
	.datad(\VRAM_inst11|regs~726_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~727_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~727 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \VRAM_inst11|regs~728 (
// Equation(s):
// \VRAM_inst11|regs~728_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~725_combout )) # (!\ALU_inst|Mux31~1_combout  & 
// ((\VRAM_inst11|regs~727_combout )))))

	.dataa(\VRAM_inst11|regs~725_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~727_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~728_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~728 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~362feeder (
// Equation(s):
// \VRAM_inst11|regs~362feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~305_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~362feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \VRAM_inst11|regs~362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~362 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \VRAM_inst11|regs~490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~490 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|regs~234feeder (
// Equation(s):
// \VRAM_inst11|regs~234feeder_combout  = \RegFile_inst|regs~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~305_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~234feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N3
dffeas \VRAM_inst11|regs~234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~234 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \VRAM_inst11|regs~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~305_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~106 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~729 (
// Equation(s):
// \VRAM_inst11|regs~729_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~234_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~106_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~234_q ),
	.datac(\VRAM_inst11|regs~106_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~729_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~729 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~730 (
// Equation(s):
// \VRAM_inst11|regs~730_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~729_combout  & ((\VRAM_inst11|regs~490_q ))) # (!\VRAM_inst11|regs~729_combout  & (\VRAM_inst11|regs~362_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~729_combout ))))

	.dataa(\VRAM_inst11|regs~362_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~490_q ),
	.datad(\VRAM_inst11|regs~729_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~730_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~730 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \VRAM_inst11|regs~731 (
// Equation(s):
// \VRAM_inst11|regs~731_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~728_combout  & ((\VRAM_inst11|regs~730_combout ))) # (!\VRAM_inst11|regs~728_combout  & (\VRAM_inst11|regs~723_combout )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~728_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~723_combout ),
	.datac(\VRAM_inst11|regs~728_combout ),
	.datad(\VRAM_inst11|regs~730_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~731_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~731 .lut_mask = 16'hF858;
defparam \VRAM_inst11|regs~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \MUX_inst8|RES[10]~23 (
// Equation(s):
// \MUX_inst8|RES[10]~23_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~731_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux21~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\ALU_inst|Mux21~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~731_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[10]~23 .lut_mask = 16'h5C0C;
defparam \MUX_inst8|RES[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \RegFile_inst|regs~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~42 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \RegFile_inst|regs~304 (
// Equation(s):
// \RegFile_inst|regs~304_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~42_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~10_q )))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~42_q ),
	.datac(\RegFile_inst|regs~10_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~304_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~304 .lut_mask = 16'hEE50;
defparam \RegFile_inst|regs~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \RegFile_inst|regs~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~106 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \RegFile_inst|regs~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[10]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~74 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \RegFile_inst|regs~305 (
// Equation(s):
// \RegFile_inst|regs~305_combout  = (\RegFile_inst|regs~304_combout  & ((\RegFile_inst|regs~106_q ) # ((!\VROM_inst10|DOUT [17])))) # (!\RegFile_inst|regs~304_combout  & (((\RegFile_inst|regs~74_q  & \VROM_inst10|DOUT [17]))))

	.dataa(\RegFile_inst|regs~304_combout ),
	.datab(\RegFile_inst|regs~106_q ),
	.datac(\RegFile_inst|regs~74_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~305_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~305 .lut_mask = 16'hD8AA;
defparam \RegFile_inst|regs~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \MUX_inst6|RES[10]~24 (
// Equation(s):
// \MUX_inst6|RES[10]~24_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~305_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~305_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[10]~24 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \ALU_inst|Add1~24 (
// Equation(s):
// \ALU_inst|Add1~24_combout  = (\MUX_inst6|RES[11]~23_combout  & ((\ALU_inst|Add1~23 ) # (GND))) # (!\MUX_inst6|RES[11]~23_combout  & (!\ALU_inst|Add1~23 ))
// \ALU_inst|Add1~25  = CARRY((\MUX_inst6|RES[11]~23_combout ) # (!\ALU_inst|Add1~23 ))

	.dataa(\MUX_inst6|RES[11]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~23 ),
	.combout(\ALU_inst|Add1~24_combout ),
	.cout(\ALU_inst|Add1~25 ));
// synopsys translate_off
defparam \ALU_inst|Add1~24 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \ALU_inst|Add1~85 (
// Equation(s):
// \ALU_inst|Add1~85_combout  = (\Controller_inst2|Selector4~0_combout  & (\ALU_inst|Add1~24_combout )) # (!\Controller_inst2|Selector4~0_combout  & ((\MUX_inst6|RES[11]~23_combout )))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\ALU_inst|Add1~24_combout ),
	.datad(\MUX_inst6|RES[11]~23_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~85 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \ALU_inst|Mux20~0 (
// Equation(s):
// \ALU_inst|Mux20~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~342_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~85_combout ))) # (!\RegFile_inst|regs~342_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~85_combout ))))

	.dataa(\RegFile_inst|regs~342_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~85_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \ALU_inst|Add2~22 (
// Equation(s):
// \ALU_inst|Add2~22_combout  = (\RegFile_inst|regs~342_combout  & ((\ALU_inst|Add1~85_combout  & (\ALU_inst|Add2~21  & VCC)) # (!\ALU_inst|Add1~85_combout  & (!\ALU_inst|Add2~21 )))) # (!\RegFile_inst|regs~342_combout  & ((\ALU_inst|Add1~85_combout  & 
// (!\ALU_inst|Add2~21 )) # (!\ALU_inst|Add1~85_combout  & ((\ALU_inst|Add2~21 ) # (GND)))))
// \ALU_inst|Add2~23  = CARRY((\RegFile_inst|regs~342_combout  & (!\ALU_inst|Add1~85_combout  & !\ALU_inst|Add2~21 )) # (!\RegFile_inst|regs~342_combout  & ((!\ALU_inst|Add2~21 ) # (!\ALU_inst|Add1~85_combout ))))

	.dataa(\RegFile_inst|regs~342_combout ),
	.datab(\ALU_inst|Add1~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~21 ),
	.combout(\ALU_inst|Add2~22_combout ),
	.cout(\ALU_inst|Add2~23 ));
// synopsys translate_off
defparam \ALU_inst|Add2~22 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \ALU_inst|Mux20~1 (
// Equation(s):
// \ALU_inst|Mux20~1_combout  = (\ALU_inst|Mux20~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~22_combout )))

	.dataa(\ALU_inst|Mux20~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~1 .lut_mask = 16'hAEAA;
defparam \ALU_inst|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \VRAM_inst11|regs~491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~491 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \VRAM_inst11|regs~427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~427 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~459feeder (
// Equation(s):
// \VRAM_inst11|regs~459feeder_combout  = \RegFile_inst|regs~303_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~303_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~459feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \VRAM_inst11|regs~459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~459 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \VRAM_inst11|regs~395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~395 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~719 (
// Equation(s):
// \VRAM_inst11|regs~719_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~459_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~395_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~459_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~395_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~719_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~719 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~720 (
// Equation(s):
// \VRAM_inst11|regs~720_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~719_combout  & (\VRAM_inst11|regs~491_q )) # (!\VRAM_inst11|regs~719_combout  & ((\VRAM_inst11|regs~427_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~719_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~491_q ),
	.datac(\VRAM_inst11|regs~427_q ),
	.datad(\VRAM_inst11|regs~719_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~720_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~720 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \VRAM_inst11|regs~363feeder (
// Equation(s):
// \VRAM_inst11|regs~363feeder_combout  = \RegFile_inst|regs~303_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~303_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~363feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \VRAM_inst11|regs~363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~363 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \VRAM_inst11|regs~331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~331 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~299feeder (
// Equation(s):
// \VRAM_inst11|regs~299feeder_combout  = \RegFile_inst|regs~303_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~303_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~299feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \VRAM_inst11|regs~299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~299 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \VRAM_inst11|regs~267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~267 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~712 (
// Equation(s):
// \VRAM_inst11|regs~712_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~299_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~267_q )))))

	.dataa(\VRAM_inst11|regs~299_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~267_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~712_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~712 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~713 (
// Equation(s):
// \VRAM_inst11|regs~713_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~712_combout  & (\VRAM_inst11|regs~363_q )) # (!\VRAM_inst11|regs~712_combout  & ((\VRAM_inst11|regs~331_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~712_combout ))))

	.dataa(\VRAM_inst11|regs~363_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~331_q ),
	.datad(\VRAM_inst11|regs~712_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~713_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~713 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~107feeder (
// Equation(s):
// \VRAM_inst11|regs~107feeder_combout  = \RegFile_inst|regs~303_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~303_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~107feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \VRAM_inst11|regs~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~107 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \VRAM_inst11|regs~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~43 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~11feeder (
// Equation(s):
// \VRAM_inst11|regs~11feeder_combout  = \RegFile_inst|regs~303_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~303_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~11feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \VRAM_inst11|regs~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~11 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \VRAM_inst11|regs~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~75 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~716 (
// Equation(s):
// \VRAM_inst11|regs~716_combout  = (\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~75_q ) # (\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (\VRAM_inst11|regs~11_q  & ((!\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~11_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~75_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~716_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~716 .lut_mask = 16'hCCE2;
defparam \VRAM_inst11|regs~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~717 (
// Equation(s):
// \VRAM_inst11|regs~717_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~716_combout  & (\VRAM_inst11|regs~107_q )) # (!\VRAM_inst11|regs~716_combout  & ((\VRAM_inst11|regs~43_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~716_combout ))))

	.dataa(\VRAM_inst11|regs~107_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~43_q ),
	.datad(\VRAM_inst11|regs~716_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~717_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~717 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \VRAM_inst11|regs~171feeder (
// Equation(s):
// \VRAM_inst11|regs~171feeder_combout  = \RegFile_inst|regs~303_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~303_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~171feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \VRAM_inst11|regs~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~171 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \VRAM_inst11|regs~235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~235 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \VRAM_inst11|regs~203feeder (
// Equation(s):
// \VRAM_inst11|regs~203feeder_combout  = \RegFile_inst|regs~303_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~303_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~203feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \VRAM_inst11|regs~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~203 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \VRAM_inst11|regs~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~303_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~139 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \VRAM_inst11|regs~714 (
// Equation(s):
// \VRAM_inst11|regs~714_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~203_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~139_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~203_q ),
	.datac(\VRAM_inst11|regs~139_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~714_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~714 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~715 (
// Equation(s):
// \VRAM_inst11|regs~715_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~714_combout  & ((\VRAM_inst11|regs~235_q ))) # (!\VRAM_inst11|regs~714_combout  & (\VRAM_inst11|regs~171_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~714_combout ))))

	.dataa(\VRAM_inst11|regs~171_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~235_q ),
	.datad(\VRAM_inst11|regs~714_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~715_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~715 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~718 (
// Equation(s):
// \VRAM_inst11|regs~718_combout  = (\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout ) # ((\VRAM_inst11|regs~715_combout )))) # (!\ALU_inst|Mux29~1_combout  & (!\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~717_combout )))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~717_combout ),
	.datad(\VRAM_inst11|regs~715_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~718_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~718 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~721 (
// Equation(s):
// \VRAM_inst11|regs~721_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~718_combout  & (\VRAM_inst11|regs~720_combout )) # (!\VRAM_inst11|regs~718_combout  & ((\VRAM_inst11|regs~713_combout ))))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~718_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~720_combout ),
	.datac(\VRAM_inst11|regs~713_combout ),
	.datad(\VRAM_inst11|regs~718_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~721_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~721 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \MUX_inst8|RES[11]~22 (
// Equation(s):
// \MUX_inst8|RES[11]~22_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~721_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux20~1_combout ))

	.dataa(\ALU_inst|Mux20~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VRAM_inst11|regs~721_combout ),
	.datad(\Controller_inst2|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[11]~22 .lut_mask = 16'h30AA;
defparam \MUX_inst8|RES[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \RegFile_inst|regs~43feeder (
// Equation(s):
// \RegFile_inst|regs~43feeder_combout  = \MUX_inst8|RES[11]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[11]~22_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~43feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \RegFile_inst|regs~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~43 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \RegFile_inst|regs~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~107 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \RegFile_inst|regs~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~75 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \RegFile_inst|regs~302 (
// Equation(s):
// \RegFile_inst|regs~302_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~75_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~11_q ))))

	.dataa(\RegFile_inst|regs~11_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~75_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~302_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~302 .lut_mask = 16'hFC22;
defparam \RegFile_inst|regs~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \RegFile_inst|regs~303 (
// Equation(s):
// \RegFile_inst|regs~303_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~302_combout  & ((\RegFile_inst|regs~107_q ))) # (!\RegFile_inst|regs~302_combout  & (\RegFile_inst|regs~43_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~302_combout ))))

	.dataa(\RegFile_inst|regs~43_q ),
	.datab(\RegFile_inst|regs~107_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~302_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~303_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~303 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \MUX_inst6|RES[11]~23 (
// Equation(s):
// \MUX_inst6|RES[11]~23_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~303_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|DOUT [11]))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|DOUT [11]),
	.datad(\RegFile_inst|regs~303_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[11]~23 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \ALU_inst|Add1~26 (
// Equation(s):
// \ALU_inst|Add1~26_combout  = (\MUX_inst6|RES[12]~22_combout  & (!\ALU_inst|Add1~25  & VCC)) # (!\MUX_inst6|RES[12]~22_combout  & (\ALU_inst|Add1~25  $ (GND)))
// \ALU_inst|Add1~27  = CARRY((!\MUX_inst6|RES[12]~22_combout  & !\ALU_inst|Add1~25 ))

	.dataa(\MUX_inst6|RES[12]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~25 ),
	.combout(\ALU_inst|Add1~26_combout ),
	.cout(\ALU_inst|Add1~27 ));
// synopsys translate_off
defparam \ALU_inst|Add1~26 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \ALU_inst|Add1~84 (
// Equation(s):
// \ALU_inst|Add1~84_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~26_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[12]~22_combout ))

	.dataa(\MUX_inst6|RES[12]~22_combout ),
	.datab(gnd),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~26_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~84 .lut_mask = 16'hFA0A;
defparam \ALU_inst|Add1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \ALU_inst|Mux19~0 (
// Equation(s):
// \ALU_inst|Mux19~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~341_combout  & ((\ALU_inst|Add1~84_combout ) # (\VROM_inst10|Equal1~1_combout ))) # (!\RegFile_inst|regs~341_combout  & (\ALU_inst|Add1~84_combout  & 
// \VROM_inst10|Equal1~1_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\RegFile_inst|regs~341_combout ),
	.datac(\ALU_inst|Add1~84_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \ALU_inst|Add2~24 (
// Equation(s):
// \ALU_inst|Add2~24_combout  = ((\RegFile_inst|regs~341_combout  $ (\ALU_inst|Add1~84_combout  $ (!\ALU_inst|Add2~23 )))) # (GND)
// \ALU_inst|Add2~25  = CARRY((\RegFile_inst|regs~341_combout  & ((\ALU_inst|Add1~84_combout ) # (!\ALU_inst|Add2~23 ))) # (!\RegFile_inst|regs~341_combout  & (\ALU_inst|Add1~84_combout  & !\ALU_inst|Add2~23 )))

	.dataa(\RegFile_inst|regs~341_combout ),
	.datab(\ALU_inst|Add1~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~23 ),
	.combout(\ALU_inst|Add2~24_combout ),
	.cout(\ALU_inst|Add2~25 ));
// synopsys translate_off
defparam \ALU_inst|Add2~24 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \ALU_inst|Mux19~1 (
// Equation(s):
// \ALU_inst|Mux19~1_combout  = (\ALU_inst|Mux19~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~24_combout )))

	.dataa(\ALU_inst|Mux19~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~24_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~1 .lut_mask = 16'hBAAA;
defparam \ALU_inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~428feeder (
// Equation(s):
// \VRAM_inst11|regs~428feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~301_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~428feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~428feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~428feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \VRAM_inst11|regs~428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~428 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \VRAM_inst11|regs~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~172 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \VRAM_inst11|regs~300feeder (
// Equation(s):
// \VRAM_inst11|regs~300feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~301_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~300feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \VRAM_inst11|regs~300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~300 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \VRAM_inst11|regs~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~44 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \VRAM_inst11|regs~702 (
// Equation(s):
// \VRAM_inst11|regs~702_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~300_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~44_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~300_q ),
	.datac(\VRAM_inst11|regs~44_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~702_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~702 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \VRAM_inst11|regs~703 (
// Equation(s):
// \VRAM_inst11|regs~703_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~702_combout  & (\VRAM_inst11|regs~428_q )) # (!\VRAM_inst11|regs~702_combout  & ((\VRAM_inst11|regs~172_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~702_combout ))))

	.dataa(\VRAM_inst11|regs~428_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~172_q ),
	.datad(\VRAM_inst11|regs~702_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~703_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~703 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~268feeder (
// Equation(s):
// \VRAM_inst11|regs~268feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~301_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~268feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \VRAM_inst11|regs~268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~268 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \VRAM_inst11|regs~396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~396 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~140feeder (
// Equation(s):
// \VRAM_inst11|regs~140feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~301_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~140feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \VRAM_inst11|regs~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~140 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \VRAM_inst11|regs~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~12 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~706 (
// Equation(s):
// \VRAM_inst11|regs~706_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~140_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~12_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~140_q ),
	.datac(\VRAM_inst11|regs~12_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~706_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~706 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~707 (
// Equation(s):
// \VRAM_inst11|regs~707_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~706_combout  & ((\VRAM_inst11|regs~396_q ))) # (!\VRAM_inst11|regs~706_combout  & (\VRAM_inst11|regs~268_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~706_combout ))))

	.dataa(\VRAM_inst11|regs~268_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~396_q ),
	.datad(\VRAM_inst11|regs~706_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~707_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~707 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~332feeder (
// Equation(s):
// \VRAM_inst11|regs~332feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~301_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~332feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~332feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~332feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \VRAM_inst11|regs~332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~332 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \VRAM_inst11|regs~460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~460 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \VRAM_inst11|regs~204feeder (
// Equation(s):
// \VRAM_inst11|regs~204feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~301_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~204feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \VRAM_inst11|regs~204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~204 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \VRAM_inst11|regs~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~76 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~704 (
// Equation(s):
// \VRAM_inst11|regs~704_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~204_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~76_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~204_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~76_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~704_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~704 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~705 (
// Equation(s):
// \VRAM_inst11|regs~705_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~704_combout  & ((\VRAM_inst11|regs~460_q ))) # (!\VRAM_inst11|regs~704_combout  & (\VRAM_inst11|regs~332_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~704_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~332_q ),
	.datac(\VRAM_inst11|regs~460_q ),
	.datad(\VRAM_inst11|regs~704_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~705_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~705 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \VRAM_inst11|regs~708 (
// Equation(s):
// \VRAM_inst11|regs~708_combout  = (\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout ) # ((\VRAM_inst11|regs~705_combout )))) # (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~707_combout )))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~707_combout ),
	.datad(\VRAM_inst11|regs~705_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~708_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~708 .lut_mask = 16'hBA98;
defparam \VRAM_inst11|regs~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~236feeder (
// Equation(s):
// \VRAM_inst11|regs~236feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~301_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~236feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \VRAM_inst11|regs~236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~236 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \VRAM_inst11|regs~492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~492 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \VRAM_inst11|regs~364feeder (
// Equation(s):
// \VRAM_inst11|regs~364feeder_combout  = \RegFile_inst|regs~301_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~301_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~364feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \VRAM_inst11|regs~364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~364 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \VRAM_inst11|regs~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~301_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~108 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~709 (
// Equation(s):
// \VRAM_inst11|regs~709_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~364_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~108_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~364_q ),
	.datac(\VRAM_inst11|regs~108_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~709_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~709 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \VRAM_inst11|regs~710 (
// Equation(s):
// \VRAM_inst11|regs~710_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~709_combout  & ((\VRAM_inst11|regs~492_q ))) # (!\VRAM_inst11|regs~709_combout  & (\VRAM_inst11|regs~236_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~709_combout ))))

	.dataa(\VRAM_inst11|regs~236_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~492_q ),
	.datad(\VRAM_inst11|regs~709_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~710_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~710 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \VRAM_inst11|regs~711 (
// Equation(s):
// \VRAM_inst11|regs~711_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~708_combout  & ((\VRAM_inst11|regs~710_combout ))) # (!\VRAM_inst11|regs~708_combout  & (\VRAM_inst11|regs~703_combout )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~708_combout ))))

	.dataa(\VRAM_inst11|regs~703_combout ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~708_combout ),
	.datad(\VRAM_inst11|regs~710_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~711_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~711 .lut_mask = 16'hF838;
defparam \VRAM_inst11|regs~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \MUX_inst8|RES[12]~21 (
// Equation(s):
// \MUX_inst8|RES[12]~21_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~711_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux19~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux19~1_combout ),
	.datad(\VRAM_inst11|regs~711_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[12]~21 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \RegFile_inst|regs~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[12]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~108 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \RegFile_inst|regs~300 (
// Equation(s):
// \RegFile_inst|regs~300_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~44_q ) # ((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & (((\RegFile_inst|regs~12_q  & !\VROM_inst10|DOUT [17]))))

	.dataa(\RegFile_inst|regs~44_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~12_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~300_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~300 .lut_mask = 16'hCCB8;
defparam \RegFile_inst|regs~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \RegFile_inst|regs~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[12]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~76 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \RegFile_inst|regs~301 (
// Equation(s):
// \RegFile_inst|regs~301_combout  = (\RegFile_inst|regs~300_combout  & ((\RegFile_inst|regs~108_q ) # ((!\VROM_inst10|DOUT [17])))) # (!\RegFile_inst|regs~300_combout  & (((\RegFile_inst|regs~76_q  & \VROM_inst10|DOUT [17]))))

	.dataa(\RegFile_inst|regs~108_q ),
	.datab(\RegFile_inst|regs~300_combout ),
	.datac(\RegFile_inst|regs~76_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~301_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~301 .lut_mask = 16'hB8CC;
defparam \RegFile_inst|regs~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \MUX_inst6|RES[12]~22 (
// Equation(s):
// \MUX_inst6|RES[12]~22_combout  = (\Controller_inst2|Decoder1~0_combout  & (((\RegFile_inst|regs~301_combout )))) # (!\Controller_inst2|Decoder1~0_combout  & ((\VROM_inst10|Equal4~0_combout ) # ((\VROM_inst10|Equal1~1_combout ))))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~301_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[12]~22 .lut_mask = 16'hFE0E;
defparam \MUX_inst6|RES[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \ALU_inst|Add1~28 (
// Equation(s):
// \ALU_inst|Add1~28_combout  = (\MUX_inst6|RES[13]~21_combout  & ((\ALU_inst|Add1~27 ) # (GND))) # (!\MUX_inst6|RES[13]~21_combout  & (!\ALU_inst|Add1~27 ))
// \ALU_inst|Add1~29  = CARRY((\MUX_inst6|RES[13]~21_combout ) # (!\ALU_inst|Add1~27 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[13]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~27 ),
	.combout(\ALU_inst|Add1~28_combout ),
	.cout(\ALU_inst|Add1~29 ));
// synopsys translate_off
defparam \ALU_inst|Add1~28 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \ALU_inst|Add1~83 (
// Equation(s):
// \ALU_inst|Add1~83_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~28_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[13]~21_combout ))

	.dataa(\MUX_inst6|RES[13]~21_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Add1~28_combout ),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~83 .lut_mask = 16'hF0AA;
defparam \ALU_inst|Add1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \ALU_inst|Add2~26 (
// Equation(s):
// \ALU_inst|Add2~26_combout  = (\RegFile_inst|regs~340_combout  & ((\ALU_inst|Add1~83_combout  & (\ALU_inst|Add2~25  & VCC)) # (!\ALU_inst|Add1~83_combout  & (!\ALU_inst|Add2~25 )))) # (!\RegFile_inst|regs~340_combout  & ((\ALU_inst|Add1~83_combout  & 
// (!\ALU_inst|Add2~25 )) # (!\ALU_inst|Add1~83_combout  & ((\ALU_inst|Add2~25 ) # (GND)))))
// \ALU_inst|Add2~27  = CARRY((\RegFile_inst|regs~340_combout  & (!\ALU_inst|Add1~83_combout  & !\ALU_inst|Add2~25 )) # (!\RegFile_inst|regs~340_combout  & ((!\ALU_inst|Add2~25 ) # (!\ALU_inst|Add1~83_combout ))))

	.dataa(\RegFile_inst|regs~340_combout ),
	.datab(\ALU_inst|Add1~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~25 ),
	.combout(\ALU_inst|Add2~26_combout ),
	.cout(\ALU_inst|Add2~27 ));
// synopsys translate_off
defparam \ALU_inst|Add2~26 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \ALU_inst|Mux18~0 (
// Equation(s):
// \ALU_inst|Mux18~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~340_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~83_combout ))) # (!\RegFile_inst|regs~340_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~83_combout ))))

	.dataa(\RegFile_inst|regs~340_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Add1~83_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~0 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \ALU_inst|Mux18~1 (
// Equation(s):
// \ALU_inst|Mux18~1_combout  = (\ALU_inst|Mux18~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~26_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~26_combout ),
	.datad(\ALU_inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~1 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \VRAM_inst11|regs~493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~493 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \VRAM_inst11|regs~461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~461 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \VRAM_inst11|regs~429feeder (
// Equation(s):
// \VRAM_inst11|regs~429feeder_combout  = \RegFile_inst|regs~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~299_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~429feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \VRAM_inst11|regs~429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~429 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \VRAM_inst11|regs~397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~397 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~699 (
// Equation(s):
// \VRAM_inst11|regs~699_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~429_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~397_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~429_q ),
	.datac(\VRAM_inst11|regs~397_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~699_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~699 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~700 (
// Equation(s):
// \VRAM_inst11|regs~700_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~699_combout  & (\VRAM_inst11|regs~493_q )) # (!\VRAM_inst11|regs~699_combout  & ((\VRAM_inst11|regs~461_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~699_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~493_q ),
	.datac(\VRAM_inst11|regs~461_q ),
	.datad(\VRAM_inst11|regs~699_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~700_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~700 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~45feeder (
// Equation(s):
// \VRAM_inst11|regs~45feeder_combout  = \RegFile_inst|regs~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~299_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~45feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \VRAM_inst11|regs~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~45 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \VRAM_inst11|regs~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~109 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~77feeder (
// Equation(s):
// \VRAM_inst11|regs~77feeder_combout  = \RegFile_inst|regs~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~299_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~77feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \VRAM_inst11|regs~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~77 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \VRAM_inst11|regs~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~13 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~696 (
// Equation(s):
// \VRAM_inst11|regs~696_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~77_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~13_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~77_q ),
	.datac(\VRAM_inst11|regs~13_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~696_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~696 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~697 (
// Equation(s):
// \VRAM_inst11|regs~697_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~696_combout  & ((\VRAM_inst11|regs~109_q ))) # (!\VRAM_inst11|regs~696_combout  & (\VRAM_inst11|regs~45_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~696_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~45_q ),
	.datac(\VRAM_inst11|regs~109_q ),
	.datad(\VRAM_inst11|regs~696_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~697_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~697 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~301feeder (
// Equation(s):
// \VRAM_inst11|regs~301feeder_combout  = \RegFile_inst|regs~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~299_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~301feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~301feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~301feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \VRAM_inst11|regs~301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~301 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \VRAM_inst11|regs~365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~365 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~333feeder (
// Equation(s):
// \VRAM_inst11|regs~333feeder_combout  = \RegFile_inst|regs~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~299_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~333feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~333feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~333feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \VRAM_inst11|regs~333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~333 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \VRAM_inst11|regs~269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~269 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~694 (
// Equation(s):
// \VRAM_inst11|regs~694_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~333_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~269_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~333_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~269_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~694_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~694 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \VRAM_inst11|regs~695 (
// Equation(s):
// \VRAM_inst11|regs~695_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~694_combout  & ((\VRAM_inst11|regs~365_q ))) # (!\VRAM_inst11|regs~694_combout  & (\VRAM_inst11|regs~301_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~694_combout ))))

	.dataa(\VRAM_inst11|regs~301_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~365_q ),
	.datad(\VRAM_inst11|regs~694_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~695_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~695 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~698 (
// Equation(s):
// \VRAM_inst11|regs~698_combout  = (\ALU_inst|Mux29~1_combout  & (\ALU_inst|Mux28~1_combout )) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~695_combout ))) # (!\ALU_inst|Mux28~1_combout  & 
// (\VRAM_inst11|regs~697_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~697_combout ),
	.datad(\VRAM_inst11|regs~695_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~698_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~698 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~237feeder (
// Equation(s):
// \VRAM_inst11|regs~237feeder_combout  = \RegFile_inst|regs~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~299_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~237feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \VRAM_inst11|regs~237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~237 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \VRAM_inst11|regs~205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~205 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \VRAM_inst11|regs~173feeder (
// Equation(s):
// \VRAM_inst11|regs~173feeder_combout  = \RegFile_inst|regs~299_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~299_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~173feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \VRAM_inst11|regs~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~173 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \VRAM_inst11|regs~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~299_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~141 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \VRAM_inst11|regs~692 (
// Equation(s):
// \VRAM_inst11|regs~692_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~173_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~141_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~173_q ),
	.datac(\VRAM_inst11|regs~141_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~692_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~692 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \VRAM_inst11|regs~693 (
// Equation(s):
// \VRAM_inst11|regs~693_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~692_combout  & (\VRAM_inst11|regs~237_q )) # (!\VRAM_inst11|regs~692_combout  & ((\VRAM_inst11|regs~205_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~692_combout ))))

	.dataa(\VRAM_inst11|regs~237_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~205_q ),
	.datad(\VRAM_inst11|regs~692_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~693_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~693 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~701 (
// Equation(s):
// \VRAM_inst11|regs~701_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~698_combout  & (\VRAM_inst11|regs~700_combout )) # (!\VRAM_inst11|regs~698_combout  & ((\VRAM_inst11|regs~693_combout ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~698_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~700_combout ),
	.datac(\VRAM_inst11|regs~698_combout ),
	.datad(\VRAM_inst11|regs~693_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~701_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~701 .lut_mask = 16'hDAD0;
defparam \VRAM_inst11|regs~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \MUX_inst8|RES[13]~20 (
// Equation(s):
// \MUX_inst8|RES[13]~20_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~701_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux18~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\ALU_inst|Mux18~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~701_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[13]~20 .lut_mask = 16'h5C0C;
defparam \MUX_inst8|RES[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \RegFile_inst|regs~45feeder (
// Equation(s):
// \RegFile_inst|regs~45feeder_combout  = \MUX_inst8|RES[13]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[13]~20_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~45feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \RegFile_inst|regs~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~45 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \RegFile_inst|regs~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[13]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~109 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \RegFile_inst|regs~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[13]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~77 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \RegFile_inst|regs~298 (
// Equation(s):
// \RegFile_inst|regs~298_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~77_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~13_q ))))

	.dataa(\RegFile_inst|regs~13_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~77_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~298_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~298 .lut_mask = 16'hFC22;
defparam \RegFile_inst|regs~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \RegFile_inst|regs~299 (
// Equation(s):
// \RegFile_inst|regs~299_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~298_combout  & ((\RegFile_inst|regs~109_q ))) # (!\RegFile_inst|regs~298_combout  & (\RegFile_inst|regs~45_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~298_combout ))))

	.dataa(\RegFile_inst|regs~45_q ),
	.datab(\RegFile_inst|regs~109_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~298_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~299_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~299 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \MUX_inst6|RES[13]~21 (
// Equation(s):
// \MUX_inst6|RES[13]~21_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~299_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~299_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[13]~21 .lut_mask = 16'hFC30;
defparam \MUX_inst6|RES[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \ALU_inst|Add1~30 (
// Equation(s):
// \ALU_inst|Add1~30_combout  = (\MUX_inst6|RES[14]~20_combout  & (!\ALU_inst|Add1~29  & VCC)) # (!\MUX_inst6|RES[14]~20_combout  & (\ALU_inst|Add1~29  $ (GND)))
// \ALU_inst|Add1~31  = CARRY((!\MUX_inst6|RES[14]~20_combout  & !\ALU_inst|Add1~29 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[14]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~29 ),
	.combout(\ALU_inst|Add1~30_combout ),
	.cout(\ALU_inst|Add1~31 ));
// synopsys translate_off
defparam \ALU_inst|Add1~30 .lut_mask = 16'h3C03;
defparam \ALU_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \ALU_inst|Add1~82 (
// Equation(s):
// \ALU_inst|Add1~82_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~30_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[14]~20_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[14]~20_combout ),
	.datac(\ALU_inst|Add1~30_combout ),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~82 .lut_mask = 16'hF0CC;
defparam \ALU_inst|Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \ALU_inst|Add2~28 (
// Equation(s):
// \ALU_inst|Add2~28_combout  = ((\RegFile_inst|regs~339_combout  $ (\ALU_inst|Add1~82_combout  $ (!\ALU_inst|Add2~27 )))) # (GND)
// \ALU_inst|Add2~29  = CARRY((\RegFile_inst|regs~339_combout  & ((\ALU_inst|Add1~82_combout ) # (!\ALU_inst|Add2~27 ))) # (!\RegFile_inst|regs~339_combout  & (\ALU_inst|Add1~82_combout  & !\ALU_inst|Add2~27 )))

	.dataa(\RegFile_inst|regs~339_combout ),
	.datab(\ALU_inst|Add1~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~27 ),
	.combout(\ALU_inst|Add2~28_combout ),
	.cout(\ALU_inst|Add2~29 ));
// synopsys translate_off
defparam \ALU_inst|Add2~28 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \ALU_inst|Mux17~0 (
// Equation(s):
// \ALU_inst|Mux17~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~339_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~82_combout ))) # (!\RegFile_inst|regs~339_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~82_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\RegFile_inst|regs~339_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add1~82_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \ALU_inst|Mux17~1 (
// Equation(s):
// \ALU_inst|Mux17~1_combout  = (\ALU_inst|Mux17~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~28_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~28_combout ),
	.datad(\ALU_inst|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~1 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \MUX_inst8|RES[14]~19 (
// Equation(s):
// \MUX_inst8|RES[14]~19_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & (\VRAM_inst11|regs~691_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux17~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VRAM_inst11|regs~691_combout ),
	.datad(\ALU_inst|Mux17~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[14]~19 .lut_mask = 16'h7520;
defparam \MUX_inst8|RES[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \RegFile_inst|regs~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~46 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \RegFile_inst|regs~296 (
// Equation(s):
// \RegFile_inst|regs~296_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~46_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~14_q )))))

	.dataa(\RegFile_inst|regs~46_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~14_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~296_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~296 .lut_mask = 16'hEE30;
defparam \RegFile_inst|regs~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \RegFile_inst|regs~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[14]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~78 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \RegFile_inst|regs~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[14]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~110 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \RegFile_inst|regs~297 (
// Equation(s):
// \RegFile_inst|regs~297_combout  = (\RegFile_inst|regs~296_combout  & (((\RegFile_inst|regs~110_q )) # (!\VROM_inst10|DOUT [17]))) # (!\RegFile_inst|regs~296_combout  & (\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~78_q )))

	.dataa(\RegFile_inst|regs~296_combout ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~78_q ),
	.datad(\RegFile_inst|regs~110_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~297_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~297 .lut_mask = 16'hEA62;
defparam \RegFile_inst|regs~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \MUX_inst6|RES[14]~20 (
// Equation(s):
// \MUX_inst6|RES[14]~20_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~297_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~297_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[14]~20 .lut_mask = 16'hFC0C;
defparam \MUX_inst6|RES[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \ALU_inst|Add1~32 (
// Equation(s):
// \ALU_inst|Add1~32_combout  = (\MUX_inst6|RES[15]~19_combout  & ((\ALU_inst|Add1~31 ) # (GND))) # (!\MUX_inst6|RES[15]~19_combout  & (!\ALU_inst|Add1~31 ))
// \ALU_inst|Add1~33  = CARRY((\MUX_inst6|RES[15]~19_combout ) # (!\ALU_inst|Add1~31 ))

	.dataa(\MUX_inst6|RES[15]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~31 ),
	.combout(\ALU_inst|Add1~32_combout ),
	.cout(\ALU_inst|Add1~33 ));
// synopsys translate_off
defparam \ALU_inst|Add1~32 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \ALU_inst|Add1~81 (
// Equation(s):
// \ALU_inst|Add1~81_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~32_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[15]~19_combout ))

	.dataa(\MUX_inst6|RES[15]~19_combout ),
	.datab(gnd),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~32_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~81 .lut_mask = 16'hFA0A;
defparam \ALU_inst|Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \RegFile_inst|regs~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~15 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \RegFile_inst|regs~338 (
// Equation(s):
// \RegFile_inst|regs~338_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~47_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~15_q )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs~47_q ),
	.datac(\RegFile_inst|regs~15_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~338_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~338 .lut_mask = 16'hCCF0;
defparam \RegFile_inst|regs~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \ALU_inst|Add2~30 (
// Equation(s):
// \ALU_inst|Add2~30_combout  = (\ALU_inst|Add1~81_combout  & ((\RegFile_inst|regs~338_combout  & (\ALU_inst|Add2~29  & VCC)) # (!\RegFile_inst|regs~338_combout  & (!\ALU_inst|Add2~29 )))) # (!\ALU_inst|Add1~81_combout  & ((\RegFile_inst|regs~338_combout  & 
// (!\ALU_inst|Add2~29 )) # (!\RegFile_inst|regs~338_combout  & ((\ALU_inst|Add2~29 ) # (GND)))))
// \ALU_inst|Add2~31  = CARRY((\ALU_inst|Add1~81_combout  & (!\RegFile_inst|regs~338_combout  & !\ALU_inst|Add2~29 )) # (!\ALU_inst|Add1~81_combout  & ((!\ALU_inst|Add2~29 ) # (!\RegFile_inst|regs~338_combout ))))

	.dataa(\ALU_inst|Add1~81_combout ),
	.datab(\RegFile_inst|regs~338_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~29 ),
	.combout(\ALU_inst|Add2~30_combout ),
	.cout(\ALU_inst|Add2~31 ));
// synopsys translate_off
defparam \ALU_inst|Add2~30 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \ALU_inst|Mux16~0 (
// Equation(s):
// \ALU_inst|Mux16~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~338_combout ) # (\ALU_inst|Add1~81_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~338_combout  & 
// \ALU_inst|Add1~81_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\RegFile_inst|regs~338_combout ),
	.datad(\ALU_inst|Add1~81_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~0 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \ALU_inst|Mux16~1 (
// Equation(s):
// \ALU_inst|Mux16~1_combout  = (\ALU_inst|Mux16~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~30_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~30_combout ),
	.datad(\ALU_inst|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~1 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~367feeder (
// Equation(s):
// \VRAM_inst11|regs~367feeder_combout  = \RegFile_inst|regs~295_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~295_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~367feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \VRAM_inst11|regs~367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~367 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \VRAM_inst11|regs~335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~335 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \VRAM_inst11|regs~303feeder (
// Equation(s):
// \VRAM_inst11|regs~303feeder_combout  = \RegFile_inst|regs~295_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~295_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~303feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \VRAM_inst11|regs~303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~303 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \VRAM_inst11|regs~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~271 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~672 (
// Equation(s):
// \VRAM_inst11|regs~672_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~303_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~271_q )))))

	.dataa(\VRAM_inst11|regs~303_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~271_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~672_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~672 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~673 (
// Equation(s):
// \VRAM_inst11|regs~673_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~672_combout  & (\VRAM_inst11|regs~367_q )) # (!\VRAM_inst11|regs~672_combout  & ((\VRAM_inst11|regs~335_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~672_combout ))))

	.dataa(\VRAM_inst11|regs~367_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~335_q ),
	.datad(\VRAM_inst11|regs~672_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~673_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~673 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~111feeder (
// Equation(s):
// \VRAM_inst11|regs~111feeder_combout  = \RegFile_inst|regs~295_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~295_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~111feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \VRAM_inst11|regs~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~111 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \VRAM_inst11|regs~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~47 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~15feeder (
// Equation(s):
// \VRAM_inst11|regs~15feeder_combout  = \RegFile_inst|regs~295_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~295_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~15feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \VRAM_inst11|regs~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~15 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \VRAM_inst11|regs~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~79 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \VRAM_inst11|regs~676 (
// Equation(s):
// \VRAM_inst11|regs~676_combout  = (\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~79_q ) # (\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (\VRAM_inst11|regs~15_q  & ((!\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~15_q ),
	.datac(\VRAM_inst11|regs~79_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~676_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~676 .lut_mask = 16'hAAE4;
defparam \VRAM_inst11|regs~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~677 (
// Equation(s):
// \VRAM_inst11|regs~677_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~676_combout  & (\VRAM_inst11|regs~111_q )) # (!\VRAM_inst11|regs~676_combout  & ((\VRAM_inst11|regs~47_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~676_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~111_q ),
	.datac(\VRAM_inst11|regs~47_q ),
	.datad(\VRAM_inst11|regs~676_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~677_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~677 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \VRAM_inst11|regs~175feeder (
// Equation(s):
// \VRAM_inst11|regs~175feeder_combout  = \RegFile_inst|regs~295_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~295_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~175feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N3
dffeas \VRAM_inst11|regs~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~175 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \VRAM_inst11|regs~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~239 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \VRAM_inst11|regs~207feeder (
// Equation(s):
// \VRAM_inst11|regs~207feeder_combout  = \RegFile_inst|regs~295_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~295_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~207feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \VRAM_inst11|regs~207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~207 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \VRAM_inst11|regs~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~143 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~674 (
// Equation(s):
// \VRAM_inst11|regs~674_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~207_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~143_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~207_q ),
	.datac(\VRAM_inst11|regs~143_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~674_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~674 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \VRAM_inst11|regs~675 (
// Equation(s):
// \VRAM_inst11|regs~675_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~674_combout  & ((\VRAM_inst11|regs~239_q ))) # (!\VRAM_inst11|regs~674_combout  & (\VRAM_inst11|regs~175_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~674_combout ))))

	.dataa(\VRAM_inst11|regs~175_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~239_q ),
	.datad(\VRAM_inst11|regs~674_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~675_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~675 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~678 (
// Equation(s):
// \VRAM_inst11|regs~678_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~675_combout ))) # (!\ALU_inst|Mux29~1_combout  & 
// (\VRAM_inst11|regs~677_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~677_combout ),
	.datad(\VRAM_inst11|regs~675_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~678_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~678 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \VRAM_inst11|regs~495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~495 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \VRAM_inst11|regs~431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~431 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~463feeder (
// Equation(s):
// \VRAM_inst11|regs~463feeder_combout  = \RegFile_inst|regs~295_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~295_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~463feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \VRAM_inst11|regs~463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~463 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \VRAM_inst11|regs~399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~295_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~399 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~679 (
// Equation(s):
// \VRAM_inst11|regs~679_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~463_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~399_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~463_q ),
	.datac(\VRAM_inst11|regs~399_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~679_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~679 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|regs~680 (
// Equation(s):
// \VRAM_inst11|regs~680_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~679_combout  & (\VRAM_inst11|regs~495_q )) # (!\VRAM_inst11|regs~679_combout  & ((\VRAM_inst11|regs~431_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~679_combout ))))

	.dataa(\VRAM_inst11|regs~495_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~431_q ),
	.datad(\VRAM_inst11|regs~679_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~680_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~680 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~681 (
// Equation(s):
// \VRAM_inst11|regs~681_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~678_combout  & ((\VRAM_inst11|regs~680_combout ))) # (!\VRAM_inst11|regs~678_combout  & (\VRAM_inst11|regs~673_combout )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~678_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~673_combout ),
	.datac(\VRAM_inst11|regs~678_combout ),
	.datad(\VRAM_inst11|regs~680_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~681_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~681 .lut_mask = 16'hF858;
defparam \VRAM_inst11|regs~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \MUX_inst8|RES[15]~18 (
// Equation(s):
// \MUX_inst8|RES[15]~18_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~681_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux16~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux16~1_combout ),
	.datad(\VRAM_inst11|regs~681_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[15]~18 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \RegFile_inst|regs~47feeder (
// Equation(s):
// \RegFile_inst|regs~47feeder_combout  = \MUX_inst8|RES[15]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[15]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~47feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \RegFile_inst|regs~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~47 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \RegFile_inst|regs~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[15]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~111 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \RegFile_inst|regs~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~79 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \RegFile_inst|regs~294 (
// Equation(s):
// \RegFile_inst|regs~294_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~79_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~15_q ))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~15_q ),
	.datac(\RegFile_inst|regs~79_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~294_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~294 .lut_mask = 16'hFA44;
defparam \RegFile_inst|regs~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \RegFile_inst|regs~295 (
// Equation(s):
// \RegFile_inst|regs~295_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~294_combout  & ((\RegFile_inst|regs~111_q ))) # (!\RegFile_inst|regs~294_combout  & (\RegFile_inst|regs~47_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~294_combout ))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~47_q ),
	.datac(\RegFile_inst|regs~111_q ),
	.datad(\RegFile_inst|regs~294_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~295_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~295 .lut_mask = 16'hF588;
defparam \RegFile_inst|regs~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \MUX_inst6|RES[15]~19 (
// Equation(s):
// \MUX_inst6|RES[15]~19_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~295_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\RegFile_inst|regs~295_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX_inst6|RES[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[15]~19 .lut_mask = 16'hE2E2;
defparam \MUX_inst6|RES[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \ALU_inst|Add1~34 (
// Equation(s):
// \ALU_inst|Add1~34_combout  = (\MUX_inst6|RES[16]~18_combout  & (!\ALU_inst|Add1~33  & VCC)) # (!\MUX_inst6|RES[16]~18_combout  & (\ALU_inst|Add1~33  $ (GND)))
// \ALU_inst|Add1~35  = CARRY((!\MUX_inst6|RES[16]~18_combout  & !\ALU_inst|Add1~33 ))

	.dataa(\MUX_inst6|RES[16]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~33 ),
	.combout(\ALU_inst|Add1~34_combout ),
	.cout(\ALU_inst|Add1~35 ));
// synopsys translate_off
defparam \ALU_inst|Add1~34 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \ALU_inst|Add1~80 (
// Equation(s):
// \ALU_inst|Add1~80_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~34_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[16]~18_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\MUX_inst6|RES[16]~18_combout ),
	.datad(\ALU_inst|Add1~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~80 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \ALU_inst|Mux15~0 (
// Equation(s):
// \ALU_inst|Mux15~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~337_combout  & ((\ALU_inst|Add1~80_combout ) # (\VROM_inst10|Equal1~1_combout ))) # (!\RegFile_inst|regs~337_combout  & (\ALU_inst|Add1~80_combout  & 
// \VROM_inst10|Equal1~1_combout ))))

	.dataa(\RegFile_inst|regs~337_combout ),
	.datab(\ALU_inst|Add1~80_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \ALU_inst|Add2~32 (
// Equation(s):
// \ALU_inst|Add2~32_combout  = ((\ALU_inst|Add1~80_combout  $ (\RegFile_inst|regs~337_combout  $ (!\ALU_inst|Add2~31 )))) # (GND)
// \ALU_inst|Add2~33  = CARRY((\ALU_inst|Add1~80_combout  & ((\RegFile_inst|regs~337_combout ) # (!\ALU_inst|Add2~31 ))) # (!\ALU_inst|Add1~80_combout  & (\RegFile_inst|regs~337_combout  & !\ALU_inst|Add2~31 )))

	.dataa(\ALU_inst|Add1~80_combout ),
	.datab(\RegFile_inst|regs~337_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~31 ),
	.combout(\ALU_inst|Add2~32_combout ),
	.cout(\ALU_inst|Add2~33 ));
// synopsys translate_off
defparam \ALU_inst|Add2~32 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \ALU_inst|Mux15~1 (
// Equation(s):
// \ALU_inst|Mux15~1_combout  = (\ALU_inst|Mux15~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~32_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux15~0_combout ),
	.datad(\ALU_inst|Add2~32_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~1 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~336feeder (
// Equation(s):
// \VRAM_inst11|regs~336feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~293_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~336feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~336feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~336feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \VRAM_inst11|regs~336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~336 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \VRAM_inst11|regs~464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~464 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~208feeder (
// Equation(s):
// \VRAM_inst11|regs~208feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~293_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~208feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \VRAM_inst11|regs~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~208 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \VRAM_inst11|regs~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~80 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~664 (
// Equation(s):
// \VRAM_inst11|regs~664_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~208_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~80_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~208_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~80_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~664_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~664 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~665 (
// Equation(s):
// \VRAM_inst11|regs~665_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~664_combout  & ((\VRAM_inst11|regs~464_q ))) # (!\VRAM_inst11|regs~664_combout  & (\VRAM_inst11|regs~336_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~664_combout ))))

	.dataa(\VRAM_inst11|regs~336_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~464_q ),
	.datad(\VRAM_inst11|regs~664_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~665_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~665 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \VRAM_inst11|regs~272feeder (
// Equation(s):
// \VRAM_inst11|regs~272feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~293_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~272feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \VRAM_inst11|regs~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~272 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N27
dffeas \VRAM_inst11|regs~400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~400 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|regs~144feeder (
// Equation(s):
// \VRAM_inst11|regs~144feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~293_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~144feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \VRAM_inst11|regs~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~144 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \VRAM_inst11|regs~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~16 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \VRAM_inst11|regs~666 (
// Equation(s):
// \VRAM_inst11|regs~666_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~144_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~16_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~144_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~16_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~666_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~666 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \VRAM_inst11|regs~667 (
// Equation(s):
// \VRAM_inst11|regs~667_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~666_combout  & ((\VRAM_inst11|regs~400_q ))) # (!\VRAM_inst11|regs~666_combout  & (\VRAM_inst11|regs~272_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~666_combout ))))

	.dataa(\VRAM_inst11|regs~272_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~400_q ),
	.datad(\VRAM_inst11|regs~666_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~667_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~667 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~668 (
// Equation(s):
// \VRAM_inst11|regs~668_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~665_combout ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~667_combout  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~665_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~667_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~668_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~668 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~432feeder (
// Equation(s):
// \VRAM_inst11|regs~432feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~293_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~432feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \VRAM_inst11|regs~432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~432 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \VRAM_inst11|regs~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~176 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \VRAM_inst11|regs~304feeder (
// Equation(s):
// \VRAM_inst11|regs~304feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~293_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~304feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \VRAM_inst11|regs~304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~304 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \VRAM_inst11|regs~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~48 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \VRAM_inst11|regs~662 (
// Equation(s):
// \VRAM_inst11|regs~662_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~304_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~48_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~304_q ),
	.datac(\VRAM_inst11|regs~48_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~662_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~662 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \VRAM_inst11|regs~663 (
// Equation(s):
// \VRAM_inst11|regs~663_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~662_combout  & (\VRAM_inst11|regs~432_q )) # (!\VRAM_inst11|regs~662_combout  & ((\VRAM_inst11|regs~176_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~662_combout ))))

	.dataa(\VRAM_inst11|regs~432_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~176_q ),
	.datad(\VRAM_inst11|regs~662_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~663_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~663 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~240feeder (
// Equation(s):
// \VRAM_inst11|regs~240feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~293_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~240feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \VRAM_inst11|regs~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~240 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \VRAM_inst11|regs~496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~496 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \VRAM_inst11|regs~368feeder (
// Equation(s):
// \VRAM_inst11|regs~368feeder_combout  = \RegFile_inst|regs~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~293_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~368feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \VRAM_inst11|regs~368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~368 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \VRAM_inst11|regs~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~293_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~112 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~669 (
// Equation(s):
// \VRAM_inst11|regs~669_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~368_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~112_q )))))

	.dataa(\VRAM_inst11|regs~368_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~112_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~669_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~669 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \VRAM_inst11|regs~670 (
// Equation(s):
// \VRAM_inst11|regs~670_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~669_combout  & ((\VRAM_inst11|regs~496_q ))) # (!\VRAM_inst11|regs~669_combout  & (\VRAM_inst11|regs~240_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~669_combout ))))

	.dataa(\VRAM_inst11|regs~240_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~496_q ),
	.datad(\VRAM_inst11|regs~669_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~670_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~670 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~671 (
// Equation(s):
// \VRAM_inst11|regs~671_combout  = (\VRAM_inst11|regs~668_combout  & (((\VRAM_inst11|regs~670_combout ) # (!\ALU_inst|Mux31~1_combout )))) # (!\VRAM_inst11|regs~668_combout  & (\VRAM_inst11|regs~663_combout  & ((\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~668_combout ),
	.datab(\VRAM_inst11|regs~663_combout ),
	.datac(\VRAM_inst11|regs~670_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~671_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~671 .lut_mask = 16'hE4AA;
defparam \VRAM_inst11|regs~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \MUX_inst8|RES[16]~17 (
// Equation(s):
// \MUX_inst8|RES[16]~17_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~671_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux15~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux15~1_combout ),
	.datad(\VRAM_inst11|regs~671_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[16]~17 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \RegFile_inst|regs~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~48 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \RegFile_inst|regs~292 (
// Equation(s):
// \RegFile_inst|regs~292_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~48_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~16_q )))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~48_q ),
	.datac(\RegFile_inst|regs~16_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~292_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~292 .lut_mask = 16'hEE50;
defparam \RegFile_inst|regs~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \RegFile_inst|regs~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[16]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~112 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \RegFile_inst|regs~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~80 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \RegFile_inst|regs~293 (
// Equation(s):
// \RegFile_inst|regs~293_combout  = (\RegFile_inst|regs~292_combout  & ((\RegFile_inst|regs~112_q ) # ((!\VROM_inst10|DOUT [17])))) # (!\RegFile_inst|regs~292_combout  & (((\RegFile_inst|regs~80_q  & \VROM_inst10|DOUT [17]))))

	.dataa(\RegFile_inst|regs~292_combout ),
	.datab(\RegFile_inst|regs~112_q ),
	.datac(\RegFile_inst|regs~80_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~293_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~293 .lut_mask = 16'hD8AA;
defparam \RegFile_inst|regs~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \MUX_inst6|RES[16]~18 (
// Equation(s):
// \MUX_inst6|RES[16]~18_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~293_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|regs~293_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[16]~18 .lut_mask = 16'hEE44;
defparam \MUX_inst6|RES[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \ALU_inst|Add1~36 (
// Equation(s):
// \ALU_inst|Add1~36_combout  = (\MUX_inst6|RES[17]~17_combout  & ((\ALU_inst|Add1~35 ) # (GND))) # (!\MUX_inst6|RES[17]~17_combout  & (!\ALU_inst|Add1~35 ))
// \ALU_inst|Add1~37  = CARRY((\MUX_inst6|RES[17]~17_combout ) # (!\ALU_inst|Add1~35 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~35 ),
	.combout(\ALU_inst|Add1~36_combout ),
	.cout(\ALU_inst|Add1~37 ));
// synopsys translate_off
defparam \ALU_inst|Add1~36 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \ALU_inst|Add1~79 (
// Equation(s):
// \ALU_inst|Add1~79_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~36_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[17]~17_combout ))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(gnd),
	.datac(\MUX_inst6|RES[17]~17_combout ),
	.datad(\ALU_inst|Add1~36_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~79 .lut_mask = 16'hFA50;
defparam \ALU_inst|Add1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \RegFile_inst|regs~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~17 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \RegFile_inst|regs~336 (
// Equation(s):
// \RegFile_inst|regs~336_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~49_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~17_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\RegFile_inst|regs~49_q ),
	.datac(\RegFile_inst|regs~17_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~336_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~336 .lut_mask = 16'hD8D8;
defparam \RegFile_inst|regs~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \ALU_inst|Mux14~0 (
// Equation(s):
// \ALU_inst|Mux14~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\ALU_inst|Add1~79_combout  & ((\RegFile_inst|regs~336_combout ) # (\VROM_inst10|Equal1~1_combout ))) # (!\ALU_inst|Add1~79_combout  & (\RegFile_inst|regs~336_combout  & 
// \VROM_inst10|Equal1~1_combout ))))

	.dataa(\ALU_inst|Add1~79_combout ),
	.datab(\RegFile_inst|regs~336_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \ALU_inst|Add2~34 (
// Equation(s):
// \ALU_inst|Add2~34_combout  = (\RegFile_inst|regs~336_combout  & ((\ALU_inst|Add1~79_combout  & (\ALU_inst|Add2~33  & VCC)) # (!\ALU_inst|Add1~79_combout  & (!\ALU_inst|Add2~33 )))) # (!\RegFile_inst|regs~336_combout  & ((\ALU_inst|Add1~79_combout  & 
// (!\ALU_inst|Add2~33 )) # (!\ALU_inst|Add1~79_combout  & ((\ALU_inst|Add2~33 ) # (GND)))))
// \ALU_inst|Add2~35  = CARRY((\RegFile_inst|regs~336_combout  & (!\ALU_inst|Add1~79_combout  & !\ALU_inst|Add2~33 )) # (!\RegFile_inst|regs~336_combout  & ((!\ALU_inst|Add2~33 ) # (!\ALU_inst|Add1~79_combout ))))

	.dataa(\RegFile_inst|regs~336_combout ),
	.datab(\ALU_inst|Add1~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~33 ),
	.combout(\ALU_inst|Add2~34_combout ),
	.cout(\ALU_inst|Add2~35 ));
// synopsys translate_off
defparam \ALU_inst|Add2~34 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \ALU_inst|Mux14~1 (
// Equation(s):
// \ALU_inst|Mux14~1_combout  = (\ALU_inst|Mux14~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~34_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux14~0_combout ),
	.datad(\ALU_inst|Add2~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~1 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \VRAM_inst11|regs~497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~497 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \VRAM_inst11|regs~465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~465 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~433feeder (
// Equation(s):
// \VRAM_inst11|regs~433feeder_combout  = \RegFile_inst|regs~291_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~291_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~433feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \VRAM_inst11|regs~433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~433 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \VRAM_inst11|regs~401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~401 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \VRAM_inst11|regs~659 (
// Equation(s):
// \VRAM_inst11|regs~659_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~433_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~401_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~433_q ),
	.datac(\VRAM_inst11|regs~401_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~659_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~659 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \VRAM_inst11|regs~660 (
// Equation(s):
// \VRAM_inst11|regs~660_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~659_combout  & (\VRAM_inst11|regs~497_q )) # (!\VRAM_inst11|regs~659_combout  & ((\VRAM_inst11|regs~465_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~659_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~497_q ),
	.datac(\VRAM_inst11|regs~465_q ),
	.datad(\VRAM_inst11|regs~659_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~660_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~660 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \VRAM_inst11|regs~241feeder (
// Equation(s):
// \VRAM_inst11|regs~241feeder_combout  = \RegFile_inst|regs~291_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~291_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~241feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \VRAM_inst11|regs~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~241 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \VRAM_inst11|regs~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~209 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \VRAM_inst11|regs~177feeder (
// Equation(s):
// \VRAM_inst11|regs~177feeder_combout  = \RegFile_inst|regs~291_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~291_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~177feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \VRAM_inst11|regs~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~177 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \VRAM_inst11|regs~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~145 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~652 (
// Equation(s):
// \VRAM_inst11|regs~652_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~177_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~145_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~177_q ),
	.datac(\VRAM_inst11|regs~145_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~652_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~652 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \VRAM_inst11|regs~653 (
// Equation(s):
// \VRAM_inst11|regs~653_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~652_combout  & (\VRAM_inst11|regs~241_q )) # (!\VRAM_inst11|regs~652_combout  & ((\VRAM_inst11|regs~209_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~652_combout ))))

	.dataa(\VRAM_inst11|regs~241_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~209_q ),
	.datad(\VRAM_inst11|regs~652_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~653_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~653 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \VRAM_inst11|regs~305feeder (
// Equation(s):
// \VRAM_inst11|regs~305feeder_combout  = \RegFile_inst|regs~291_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~291_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~305feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \VRAM_inst11|regs~305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~305 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \VRAM_inst11|regs~369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~369 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~337feeder (
// Equation(s):
// \VRAM_inst11|regs~337feeder_combout  = \RegFile_inst|regs~291_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~291_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~337feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \VRAM_inst11|regs~337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~337 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \VRAM_inst11|regs~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~273 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~654 (
// Equation(s):
// \VRAM_inst11|regs~654_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~337_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~273_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~337_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~273_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~654_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~654 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \VRAM_inst11|regs~655 (
// Equation(s):
// \VRAM_inst11|regs~655_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~654_combout  & ((\VRAM_inst11|regs~369_q ))) # (!\VRAM_inst11|regs~654_combout  & (\VRAM_inst11|regs~305_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~654_combout ))))

	.dataa(\VRAM_inst11|regs~305_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~369_q ),
	.datad(\VRAM_inst11|regs~654_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~655_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~655 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~49feeder (
// Equation(s):
// \VRAM_inst11|regs~49feeder_combout  = \RegFile_inst|regs~291_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~291_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~49feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \VRAM_inst11|regs~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~49 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \VRAM_inst11|regs~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~113 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~81feeder (
// Equation(s):
// \VRAM_inst11|regs~81feeder_combout  = \RegFile_inst|regs~291_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~291_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~81feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \VRAM_inst11|regs~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~81 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \VRAM_inst11|regs~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~291_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~17 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~656 (
// Equation(s):
// \VRAM_inst11|regs~656_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~81_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~17_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~81_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~17_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~656_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~656 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \VRAM_inst11|regs~657 (
// Equation(s):
// \VRAM_inst11|regs~657_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~656_combout  & ((\VRAM_inst11|regs~113_q ))) # (!\VRAM_inst11|regs~656_combout  & (\VRAM_inst11|regs~49_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~656_combout ))))

	.dataa(\VRAM_inst11|regs~49_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~113_q ),
	.datad(\VRAM_inst11|regs~656_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~657_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~657 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~658 (
// Equation(s):
// \VRAM_inst11|regs~658_combout  = (\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout ) # ((\VRAM_inst11|regs~655_combout )))) # (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~657_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~655_combout ),
	.datad(\VRAM_inst11|regs~657_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~658_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~658 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~661 (
// Equation(s):
// \VRAM_inst11|regs~661_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~658_combout  & (\VRAM_inst11|regs~660_combout )) # (!\VRAM_inst11|regs~658_combout  & ((\VRAM_inst11|regs~653_combout ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~658_combout ))))

	.dataa(\VRAM_inst11|regs~660_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~653_combout ),
	.datad(\VRAM_inst11|regs~658_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~661_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~661 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \MUX_inst8|RES[17]~16 (
// Equation(s):
// \MUX_inst8|RES[17]~16_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~661_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux14~1_combout ))

	.dataa(\ALU_inst|Mux14~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~661_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[17]~16 .lut_mask = 16'h3A0A;
defparam \MUX_inst8|RES[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \RegFile_inst|regs~49feeder (
// Equation(s):
// \RegFile_inst|regs~49feeder_combout  = \MUX_inst8|RES[17]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[17]~16_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~49feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \RegFile_inst|regs~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~49 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \RegFile_inst|regs~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[17]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~113 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \RegFile_inst|regs~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[17]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~81 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \RegFile_inst|regs~290 (
// Equation(s):
// \RegFile_inst|regs~290_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~81_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~17_q ))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~17_q ),
	.datac(\RegFile_inst|regs~81_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~290_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~290 .lut_mask = 16'hFA44;
defparam \RegFile_inst|regs~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \RegFile_inst|regs~291 (
// Equation(s):
// \RegFile_inst|regs~291_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~290_combout  & ((\RegFile_inst|regs~113_q ))) # (!\RegFile_inst|regs~290_combout  & (\RegFile_inst|regs~49_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~290_combout ))))

	.dataa(\RegFile_inst|regs~49_q ),
	.datab(\RegFile_inst|regs~113_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~290_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~291_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~291 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \MUX_inst6|RES[17]~17 (
// Equation(s):
// \MUX_inst6|RES[17]~17_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~291_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~291_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[17]~17 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \ALU_inst|Add1~38 (
// Equation(s):
// \ALU_inst|Add1~38_combout  = (\MUX_inst6|RES[18]~16_combout  & (!\ALU_inst|Add1~37  & VCC)) # (!\MUX_inst6|RES[18]~16_combout  & (\ALU_inst|Add1~37  $ (GND)))
// \ALU_inst|Add1~39  = CARRY((!\MUX_inst6|RES[18]~16_combout  & !\ALU_inst|Add1~37 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[18]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~37 ),
	.combout(\ALU_inst|Add1~38_combout ),
	.cout(\ALU_inst|Add1~39 ));
// synopsys translate_off
defparam \ALU_inst|Add1~38 .lut_mask = 16'h3C03;
defparam \ALU_inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \ALU_inst|Add1~78 (
// Equation(s):
// \ALU_inst|Add1~78_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~38_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[18]~16_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[18]~16_combout ),
	.datac(\ALU_inst|Add1~38_combout ),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~78 .lut_mask = 16'hF0CC;
defparam \ALU_inst|Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \ALU_inst|Add2~36 (
// Equation(s):
// \ALU_inst|Add2~36_combout  = ((\RegFile_inst|regs~335_combout  $ (\ALU_inst|Add1~78_combout  $ (!\ALU_inst|Add2~35 )))) # (GND)
// \ALU_inst|Add2~37  = CARRY((\RegFile_inst|regs~335_combout  & ((\ALU_inst|Add1~78_combout ) # (!\ALU_inst|Add2~35 ))) # (!\RegFile_inst|regs~335_combout  & (\ALU_inst|Add1~78_combout  & !\ALU_inst|Add2~35 )))

	.dataa(\RegFile_inst|regs~335_combout ),
	.datab(\ALU_inst|Add1~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~35 ),
	.combout(\ALU_inst|Add2~36_combout ),
	.cout(\ALU_inst|Add2~37 ));
// synopsys translate_off
defparam \ALU_inst|Add2~36 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \ALU_inst|Mux13~0 (
// Equation(s):
// \ALU_inst|Mux13~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~335_combout ) # (\ALU_inst|Add1~78_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~335_combout  & 
// \ALU_inst|Add1~78_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\RegFile_inst|regs~335_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~78_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \ALU_inst|Mux13~1 (
// Equation(s):
// \ALU_inst|Mux13~1_combout  = (\ALU_inst|Mux13~0_combout ) # ((\ALU_inst|Add2~36_combout  & (\Controller_inst2|Selector1~0_combout  & !\VROM_inst10|Equal1~1_combout )))

	.dataa(\ALU_inst|Add2~36_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux13~0_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~1 .lut_mask = 16'hF0F8;
defparam \ALU_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \MUX_inst8|RES[18]~15 (
// Equation(s):
// \MUX_inst8|RES[18]~15_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & (\VRAM_inst11|regs~651_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux13~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\VRAM_inst11|regs~651_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\ALU_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[18]~15 .lut_mask = 16'h4F40;
defparam \MUX_inst8|RES[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \RegFile_inst|regs~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[18]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~114 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \RegFile_inst|regs~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[18]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~82 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \RegFile_inst|regs~288 (
// Equation(s):
// \RegFile_inst|regs~288_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~50_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~18_q )))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~50_q ),
	.datac(\RegFile_inst|regs~18_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~288_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~288 .lut_mask = 16'hEE50;
defparam \RegFile_inst|regs~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \RegFile_inst|regs~289 (
// Equation(s):
// \RegFile_inst|regs~289_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~288_combout  & (\RegFile_inst|regs~114_q )) # (!\RegFile_inst|regs~288_combout  & ((\RegFile_inst|regs~82_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~288_combout ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~114_q ),
	.datac(\RegFile_inst|regs~82_q ),
	.datad(\RegFile_inst|regs~288_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~289_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~289 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|regs~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \MUX_inst6|RES[18]~16 (
// Equation(s):
// \MUX_inst6|RES[18]~16_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~289_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|regs~289_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[18]~16 .lut_mask = 16'hEE44;
defparam \MUX_inst6|RES[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \ALU_inst|Add1~40 (
// Equation(s):
// \ALU_inst|Add1~40_combout  = (\MUX_inst6|RES[19]~15_combout  & ((\ALU_inst|Add1~39 ) # (GND))) # (!\MUX_inst6|RES[19]~15_combout  & (!\ALU_inst|Add1~39 ))
// \ALU_inst|Add1~41  = CARRY((\MUX_inst6|RES[19]~15_combout ) # (!\ALU_inst|Add1~39 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[19]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~39 ),
	.combout(\ALU_inst|Add1~40_combout ),
	.cout(\ALU_inst|Add1~41 ));
// synopsys translate_off
defparam \ALU_inst|Add1~40 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \ALU_inst|Add1~77 (
// Equation(s):
// \ALU_inst|Add1~77_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~40_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[19]~15_combout ))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(\MUX_inst6|RES[19]~15_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Add1~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~77 .lut_mask = 16'hEE44;
defparam \ALU_inst|Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \RegFile_inst|regs~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~19 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \RegFile_inst|regs~51feeder (
// Equation(s):
// \RegFile_inst|regs~51feeder_combout  = \MUX_inst8|RES[19]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[19]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~51feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \RegFile_inst|regs~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~51 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \RegFile_inst|regs~334 (
// Equation(s):
// \RegFile_inst|regs~334_combout  = (\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~51_q ))) # (!\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~19_q ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\RegFile_inst|regs~19_q ),
	.datad(\RegFile_inst|regs~51_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~334_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~334 .lut_mask = 16'hFC30;
defparam \RegFile_inst|regs~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \ALU_inst|Add2~38 (
// Equation(s):
// \ALU_inst|Add2~38_combout  = (\ALU_inst|Add1~77_combout  & ((\RegFile_inst|regs~334_combout  & (\ALU_inst|Add2~37  & VCC)) # (!\RegFile_inst|regs~334_combout  & (!\ALU_inst|Add2~37 )))) # (!\ALU_inst|Add1~77_combout  & ((\RegFile_inst|regs~334_combout  & 
// (!\ALU_inst|Add2~37 )) # (!\RegFile_inst|regs~334_combout  & ((\ALU_inst|Add2~37 ) # (GND)))))
// \ALU_inst|Add2~39  = CARRY((\ALU_inst|Add1~77_combout  & (!\RegFile_inst|regs~334_combout  & !\ALU_inst|Add2~37 )) # (!\ALU_inst|Add1~77_combout  & ((!\ALU_inst|Add2~37 ) # (!\RegFile_inst|regs~334_combout ))))

	.dataa(\ALU_inst|Add1~77_combout ),
	.datab(\RegFile_inst|regs~334_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~37 ),
	.combout(\ALU_inst|Add2~38_combout ),
	.cout(\ALU_inst|Add2~39 ));
// synopsys translate_off
defparam \ALU_inst|Add2~38 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \ALU_inst|Mux12~0 (
// Equation(s):
// \ALU_inst|Mux12~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~334_combout ) # (\ALU_inst|Add1~77_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~334_combout  & 
// \ALU_inst|Add1~77_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\RegFile_inst|regs~334_combout ),
	.datad(\ALU_inst|Add1~77_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~0 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \ALU_inst|Mux12~1 (
// Equation(s):
// \ALU_inst|Mux12~1_combout  = (\ALU_inst|Mux12~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~38_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Add2~38_combout ),
	.datad(\ALU_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~1 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \MUX_inst8|RES[19]~14 (
// Equation(s):
// \MUX_inst8|RES[19]~14_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & (\VRAM_inst11|regs~641_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux12~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VRAM_inst11|regs~641_combout ),
	.datad(\ALU_inst|Mux12~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[19]~14 .lut_mask = 16'h7520;
defparam \MUX_inst8|RES[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \RegFile_inst|regs~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[19]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~115 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \RegFile_inst|regs~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[19]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~83 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \RegFile_inst|regs~286 (
// Equation(s):
// \RegFile_inst|regs~286_combout  = (\VROM_inst10|DOUT [17] & (((\RegFile_inst|regs~83_q ) # (\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~19_q  & ((!\VROM_inst10|DOUT~1_combout ))))

	.dataa(\RegFile_inst|regs~19_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~83_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~286_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~286 .lut_mask = 16'hCCE2;
defparam \RegFile_inst|regs~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \RegFile_inst|regs~287 (
// Equation(s):
// \RegFile_inst|regs~287_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~286_combout  & (\RegFile_inst|regs~115_q )) # (!\RegFile_inst|regs~286_combout  & ((\RegFile_inst|regs~51_q ))))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~286_combout ))))

	.dataa(\RegFile_inst|regs~115_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~51_q ),
	.datad(\RegFile_inst|regs~286_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~287_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~287 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|regs~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \MUX_inst6|RES[19]~15 (
// Equation(s):
// \MUX_inst6|RES[19]~15_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~287_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~287_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[19]~15 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \ALU_inst|Add1~42 (
// Equation(s):
// \ALU_inst|Add1~42_combout  = (\MUX_inst6|RES[20]~14_combout  & (!\ALU_inst|Add1~41  & VCC)) # (!\MUX_inst6|RES[20]~14_combout  & (\ALU_inst|Add1~41  $ (GND)))
// \ALU_inst|Add1~43  = CARRY((!\MUX_inst6|RES[20]~14_combout  & !\ALU_inst|Add1~41 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[20]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~41 ),
	.combout(\ALU_inst|Add1~42_combout ),
	.cout(\ALU_inst|Add1~43 ));
// synopsys translate_off
defparam \ALU_inst|Add1~42 .lut_mask = 16'h3C03;
defparam \ALU_inst|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \ALU_inst|Add1~76 (
// Equation(s):
// \ALU_inst|Add1~76_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~42_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[20]~14_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\MUX_inst6|RES[20]~14_combout ),
	.datad(\ALU_inst|Add1~42_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~76 .lut_mask = 16'hFC30;
defparam \ALU_inst|Add1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \RegFile_inst|regs~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~52 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \RegFile_inst|regs~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~20 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \RegFile_inst|regs~333 (
// Equation(s):
// \RegFile_inst|regs~333_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~52_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~20_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~52_q ),
	.datad(\RegFile_inst|regs~20_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~333_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~333 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \ALU_inst|Add2~40 (
// Equation(s):
// \ALU_inst|Add2~40_combout  = ((\ALU_inst|Add1~76_combout  $ (\RegFile_inst|regs~333_combout  $ (!\ALU_inst|Add2~39 )))) # (GND)
// \ALU_inst|Add2~41  = CARRY((\ALU_inst|Add1~76_combout  & ((\RegFile_inst|regs~333_combout ) # (!\ALU_inst|Add2~39 ))) # (!\ALU_inst|Add1~76_combout  & (\RegFile_inst|regs~333_combout  & !\ALU_inst|Add2~39 )))

	.dataa(\ALU_inst|Add1~76_combout ),
	.datab(\RegFile_inst|regs~333_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~39 ),
	.combout(\ALU_inst|Add2~40_combout ),
	.cout(\ALU_inst|Add2~41 ));
// synopsys translate_off
defparam \ALU_inst|Add2~40 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \ALU_inst|Mux11~0 (
// Equation(s):
// \ALU_inst|Mux11~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~333_combout  & ((\ALU_inst|Add1~76_combout ) # (\VROM_inst10|Equal1~1_combout ))) # (!\RegFile_inst|regs~333_combout  & (\ALU_inst|Add1~76_combout  & 
// \VROM_inst10|Equal1~1_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\RegFile_inst|regs~333_combout ),
	.datac(\ALU_inst|Add1~76_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \ALU_inst|Mux11~1 (
// Equation(s):
// \ALU_inst|Mux11~1_combout  = (\ALU_inst|Mux11~0_combout ) # ((\ALU_inst|Add2~40_combout  & (\Controller_inst2|Selector1~0_combout  & !\VROM_inst10|Equal1~1_combout )))

	.dataa(\ALU_inst|Add2~40_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~1 .lut_mask = 16'hFF08;
defparam \ALU_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \MUX_inst8|RES[20]~13 (
// Equation(s):
// \MUX_inst8|RES[20]~13_combout  = (\Controller_inst2|Decoder1~1_combout  & (\VRAM_inst11|regs~631_combout  & (!\VROM_inst10|Equal2~0_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux11~1_combout ))))

	.dataa(\VRAM_inst11|regs~631_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\ALU_inst|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[20]~13 .lut_mask = 16'h3B08;
defparam \MUX_inst8|RES[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \RegFile_inst|regs~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[20]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~116 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \RegFile_inst|regs~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[20]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~84 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \RegFile_inst|regs~284 (
// Equation(s):
// \RegFile_inst|regs~284_combout  = (\VROM_inst10|DOUT [17] & (((\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~52_q )) # (!\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~20_q )))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~52_q ),
	.datac(\RegFile_inst|regs~20_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~284_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~284 .lut_mask = 16'hEE50;
defparam \RegFile_inst|regs~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \RegFile_inst|regs~285 (
// Equation(s):
// \RegFile_inst|regs~285_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~284_combout  & (\RegFile_inst|regs~116_q )) # (!\RegFile_inst|regs~284_combout  & ((\RegFile_inst|regs~84_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~284_combout ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~116_q ),
	.datac(\RegFile_inst|regs~84_q ),
	.datad(\RegFile_inst|regs~284_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~285_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~285 .lut_mask = 16'hDDA0;
defparam \RegFile_inst|regs~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \MUX_inst6|RES[20]~14 (
// Equation(s):
// \MUX_inst6|RES[20]~14_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~285_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(gnd),
	.datad(\RegFile_inst|regs~285_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[20]~14 .lut_mask = 16'hEE44;
defparam \MUX_inst6|RES[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \ALU_inst|Add1~44 (
// Equation(s):
// \ALU_inst|Add1~44_combout  = (\MUX_inst6|RES[21]~13_combout  & ((\ALU_inst|Add1~43 ) # (GND))) # (!\MUX_inst6|RES[21]~13_combout  & (!\ALU_inst|Add1~43 ))
// \ALU_inst|Add1~45  = CARRY((\MUX_inst6|RES[21]~13_combout ) # (!\ALU_inst|Add1~43 ))

	.dataa(\MUX_inst6|RES[21]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~43 ),
	.combout(\ALU_inst|Add1~44_combout ),
	.cout(\ALU_inst|Add1~45 ));
// synopsys translate_off
defparam \ALU_inst|Add1~44 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \ALU_inst|Add1~75 (
// Equation(s):
// \ALU_inst|Add1~75_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~44_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[21]~13_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[21]~13_combout ),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~75 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \RegFile_inst|regs~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~21 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \RegFile_inst|regs~332 (
// Equation(s):
// \RegFile_inst|regs~332_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~53_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~21_q )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs~53_q ),
	.datac(\RegFile_inst|regs~21_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~332_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~332 .lut_mask = 16'hCCF0;
defparam \RegFile_inst|regs~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \ALU_inst|Add2~42 (
// Equation(s):
// \ALU_inst|Add2~42_combout  = (\ALU_inst|Add1~75_combout  & ((\RegFile_inst|regs~332_combout  & (\ALU_inst|Add2~41  & VCC)) # (!\RegFile_inst|regs~332_combout  & (!\ALU_inst|Add2~41 )))) # (!\ALU_inst|Add1~75_combout  & ((\RegFile_inst|regs~332_combout  & 
// (!\ALU_inst|Add2~41 )) # (!\RegFile_inst|regs~332_combout  & ((\ALU_inst|Add2~41 ) # (GND)))))
// \ALU_inst|Add2~43  = CARRY((\ALU_inst|Add1~75_combout  & (!\RegFile_inst|regs~332_combout  & !\ALU_inst|Add2~41 )) # (!\ALU_inst|Add1~75_combout  & ((!\ALU_inst|Add2~41 ) # (!\RegFile_inst|regs~332_combout ))))

	.dataa(\ALU_inst|Add1~75_combout ),
	.datab(\RegFile_inst|regs~332_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~41 ),
	.combout(\ALU_inst|Add2~42_combout ),
	.cout(\ALU_inst|Add2~43 ));
// synopsys translate_off
defparam \ALU_inst|Add2~42 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \ALU_inst|Mux10~0 (
// Equation(s):
// \ALU_inst|Mux10~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~332_combout ) # (\ALU_inst|Add1~75_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~332_combout  & 
// \ALU_inst|Add1~75_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\RegFile_inst|regs~332_combout ),
	.datac(\ALU_inst|Add1~75_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~0 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \ALU_inst|Mux10~1 (
// Equation(s):
// \ALU_inst|Mux10~1_combout  = (\ALU_inst|Mux10~0_combout ) # ((\ALU_inst|Add2~42_combout  & (\Controller_inst2|Selector1~0_combout  & !\VROM_inst10|Equal1~1_combout )))

	.dataa(\ALU_inst|Add2~42_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~1 .lut_mask = 16'hFF08;
defparam \ALU_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \VRAM_inst11|regs~501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~501 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \VRAM_inst11|regs~469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~469 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~437feeder (
// Equation(s):
// \VRAM_inst11|regs~437feeder_combout  = \RegFile_inst|regs~283_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~283_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~437feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~437feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~437feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \VRAM_inst11|regs~437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~437 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \VRAM_inst11|regs~405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~405 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \VRAM_inst11|regs~619 (
// Equation(s):
// \VRAM_inst11|regs~619_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~437_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~405_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~437_q ),
	.datac(\VRAM_inst11|regs~405_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~619_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~619 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~620 (
// Equation(s):
// \VRAM_inst11|regs~620_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~619_combout  & (\VRAM_inst11|regs~501_q )) # (!\VRAM_inst11|regs~619_combout  & ((\VRAM_inst11|regs~469_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~619_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~501_q ),
	.datac(\VRAM_inst11|regs~469_q ),
	.datad(\VRAM_inst11|regs~619_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~620_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~620 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~245feeder (
// Equation(s):
// \VRAM_inst11|regs~245feeder_combout  = \RegFile_inst|regs~283_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~283_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~245feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \VRAM_inst11|regs~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~245 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \VRAM_inst11|regs~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~213 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \VRAM_inst11|regs~181feeder (
// Equation(s):
// \VRAM_inst11|regs~181feeder_combout  = \RegFile_inst|regs~283_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~283_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~181feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \VRAM_inst11|regs~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~181 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \VRAM_inst11|regs~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~149 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~612 (
// Equation(s):
// \VRAM_inst11|regs~612_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~181_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~149_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~181_q ),
	.datac(\VRAM_inst11|regs~149_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~612_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~612 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \VRAM_inst11|regs~613 (
// Equation(s):
// \VRAM_inst11|regs~613_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~612_combout  & (\VRAM_inst11|regs~245_q )) # (!\VRAM_inst11|regs~612_combout  & ((\VRAM_inst11|regs~213_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~612_combout ))))

	.dataa(\VRAM_inst11|regs~245_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~213_q ),
	.datad(\VRAM_inst11|regs~612_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~613_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~613 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \VRAM_inst11|regs~309feeder (
// Equation(s):
// \VRAM_inst11|regs~309feeder_combout  = \RegFile_inst|regs~283_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~283_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~309feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \VRAM_inst11|regs~309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~309 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \VRAM_inst11|regs~373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~373 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \VRAM_inst11|regs~341feeder (
// Equation(s):
// \VRAM_inst11|regs~341feeder_combout  = \RegFile_inst|regs~283_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~283_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~341feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~341feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~341feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \VRAM_inst11|regs~341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~341 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \VRAM_inst11|regs~277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~277 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \VRAM_inst11|regs~614 (
// Equation(s):
// \VRAM_inst11|regs~614_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~341_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~277_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~341_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~277_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~614_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~614 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~615 (
// Equation(s):
// \VRAM_inst11|regs~615_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~614_combout  & ((\VRAM_inst11|regs~373_q ))) # (!\VRAM_inst11|regs~614_combout  & (\VRAM_inst11|regs~309_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~614_combout ))))

	.dataa(\VRAM_inst11|regs~309_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~373_q ),
	.datad(\VRAM_inst11|regs~614_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~615_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~615 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~53feeder (
// Equation(s):
// \VRAM_inst11|regs~53feeder_combout  = \RegFile_inst|regs~283_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~283_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~53feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \VRAM_inst11|regs~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~53 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \VRAM_inst11|regs~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~117 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \VRAM_inst11|regs~85feeder (
// Equation(s):
// \VRAM_inst11|regs~85feeder_combout  = \RegFile_inst|regs~283_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~283_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~85feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \VRAM_inst11|regs~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~85 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \VRAM_inst11|regs~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~283_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~21 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~616 (
// Equation(s):
// \VRAM_inst11|regs~616_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~85_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~21_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~85_q ),
	.datac(\VRAM_inst11|regs~21_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~616_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~616 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~617 (
// Equation(s):
// \VRAM_inst11|regs~617_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~616_combout  & ((\VRAM_inst11|regs~117_q ))) # (!\VRAM_inst11|regs~616_combout  & (\VRAM_inst11|regs~53_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~616_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~53_q ),
	.datac(\VRAM_inst11|regs~117_q ),
	.datad(\VRAM_inst11|regs~616_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~617_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~617 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~618 (
// Equation(s):
// \VRAM_inst11|regs~618_combout  = (\ALU_inst|Mux29~1_combout  & (\ALU_inst|Mux28~1_combout )) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~615_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~617_combout 
// )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~615_combout ),
	.datad(\VRAM_inst11|regs~617_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~618_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~618 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~621 (
// Equation(s):
// \VRAM_inst11|regs~621_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~618_combout  & (\VRAM_inst11|regs~620_combout )) # (!\VRAM_inst11|regs~618_combout  & ((\VRAM_inst11|regs~613_combout ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~618_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~620_combout ),
	.datac(\VRAM_inst11|regs~613_combout ),
	.datad(\VRAM_inst11|regs~618_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~621_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~621 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \MUX_inst8|RES[21]~12 (
// Equation(s):
// \MUX_inst8|RES[21]~12_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~621_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux10~1_combout ))

	.dataa(\ALU_inst|Mux10~1_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~621_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[21]~12 .lut_mask = 16'h2E22;
defparam \MUX_inst8|RES[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \RegFile_inst|regs~53feeder (
// Equation(s):
// \RegFile_inst|regs~53feeder_combout  = \MUX_inst8|RES[21]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[21]~12_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~53feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \RegFile_inst|regs~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~53 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \RegFile_inst|regs~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[21]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~117 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \RegFile_inst|regs~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[21]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~85 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \RegFile_inst|regs~282 (
// Equation(s):
// \RegFile_inst|regs~282_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~85_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~21_q ))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~21_q ),
	.datac(\RegFile_inst|regs~85_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~282_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~282 .lut_mask = 16'hFA44;
defparam \RegFile_inst|regs~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \RegFile_inst|regs~283 (
// Equation(s):
// \RegFile_inst|regs~283_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~282_combout  & ((\RegFile_inst|regs~117_q ))) # (!\RegFile_inst|regs~282_combout  & (\RegFile_inst|regs~53_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~282_combout ))))

	.dataa(\RegFile_inst|regs~53_q ),
	.datab(\RegFile_inst|regs~117_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~282_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~283_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~283 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \MUX_inst6|RES[21]~13 (
// Equation(s):
// \MUX_inst6|RES[21]~13_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~283_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\RegFile_inst|regs~283_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX_inst6|RES[21]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[21]~13 .lut_mask = 16'hE2E2;
defparam \MUX_inst6|RES[21]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \ALU_inst|Add1~46 (
// Equation(s):
// \ALU_inst|Add1~46_combout  = (\MUX_inst6|RES[22]~12_combout  & (!\ALU_inst|Add1~45  & VCC)) # (!\MUX_inst6|RES[22]~12_combout  & (\ALU_inst|Add1~45  $ (GND)))
// \ALU_inst|Add1~47  = CARRY((!\MUX_inst6|RES[22]~12_combout  & !\ALU_inst|Add1~45 ))

	.dataa(\MUX_inst6|RES[22]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~45 ),
	.combout(\ALU_inst|Add1~46_combout ),
	.cout(\ALU_inst|Add1~47 ));
// synopsys translate_off
defparam \ALU_inst|Add1~46 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \ALU_inst|Add1~74 (
// Equation(s):
// \ALU_inst|Add1~74_combout  = (\Controller_inst2|Selector4~0_combout  & (\ALU_inst|Add1~46_combout )) # (!\Controller_inst2|Selector4~0_combout  & ((\MUX_inst6|RES[22]~12_combout )))

	.dataa(gnd),
	.datab(\Controller_inst2|Selector4~0_combout ),
	.datac(\ALU_inst|Add1~46_combout ),
	.datad(\MUX_inst6|RES[22]~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~74 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \ALU_inst|Mux9~0 (
// Equation(s):
// \ALU_inst|Mux9~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~331_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~74_combout ))) # (!\RegFile_inst|regs~331_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~74_combout ))))

	.dataa(\RegFile_inst|regs~331_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add1~74_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~0 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \ALU_inst|Add2~44 (
// Equation(s):
// \ALU_inst|Add2~44_combout  = ((\RegFile_inst|regs~331_combout  $ (\ALU_inst|Add1~74_combout  $ (!\ALU_inst|Add2~43 )))) # (GND)
// \ALU_inst|Add2~45  = CARRY((\RegFile_inst|regs~331_combout  & ((\ALU_inst|Add1~74_combout ) # (!\ALU_inst|Add2~43 ))) # (!\RegFile_inst|regs~331_combout  & (\ALU_inst|Add1~74_combout  & !\ALU_inst|Add2~43 )))

	.dataa(\RegFile_inst|regs~331_combout ),
	.datab(\ALU_inst|Add1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~43 ),
	.combout(\ALU_inst|Add2~44_combout ),
	.cout(\ALU_inst|Add2~45 ));
// synopsys translate_off
defparam \ALU_inst|Add2~44 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \ALU_inst|Mux9~1 (
// Equation(s):
// \ALU_inst|Mux9~1_combout  = (\ALU_inst|Mux9~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~44_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux9~0_combout ),
	.datad(\ALU_inst|Add2~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~1 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~470feeder (
// Equation(s):
// \VRAM_inst11|regs~470feeder_combout  = \RegFile_inst|regs~281_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~281_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~470feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \VRAM_inst11|regs~470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~470 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \VRAM_inst11|regs~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~214 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~342feeder (
// Equation(s):
// \VRAM_inst11|regs~342feeder_combout  = \RegFile_inst|regs~281_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~281_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~342feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~342feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~342feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \VRAM_inst11|regs~342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~342 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \VRAM_inst11|regs~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~86 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~602 (
// Equation(s):
// \VRAM_inst11|regs~602_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~342_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~86_q )))))

	.dataa(\VRAM_inst11|regs~342_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~86_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~602_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~602 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|regs~603 (
// Equation(s):
// \VRAM_inst11|regs~603_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~602_combout  & (\VRAM_inst11|regs~470_q )) # (!\VRAM_inst11|regs~602_combout  & ((\VRAM_inst11|regs~214_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~602_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~470_q ),
	.datac(\VRAM_inst11|regs~214_q ),
	.datad(\VRAM_inst11|regs~602_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~603_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~603 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \VRAM_inst11|regs~502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~502 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \VRAM_inst11|regs~374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~374 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~246feeder (
// Equation(s):
// \VRAM_inst11|regs~246feeder_combout  = \RegFile_inst|regs~281_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~281_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~246feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \VRAM_inst11|regs~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~246 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \VRAM_inst11|regs~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~118 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~609 (
// Equation(s):
// \VRAM_inst11|regs~609_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~246_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~118_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~246_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~118_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~609_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~609 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \VRAM_inst11|regs~610 (
// Equation(s):
// \VRAM_inst11|regs~610_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~609_combout  & (\VRAM_inst11|regs~502_q )) # (!\VRAM_inst11|regs~609_combout  & ((\VRAM_inst11|regs~374_q ))))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~609_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~502_q ),
	.datac(\VRAM_inst11|regs~374_q ),
	.datad(\VRAM_inst11|regs~609_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~610_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~610 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \VRAM_inst11|regs~310feeder (
// Equation(s):
// \VRAM_inst11|regs~310feeder_combout  = \RegFile_inst|regs~281_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~281_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~310feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \VRAM_inst11|regs~310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~310 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \VRAM_inst11|regs~438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~438 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \VRAM_inst11|regs~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~54 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \VRAM_inst11|regs~182feeder (
// Equation(s):
// \VRAM_inst11|regs~182feeder_combout  = \RegFile_inst|regs~281_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~281_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~182feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \VRAM_inst11|regs~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~182 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~604 (
// Equation(s):
// \VRAM_inst11|regs~604_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~182_q ))) # (!\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~54_q ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~54_q ),
	.datad(\VRAM_inst11|regs~182_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~604_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~604 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~605 (
// Equation(s):
// \VRAM_inst11|regs~605_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~604_combout  & ((\VRAM_inst11|regs~438_q ))) # (!\VRAM_inst11|regs~604_combout  & (\VRAM_inst11|regs~310_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~604_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~310_q ),
	.datac(\VRAM_inst11|regs~438_q ),
	.datad(\VRAM_inst11|regs~604_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~605_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~605 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~150feeder (
// Equation(s):
// \VRAM_inst11|regs~150feeder_combout  = \RegFile_inst|regs~281_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~281_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~150feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \VRAM_inst11|regs~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~150 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \VRAM_inst11|regs~406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~406 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~278feeder (
// Equation(s):
// \VRAM_inst11|regs~278feeder_combout  = \RegFile_inst|regs~281_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~281_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~278feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \VRAM_inst11|regs~278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~278 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \VRAM_inst11|regs~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~281_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~22 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \VRAM_inst11|regs~606 (
// Equation(s):
// \VRAM_inst11|regs~606_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~278_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~22_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~278_q ),
	.datac(\VRAM_inst11|regs~22_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~606_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~606 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~607 (
// Equation(s):
// \VRAM_inst11|regs~607_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~606_combout  & ((\VRAM_inst11|regs~406_q ))) # (!\VRAM_inst11|regs~606_combout  & (\VRAM_inst11|regs~150_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~606_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~150_q ),
	.datac(\VRAM_inst11|regs~406_q ),
	.datad(\VRAM_inst11|regs~606_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~607_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~607 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~608 (
// Equation(s):
// \VRAM_inst11|regs~608_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~605_combout )) # (!\ALU_inst|Mux31~1_combout  & 
// ((\VRAM_inst11|regs~607_combout )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~605_combout ),
	.datac(\VRAM_inst11|regs~607_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~608_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~608 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~611 (
// Equation(s):
// \VRAM_inst11|regs~611_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~608_combout  & ((\VRAM_inst11|regs~610_combout ))) # (!\VRAM_inst11|regs~608_combout  & (\VRAM_inst11|regs~603_combout )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~608_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~603_combout ),
	.datac(\VRAM_inst11|regs~610_combout ),
	.datad(\VRAM_inst11|regs~608_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~611_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~611 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \MUX_inst8|RES[22]~11 (
// Equation(s):
// \MUX_inst8|RES[22]~11_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~611_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux9~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux9~1_combout ),
	.datad(\VRAM_inst11|regs~611_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[22]~11 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \RegFile_inst|regs~86feeder (
// Equation(s):
// \RegFile_inst|regs~86feeder_combout  = \MUX_inst8|RES[22]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[22]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~86feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \RegFile_inst|regs~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~86 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \RegFile_inst|regs~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[22]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~118 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \RegFile_inst|regs~280 (
// Equation(s):
// \RegFile_inst|regs~280_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~54_q ) # ((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & (((\RegFile_inst|regs~22_q  & !\VROM_inst10|DOUT [17]))))

	.dataa(\RegFile_inst|regs~54_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~22_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~280_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~280 .lut_mask = 16'hCCB8;
defparam \RegFile_inst|regs~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \RegFile_inst|regs~281 (
// Equation(s):
// \RegFile_inst|regs~281_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~280_combout  & ((\RegFile_inst|regs~118_q ))) # (!\RegFile_inst|regs~280_combout  & (\RegFile_inst|regs~86_q )))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~280_combout ))))

	.dataa(\RegFile_inst|regs~86_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~118_q ),
	.datad(\RegFile_inst|regs~280_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~281_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~281 .lut_mask = 16'hF388;
defparam \RegFile_inst|regs~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \MUX_inst6|RES[22]~12 (
// Equation(s):
// \MUX_inst6|RES[22]~12_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~281_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~281_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[22]~12 .lut_mask = 16'hFC30;
defparam \MUX_inst6|RES[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \ALU_inst|Add1~48 (
// Equation(s):
// \ALU_inst|Add1~48_combout  = (\MUX_inst6|RES[23]~11_combout  & ((\ALU_inst|Add1~47 ) # (GND))) # (!\MUX_inst6|RES[23]~11_combout  & (!\ALU_inst|Add1~47 ))
// \ALU_inst|Add1~49  = CARRY((\MUX_inst6|RES[23]~11_combout ) # (!\ALU_inst|Add1~47 ))

	.dataa(\MUX_inst6|RES[23]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~47 ),
	.combout(\ALU_inst|Add1~48_combout ),
	.cout(\ALU_inst|Add1~49 ));
// synopsys translate_off
defparam \ALU_inst|Add1~48 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \ALU_inst|Add1~73 (
// Equation(s):
// \ALU_inst|Add1~73_combout  = (\Controller_inst2|Selector4~0_combout  & (\ALU_inst|Add1~48_combout )) # (!\Controller_inst2|Selector4~0_combout  & ((\MUX_inst6|RES[23]~11_combout )))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Add1~48_combout ),
	.datad(\MUX_inst6|RES[23]~11_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~73 .lut_mask = 16'hF5A0;
defparam \ALU_inst|Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \ALU_inst|Mux8~0 (
// Equation(s):
// \ALU_inst|Mux8~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~330_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~73_combout ))) # (!\RegFile_inst|regs~330_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~73_combout ))))

	.dataa(\RegFile_inst|regs~330_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Add1~73_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~0 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \ALU_inst|Add2~46 (
// Equation(s):
// \ALU_inst|Add2~46_combout  = (\RegFile_inst|regs~330_combout  & ((\ALU_inst|Add1~73_combout  & (\ALU_inst|Add2~45  & VCC)) # (!\ALU_inst|Add1~73_combout  & (!\ALU_inst|Add2~45 )))) # (!\RegFile_inst|regs~330_combout  & ((\ALU_inst|Add1~73_combout  & 
// (!\ALU_inst|Add2~45 )) # (!\ALU_inst|Add1~73_combout  & ((\ALU_inst|Add2~45 ) # (GND)))))
// \ALU_inst|Add2~47  = CARRY((\RegFile_inst|regs~330_combout  & (!\ALU_inst|Add1~73_combout  & !\ALU_inst|Add2~45 )) # (!\RegFile_inst|regs~330_combout  & ((!\ALU_inst|Add2~45 ) # (!\ALU_inst|Add1~73_combout ))))

	.dataa(\RegFile_inst|regs~330_combout ),
	.datab(\ALU_inst|Add1~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~45 ),
	.combout(\ALU_inst|Add2~46_combout ),
	.cout(\ALU_inst|Add2~47 ));
// synopsys translate_off
defparam \ALU_inst|Add2~46 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \ALU_inst|Mux8~1 (
// Equation(s):
// \ALU_inst|Mux8~1_combout  = (\ALU_inst|Mux8~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~46_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Mux8~0_combout ),
	.datad(\ALU_inst|Add2~46_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~1 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \VRAM_inst11|regs~503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~503 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \VRAM_inst11|regs~439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~439 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \VRAM_inst11|regs~471feeder (
// Equation(s):
// \VRAM_inst11|regs~471feeder_combout  = \RegFile_inst|regs~279_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~279_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~471feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~471feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~471feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \VRAM_inst11|regs~471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~471 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \VRAM_inst11|regs~407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~407 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \VRAM_inst11|regs~599 (
// Equation(s):
// \VRAM_inst11|regs~599_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~471_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~407_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~471_q ),
	.datac(\VRAM_inst11|regs~407_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~599_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~599 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~600 (
// Equation(s):
// \VRAM_inst11|regs~600_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~599_combout  & (\VRAM_inst11|regs~503_q )) # (!\VRAM_inst11|regs~599_combout  & ((\VRAM_inst11|regs~439_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~599_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~503_q ),
	.datac(\VRAM_inst11|regs~439_q ),
	.datad(\VRAM_inst11|regs~599_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~600_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~600 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~375feeder (
// Equation(s):
// \VRAM_inst11|regs~375feeder_combout  = \RegFile_inst|regs~279_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~279_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~375feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \VRAM_inst11|regs~375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~375 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \VRAM_inst11|regs~343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~343 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~311feeder (
// Equation(s):
// \VRAM_inst11|regs~311feeder_combout  = \RegFile_inst|regs~279_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~279_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~311feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \VRAM_inst11|regs~311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~311 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \VRAM_inst11|regs~279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~279 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~592 (
// Equation(s):
// \VRAM_inst11|regs~592_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~311_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~279_q )))))

	.dataa(\VRAM_inst11|regs~311_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~279_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~592_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~592 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~593 (
// Equation(s):
// \VRAM_inst11|regs~593_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~592_combout  & (\VRAM_inst11|regs~375_q )) # (!\VRAM_inst11|regs~592_combout  & ((\VRAM_inst11|regs~343_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~592_combout ))))

	.dataa(\VRAM_inst11|regs~375_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~343_q ),
	.datad(\VRAM_inst11|regs~592_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~593_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~593 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~183feeder (
// Equation(s):
// \VRAM_inst11|regs~183feeder_combout  = \RegFile_inst|regs~279_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~279_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~183feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \VRAM_inst11|regs~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~183 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \VRAM_inst11|regs~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~247 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~215feeder (
// Equation(s):
// \VRAM_inst11|regs~215feeder_combout  = \RegFile_inst|regs~279_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~279_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~215feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \VRAM_inst11|regs~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~215 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \VRAM_inst11|regs~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~151 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~594 (
// Equation(s):
// \VRAM_inst11|regs~594_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~215_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~151_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~215_q ),
	.datac(\VRAM_inst11|regs~151_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~594_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~594 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|regs~595 (
// Equation(s):
// \VRAM_inst11|regs~595_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~594_combout  & ((\VRAM_inst11|regs~247_q ))) # (!\VRAM_inst11|regs~594_combout  & (\VRAM_inst11|regs~183_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~594_combout ))))

	.dataa(\VRAM_inst11|regs~183_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~247_q ),
	.datad(\VRAM_inst11|regs~594_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~595_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~595 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~87feeder (
// Equation(s):
// \VRAM_inst11|regs~87feeder_combout  = \RegFile_inst|regs~279_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~279_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~87feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \VRAM_inst11|regs~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~87 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \VRAM_inst11|regs~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~119 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \VRAM_inst11|regs~55feeder (
// Equation(s):
// \VRAM_inst11|regs~55feeder_combout  = \RegFile_inst|regs~279_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~279_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~55feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \VRAM_inst11|regs~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~55 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \VRAM_inst11|regs~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~279_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~23 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~596 (
// Equation(s):
// \VRAM_inst11|regs~596_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~55_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~23_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~55_q ),
	.datac(\VRAM_inst11|regs~23_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~596_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~596 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~597 (
// Equation(s):
// \VRAM_inst11|regs~597_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~596_combout  & ((\VRAM_inst11|regs~119_q ))) # (!\VRAM_inst11|regs~596_combout  & (\VRAM_inst11|regs~87_q )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~596_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~87_q ),
	.datac(\VRAM_inst11|regs~119_q ),
	.datad(\VRAM_inst11|regs~596_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~597_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~597 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~598 (
// Equation(s):
// \VRAM_inst11|regs~598_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~595_combout )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~597_combout 
// )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~595_combout ),
	.datad(\VRAM_inst11|regs~597_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~598_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~598 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~601 (
// Equation(s):
// \VRAM_inst11|regs~601_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~598_combout  & (\VRAM_inst11|regs~600_combout )) # (!\VRAM_inst11|regs~598_combout  & ((\VRAM_inst11|regs~593_combout ))))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~598_combout ))))

	.dataa(\VRAM_inst11|regs~600_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~593_combout ),
	.datad(\VRAM_inst11|regs~598_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~601_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~601 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \MUX_inst8|RES[23]~10 (
// Equation(s):
// \MUX_inst8|RES[23]~10_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~601_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux8~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux8~1_combout ),
	.datad(\VRAM_inst11|regs~601_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[23]~10 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \RegFile_inst|regs~55feeder (
// Equation(s):
// \RegFile_inst|regs~55feeder_combout  = \MUX_inst8|RES[23]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[23]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~55feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \RegFile_inst|regs~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~55 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \RegFile_inst|regs~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[23]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~87 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \RegFile_inst|regs~278 (
// Equation(s):
// \RegFile_inst|regs~278_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~87_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~23_q ))))

	.dataa(\RegFile_inst|regs~23_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~87_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~278_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~278 .lut_mask = 16'hFC22;
defparam \RegFile_inst|regs~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \RegFile_inst|regs~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[23]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~119 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \RegFile_inst|regs~279 (
// Equation(s):
// \RegFile_inst|regs~279_combout  = (\RegFile_inst|regs~278_combout  & (((\RegFile_inst|regs~119_q ) # (!\VROM_inst10|DOUT~1_combout )))) # (!\RegFile_inst|regs~278_combout  & (\RegFile_inst|regs~55_q  & ((\VROM_inst10|DOUT~1_combout ))))

	.dataa(\RegFile_inst|regs~55_q ),
	.datab(\RegFile_inst|regs~278_combout ),
	.datac(\RegFile_inst|regs~119_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~279_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~279 .lut_mask = 16'hE2CC;
defparam \RegFile_inst|regs~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \MUX_inst6|RES[23]~11 (
// Equation(s):
// \MUX_inst6|RES[23]~11_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~279_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~279_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[23]~11 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \ALU_inst|Add1~50 (
// Equation(s):
// \ALU_inst|Add1~50_combout  = (\MUX_inst6|RES[24]~10_combout  & (!\ALU_inst|Add1~49  & VCC)) # (!\MUX_inst6|RES[24]~10_combout  & (\ALU_inst|Add1~49  $ (GND)))
// \ALU_inst|Add1~51  = CARRY((!\MUX_inst6|RES[24]~10_combout  & !\ALU_inst|Add1~49 ))

	.dataa(\MUX_inst6|RES[24]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~49 ),
	.combout(\ALU_inst|Add1~50_combout ),
	.cout(\ALU_inst|Add1~51 ));
// synopsys translate_off
defparam \ALU_inst|Add1~50 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \ALU_inst|Add1~72 (
// Equation(s):
// \ALU_inst|Add1~72_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~50_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[24]~10_combout ))

	.dataa(\MUX_inst6|RES[24]~10_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Add1~50_combout ),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~72 .lut_mask = 16'hF0AA;
defparam \ALU_inst|Add1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \ALU_inst|Mux7~0 (
// Equation(s):
// \ALU_inst|Mux7~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\RegFile_inst|regs~329_combout  & ((\VROM_inst10|Equal1~1_combout ) # (\ALU_inst|Add1~72_combout ))) # (!\RegFile_inst|regs~329_combout  & (\VROM_inst10|Equal1~1_combout  & 
// \ALU_inst|Add1~72_combout ))))

	.dataa(\RegFile_inst|regs~329_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add1~72_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~0 .lut_mask = 16'h0E08;
defparam \ALU_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \ALU_inst|Add2~48 (
// Equation(s):
// \ALU_inst|Add2~48_combout  = ((\RegFile_inst|regs~329_combout  $ (\ALU_inst|Add1~72_combout  $ (!\ALU_inst|Add2~47 )))) # (GND)
// \ALU_inst|Add2~49  = CARRY((\RegFile_inst|regs~329_combout  & ((\ALU_inst|Add1~72_combout ) # (!\ALU_inst|Add2~47 ))) # (!\RegFile_inst|regs~329_combout  & (\ALU_inst|Add1~72_combout  & !\ALU_inst|Add2~47 )))

	.dataa(\RegFile_inst|regs~329_combout ),
	.datab(\ALU_inst|Add1~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~47 ),
	.combout(\ALU_inst|Add2~48_combout ),
	.cout(\ALU_inst|Add2~49 ));
// synopsys translate_off
defparam \ALU_inst|Add2~48 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \ALU_inst|Mux7~1 (
// Equation(s):
// \ALU_inst|Mux7~1_combout  = (\ALU_inst|Mux7~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~48_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\ALU_inst|Mux7~0_combout ),
	.datac(\Controller_inst2|Selector1~0_combout ),
	.datad(\ALU_inst|Add2~48_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~1 .lut_mask = 16'hDCCC;
defparam \ALU_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \MUX_inst8|RES[24]~9 (
// Equation(s):
// \MUX_inst8|RES[24]~9_combout  = (\Controller_inst2|Decoder1~1_combout  & (\VRAM_inst11|regs~591_combout  & (!\VROM_inst10|Equal2~0_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux7~1_combout ))))

	.dataa(\VRAM_inst11|regs~591_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\ALU_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[24]~9 .lut_mask = 16'h3B08;
defparam \MUX_inst8|RES[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \RegFile_inst|regs~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[24]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~120 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \RegFile_inst|regs~276 (
// Equation(s):
// \RegFile_inst|regs~276_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~56_q ) # ((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & (((\RegFile_inst|regs~24_q  & !\VROM_inst10|DOUT [17]))))

	.dataa(\RegFile_inst|regs~56_q ),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~24_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~276_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~276 .lut_mask = 16'hCCB8;
defparam \RegFile_inst|regs~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \RegFile_inst|regs~88feeder (
// Equation(s):
// \RegFile_inst|regs~88feeder_combout  = \MUX_inst8|RES[24]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[24]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~88feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \RegFile_inst|regs~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~88 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \RegFile_inst|regs~277 (
// Equation(s):
// \RegFile_inst|regs~277_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~276_combout  & (\RegFile_inst|regs~120_q )) # (!\RegFile_inst|regs~276_combout  & ((\RegFile_inst|regs~88_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~276_combout ))))

	.dataa(\RegFile_inst|regs~120_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~276_combout ),
	.datad(\RegFile_inst|regs~88_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~277_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~277 .lut_mask = 16'hBCB0;
defparam \RegFile_inst|regs~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \MUX_inst6|RES[24]~10 (
// Equation(s):
// \MUX_inst6|RES[24]~10_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~277_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~277_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[24]~10 .lut_mask = 16'hFC30;
defparam \MUX_inst6|RES[24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \ALU_inst|Add1~52 (
// Equation(s):
// \ALU_inst|Add1~52_combout  = (\MUX_inst6|RES[25]~9_combout  & ((\ALU_inst|Add1~51 ) # (GND))) # (!\MUX_inst6|RES[25]~9_combout  & (!\ALU_inst|Add1~51 ))
// \ALU_inst|Add1~53  = CARRY((\MUX_inst6|RES[25]~9_combout ) # (!\ALU_inst|Add1~51 ))

	.dataa(\MUX_inst6|RES[25]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~51 ),
	.combout(\ALU_inst|Add1~52_combout ),
	.cout(\ALU_inst|Add1~53 ));
// synopsys translate_off
defparam \ALU_inst|Add1~52 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \ALU_inst|Add1~71 (
// Equation(s):
// \ALU_inst|Add1~71_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~52_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[25]~9_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[25]~9_combout ),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~52_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~71 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \ALU_inst|Add2~50 (
// Equation(s):
// \ALU_inst|Add2~50_combout  = (\RegFile_inst|regs~328_combout  & ((\ALU_inst|Add1~71_combout  & (\ALU_inst|Add2~49  & VCC)) # (!\ALU_inst|Add1~71_combout  & (!\ALU_inst|Add2~49 )))) # (!\RegFile_inst|regs~328_combout  & ((\ALU_inst|Add1~71_combout  & 
// (!\ALU_inst|Add2~49 )) # (!\ALU_inst|Add1~71_combout  & ((\ALU_inst|Add2~49 ) # (GND)))))
// \ALU_inst|Add2~51  = CARRY((\RegFile_inst|regs~328_combout  & (!\ALU_inst|Add1~71_combout  & !\ALU_inst|Add2~49 )) # (!\RegFile_inst|regs~328_combout  & ((!\ALU_inst|Add2~49 ) # (!\ALU_inst|Add1~71_combout ))))

	.dataa(\RegFile_inst|regs~328_combout ),
	.datab(\ALU_inst|Add1~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~49 ),
	.combout(\ALU_inst|Add2~50_combout ),
	.cout(\ALU_inst|Add2~51 ));
// synopsys translate_off
defparam \ALU_inst|Add2~50 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \ALU_inst|Mux6~0 (
// Equation(s):
// \ALU_inst|Mux6~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~328_combout ) # (\ALU_inst|Add1~71_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~328_combout  & 
// \ALU_inst|Add1~71_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\RegFile_inst|regs~328_combout ),
	.datad(\ALU_inst|Add1~71_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \ALU_inst|Mux6~1 (
// Equation(s):
// \ALU_inst|Mux6~1_combout  = (\ALU_inst|Mux6~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~50_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Add2~50_combout ),
	.datad(\ALU_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~1 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \VRAM_inst11|regs~505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~505 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \VRAM_inst11|regs~473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~473 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~441feeder (
// Equation(s):
// \VRAM_inst11|regs~441feeder_combout  = \RegFile_inst|regs~275_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~275_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~441feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~441feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~441feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \VRAM_inst11|regs~441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~441 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N3
dffeas \VRAM_inst11|regs~409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~409 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \VRAM_inst11|regs~579 (
// Equation(s):
// \VRAM_inst11|regs~579_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~441_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~409_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~441_q ),
	.datac(\VRAM_inst11|regs~409_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~579_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~579 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~580 (
// Equation(s):
// \VRAM_inst11|regs~580_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~579_combout  & (\VRAM_inst11|regs~505_q )) # (!\VRAM_inst11|regs~579_combout  & ((\VRAM_inst11|regs~473_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~579_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~505_q ),
	.datac(\VRAM_inst11|regs~473_q ),
	.datad(\VRAM_inst11|regs~579_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~580_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~580 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \VRAM_inst11|regs~313feeder (
// Equation(s):
// \VRAM_inst11|regs~313feeder_combout  = \RegFile_inst|regs~275_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~275_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~313feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \VRAM_inst11|regs~313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~313 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \VRAM_inst11|regs~377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~377 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \VRAM_inst11|regs~345feeder (
// Equation(s):
// \VRAM_inst11|regs~345feeder_combout  = \RegFile_inst|regs~275_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~275_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~345feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \VRAM_inst11|regs~345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~345 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \VRAM_inst11|regs~281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~281 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|regs~574 (
// Equation(s):
// \VRAM_inst11|regs~574_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~345_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~281_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~345_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~281_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~574_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~574 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \VRAM_inst11|regs~575 (
// Equation(s):
// \VRAM_inst11|regs~575_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~574_combout  & ((\VRAM_inst11|regs~377_q ))) # (!\VRAM_inst11|regs~574_combout  & (\VRAM_inst11|regs~313_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~574_combout ))))

	.dataa(\VRAM_inst11|regs~313_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~377_q ),
	.datad(\VRAM_inst11|regs~574_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~575_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~575 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~57feeder (
// Equation(s):
// \VRAM_inst11|regs~57feeder_combout  = \RegFile_inst|regs~275_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~275_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~57feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \VRAM_inst11|regs~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~57 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \VRAM_inst11|regs~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~121 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~89feeder (
// Equation(s):
// \VRAM_inst11|regs~89feeder_combout  = \RegFile_inst|regs~275_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~275_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~89feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \VRAM_inst11|regs~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~89 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \VRAM_inst11|regs~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~25 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~576 (
// Equation(s):
// \VRAM_inst11|regs~576_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~89_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~25_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~89_q ),
	.datac(\VRAM_inst11|regs~25_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~576_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~576 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \VRAM_inst11|regs~577 (
// Equation(s):
// \VRAM_inst11|regs~577_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~576_combout  & ((\VRAM_inst11|regs~121_q ))) # (!\VRAM_inst11|regs~576_combout  & (\VRAM_inst11|regs~57_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~576_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~57_q ),
	.datac(\VRAM_inst11|regs~121_q ),
	.datad(\VRAM_inst11|regs~576_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~577_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~577 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~578 (
// Equation(s):
// \VRAM_inst11|regs~578_combout  = (\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout ) # ((\VRAM_inst11|regs~575_combout )))) # (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~577_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~575_combout ),
	.datad(\VRAM_inst11|regs~577_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~578_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~578 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~249feeder (
// Equation(s):
// \VRAM_inst11|regs~249feeder_combout  = \RegFile_inst|regs~275_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~275_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~249feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \VRAM_inst11|regs~249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~249 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \VRAM_inst11|regs~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~217 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \VRAM_inst11|regs~185feeder (
// Equation(s):
// \VRAM_inst11|regs~185feeder_combout  = \RegFile_inst|regs~275_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~275_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~185feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \VRAM_inst11|regs~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~185 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \VRAM_inst11|regs~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~275_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~153 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~572 (
// Equation(s):
// \VRAM_inst11|regs~572_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~185_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~153_q )))))

	.dataa(\VRAM_inst11|regs~185_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~153_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~572_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~572 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \VRAM_inst11|regs~573 (
// Equation(s):
// \VRAM_inst11|regs~573_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~572_combout  & (\VRAM_inst11|regs~249_q )) # (!\VRAM_inst11|regs~572_combout  & ((\VRAM_inst11|regs~217_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~572_combout ))))

	.dataa(\VRAM_inst11|regs~249_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~217_q ),
	.datad(\VRAM_inst11|regs~572_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~573_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~573 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~581 (
// Equation(s):
// \VRAM_inst11|regs~581_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~578_combout  & (\VRAM_inst11|regs~580_combout )) # (!\VRAM_inst11|regs~578_combout  & ((\VRAM_inst11|regs~573_combout ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~578_combout ))))

	.dataa(\VRAM_inst11|regs~580_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~578_combout ),
	.datad(\VRAM_inst11|regs~573_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~581_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~581 .lut_mask = 16'hBCB0;
defparam \VRAM_inst11|regs~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \MUX_inst8|RES[25]~8 (
// Equation(s):
// \MUX_inst8|RES[25]~8_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~581_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux6~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux6~1_combout ),
	.datad(\VRAM_inst11|regs~581_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[25]~8 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \RegFile_inst|regs~57feeder (
// Equation(s):
// \RegFile_inst|regs~57feeder_combout  = \MUX_inst8|RES[25]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[25]~8_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~57feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \RegFile_inst|regs~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~57 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \RegFile_inst|regs~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[25]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~121 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \RegFile_inst|regs~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[25]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~89 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \RegFile_inst|regs~274 (
// Equation(s):
// \RegFile_inst|regs~274_combout  = (\VROM_inst10|DOUT~1_combout  & (((\VROM_inst10|DOUT [17])))) # (!\VROM_inst10|DOUT~1_combout  & ((\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~89_q ))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~25_q ))))

	.dataa(\VROM_inst10|DOUT~1_combout ),
	.datab(\RegFile_inst|regs~25_q ),
	.datac(\RegFile_inst|regs~89_q ),
	.datad(\VROM_inst10|DOUT [17]),
	.cin(gnd),
	.combout(\RegFile_inst|regs~274_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~274 .lut_mask = 16'hFA44;
defparam \RegFile_inst|regs~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \RegFile_inst|regs~275 (
// Equation(s):
// \RegFile_inst|regs~275_combout  = (\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~274_combout  & ((\RegFile_inst|regs~121_q ))) # (!\RegFile_inst|regs~274_combout  & (\RegFile_inst|regs~57_q )))) # (!\VROM_inst10|DOUT~1_combout  & 
// (((\RegFile_inst|regs~274_combout ))))

	.dataa(\RegFile_inst|regs~57_q ),
	.datab(\RegFile_inst|regs~121_q ),
	.datac(\VROM_inst10|DOUT~1_combout ),
	.datad(\RegFile_inst|regs~274_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~275_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~275 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \MUX_inst6|RES[25]~9 (
// Equation(s):
// \MUX_inst6|RES[25]~9_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~275_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\Controller_inst2|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~275_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[25]~9 .lut_mask = 16'hFA50;
defparam \MUX_inst6|RES[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \ALU_inst|Add1~54 (
// Equation(s):
// \ALU_inst|Add1~54_combout  = (\MUX_inst6|RES[26]~8_combout  & (!\ALU_inst|Add1~53  & VCC)) # (!\MUX_inst6|RES[26]~8_combout  & (\ALU_inst|Add1~53  $ (GND)))
// \ALU_inst|Add1~55  = CARRY((!\MUX_inst6|RES[26]~8_combout  & !\ALU_inst|Add1~53 ))

	.dataa(\MUX_inst6|RES[26]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~53 ),
	.combout(\ALU_inst|Add1~54_combout ),
	.cout(\ALU_inst|Add1~55 ));
// synopsys translate_off
defparam \ALU_inst|Add1~54 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \ALU_inst|Add1~70 (
// Equation(s):
// \ALU_inst|Add1~70_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~54_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[26]~8_combout ))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(gnd),
	.datac(\MUX_inst6|RES[26]~8_combout ),
	.datad(\ALU_inst|Add1~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~70 .lut_mask = 16'hFA50;
defparam \ALU_inst|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \RegFile_inst|regs~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~58 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \RegFile_inst|regs~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[26]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~26 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \RegFile_inst|regs~327 (
// Equation(s):
// \RegFile_inst|regs~327_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~58_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~26_q )))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~58_q ),
	.datad(\RegFile_inst|regs~26_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~327_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~327 .lut_mask = 16'hF5A0;
defparam \RegFile_inst|regs~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \ALU_inst|Add2~52 (
// Equation(s):
// \ALU_inst|Add2~52_combout  = ((\ALU_inst|Add1~70_combout  $ (\RegFile_inst|regs~327_combout  $ (!\ALU_inst|Add2~51 )))) # (GND)
// \ALU_inst|Add2~53  = CARRY((\ALU_inst|Add1~70_combout  & ((\RegFile_inst|regs~327_combout ) # (!\ALU_inst|Add2~51 ))) # (!\ALU_inst|Add1~70_combout  & (\RegFile_inst|regs~327_combout  & !\ALU_inst|Add2~51 )))

	.dataa(\ALU_inst|Add1~70_combout ),
	.datab(\RegFile_inst|regs~327_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~51 ),
	.combout(\ALU_inst|Add2~52_combout ),
	.cout(\ALU_inst|Add2~53 ));
// synopsys translate_off
defparam \ALU_inst|Add2~52 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \ALU_inst|Mux5~0 (
// Equation(s):
// \ALU_inst|Mux5~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~327_combout ) # (\ALU_inst|Add1~70_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~327_combout  & 
// \ALU_inst|Add1~70_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\RegFile_inst|regs~327_combout ),
	.datad(\ALU_inst|Add1~70_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~0 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \ALU_inst|Mux5~1 (
// Equation(s):
// \ALU_inst|Mux5~1_combout  = (\ALU_inst|Mux5~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~52_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Add2~52_combout ),
	.datad(\ALU_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~1 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~474feeder (
// Equation(s):
// \VRAM_inst11|regs~474feeder_combout  = \RegFile_inst|regs~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~273_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~474feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~474feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~474feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \VRAM_inst11|regs~474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~474 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \VRAM_inst11|regs~218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~218 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \VRAM_inst11|regs~346feeder (
// Equation(s):
// \VRAM_inst11|regs~346feeder_combout  = \RegFile_inst|regs~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~273_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~346feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \VRAM_inst11|regs~346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~346 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \VRAM_inst11|regs~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~90 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~562 (
// Equation(s):
// \VRAM_inst11|regs~562_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~346_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~90_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~346_q ),
	.datac(\VRAM_inst11|regs~90_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~562_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~562 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \VRAM_inst11|regs~563 (
// Equation(s):
// \VRAM_inst11|regs~563_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~562_combout  & (\VRAM_inst11|regs~474_q )) # (!\VRAM_inst11|regs~562_combout  & ((\VRAM_inst11|regs~218_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~562_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~474_q ),
	.datac(\VRAM_inst11|regs~218_q ),
	.datad(\VRAM_inst11|regs~562_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~563_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~563 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \VRAM_inst11|regs~506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~506 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \VRAM_inst11|regs~378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~378 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|regs~250feeder (
// Equation(s):
// \VRAM_inst11|regs~250feeder_combout  = \RegFile_inst|regs~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~273_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~250feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \VRAM_inst11|regs~250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~250 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \VRAM_inst11|regs~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~122 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~569 (
// Equation(s):
// \VRAM_inst11|regs~569_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~250_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~122_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~250_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~122_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~569_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~569 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \VRAM_inst11|regs~570 (
// Equation(s):
// \VRAM_inst11|regs~570_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~569_combout  & (\VRAM_inst11|regs~506_q )) # (!\VRAM_inst11|regs~569_combout  & ((\VRAM_inst11|regs~378_q ))))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~569_combout ))))

	.dataa(\VRAM_inst11|regs~506_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~378_q ),
	.datad(\VRAM_inst11|regs~569_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~570_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~570 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \VRAM_inst11|regs~314feeder (
// Equation(s):
// \VRAM_inst11|regs~314feeder_combout  = \RegFile_inst|regs~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~273_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~314feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \VRAM_inst11|regs~314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~314 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \VRAM_inst11|regs~442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~442 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \VRAM_inst11|regs~186feeder (
// Equation(s):
// \VRAM_inst11|regs~186feeder_combout  = \RegFile_inst|regs~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~273_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~186feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \VRAM_inst11|regs~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~186 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \VRAM_inst11|regs~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~58 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~564 (
// Equation(s):
// \VRAM_inst11|regs~564_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~186_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~58_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\VRAM_inst11|regs~186_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~58_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~564_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~564 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~565 (
// Equation(s):
// \VRAM_inst11|regs~565_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~564_combout  & ((\VRAM_inst11|regs~442_q ))) # (!\VRAM_inst11|regs~564_combout  & (\VRAM_inst11|regs~314_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~564_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~314_q ),
	.datac(\VRAM_inst11|regs~442_q ),
	.datad(\VRAM_inst11|regs~564_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~565_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~565 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~154feeder (
// Equation(s):
// \VRAM_inst11|regs~154feeder_combout  = \RegFile_inst|regs~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~273_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~154feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \VRAM_inst11|regs~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~154 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \VRAM_inst11|regs~410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~410 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \VRAM_inst11|regs~282feeder (
// Equation(s):
// \VRAM_inst11|regs~282feeder_combout  = \RegFile_inst|regs~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~273_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~282feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~282feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~282feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \VRAM_inst11|regs~282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~282 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \VRAM_inst11|regs~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~26 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \VRAM_inst11|regs~566 (
// Equation(s):
// \VRAM_inst11|regs~566_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~282_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~26_q )))))

	.dataa(\VRAM_inst11|regs~282_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~26_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~566_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~566 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~567 (
// Equation(s):
// \VRAM_inst11|regs~567_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~566_combout  & ((\VRAM_inst11|regs~410_q ))) # (!\VRAM_inst11|regs~566_combout  & (\VRAM_inst11|regs~154_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~566_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~154_q ),
	.datac(\VRAM_inst11|regs~410_q ),
	.datad(\VRAM_inst11|regs~566_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~567_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~567 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|regs~568 (
// Equation(s):
// \VRAM_inst11|regs~568_combout  = (\ALU_inst|Mux30~1_combout  & (\ALU_inst|Mux31~1_combout )) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~565_combout )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~567_combout 
// )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~565_combout ),
	.datad(\VRAM_inst11|regs~567_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~568_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~568 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \VRAM_inst11|regs~571 (
// Equation(s):
// \VRAM_inst11|regs~571_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~568_combout  & ((\VRAM_inst11|regs~570_combout ))) # (!\VRAM_inst11|regs~568_combout  & (\VRAM_inst11|regs~563_combout )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~568_combout ))))

	.dataa(\VRAM_inst11|regs~563_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~570_combout ),
	.datad(\VRAM_inst11|regs~568_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~571_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~571 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \MUX_inst8|RES[26]~7 (
// Equation(s):
// \MUX_inst8|RES[26]~7_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~571_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux5~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\ALU_inst|Mux5~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~571_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[26]~7 .lut_mask = 16'h5C0C;
defparam \MUX_inst8|RES[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \RegFile_inst|regs~90feeder (
// Equation(s):
// \RegFile_inst|regs~90feeder_combout  = \MUX_inst8|RES[26]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[26]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~90feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \RegFile_inst|regs~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~90 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \RegFile_inst|regs~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[26]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~122 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \RegFile_inst|regs~272 (
// Equation(s):
// \RegFile_inst|regs~272_combout  = (\VROM_inst10|DOUT [17] & (\VROM_inst10|DOUT~1_combout )) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~58_q ))) # (!\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~26_q ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~26_q ),
	.datad(\RegFile_inst|regs~58_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~272_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~272 .lut_mask = 16'hDC98;
defparam \RegFile_inst|regs~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \RegFile_inst|regs~273 (
// Equation(s):
// \RegFile_inst|regs~273_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~272_combout  & ((\RegFile_inst|regs~122_q ))) # (!\RegFile_inst|regs~272_combout  & (\RegFile_inst|regs~90_q )))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~272_combout ))))

	.dataa(\RegFile_inst|regs~90_q ),
	.datab(\RegFile_inst|regs~122_q ),
	.datac(\VROM_inst10|DOUT [17]),
	.datad(\RegFile_inst|regs~272_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~273_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~273 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \MUX_inst6|RES[26]~8 (
// Equation(s):
// \MUX_inst6|RES[26]~8_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~273_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\RegFile_inst|regs~273_combout ),
	.datad(\Controller_inst2|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[26]~8 .lut_mask = 16'hF0CC;
defparam \MUX_inst6|RES[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \ALU_inst|Add1~56 (
// Equation(s):
// \ALU_inst|Add1~56_combout  = (\MUX_inst6|RES[27]~7_combout  & ((\ALU_inst|Add1~55 ) # (GND))) # (!\MUX_inst6|RES[27]~7_combout  & (!\ALU_inst|Add1~55 ))
// \ALU_inst|Add1~57  = CARRY((\MUX_inst6|RES[27]~7_combout ) # (!\ALU_inst|Add1~55 ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[27]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~55 ),
	.combout(\ALU_inst|Add1~56_combout ),
	.cout(\ALU_inst|Add1~57 ));
// synopsys translate_off
defparam \ALU_inst|Add1~56 .lut_mask = 16'hC3CF;
defparam \ALU_inst|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \ALU_inst|Add1~58 (
// Equation(s):
// \ALU_inst|Add1~58_combout  = (\MUX_inst6|RES[28]~6_combout  & (!\ALU_inst|Add1~57  & VCC)) # (!\MUX_inst6|RES[28]~6_combout  & (\ALU_inst|Add1~57  $ (GND)))
// \ALU_inst|Add1~59  = CARRY((!\MUX_inst6|RES[28]~6_combout  & !\ALU_inst|Add1~57 ))

	.dataa(\MUX_inst6|RES[28]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~57 ),
	.combout(\ALU_inst|Add1~58_combout ),
	.cout(\ALU_inst|Add1~59 ));
// synopsys translate_off
defparam \ALU_inst|Add1~58 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \ALU_inst|Add1~68 (
// Equation(s):
// \ALU_inst|Add1~68_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~58_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[28]~6_combout ))

	.dataa(gnd),
	.datab(\MUX_inst6|RES[28]~6_combout ),
	.datac(\Controller_inst2|Selector4~0_combout ),
	.datad(\ALU_inst|Add1~58_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~68 .lut_mask = 16'hFC0C;
defparam \ALU_inst|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \ALU_inst|Mux3~0 (
// Equation(s):
// \ALU_inst|Mux3~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~325_combout ) # (\ALU_inst|Add1~68_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~325_combout  & 
// \ALU_inst|Add1~68_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\RegFile_inst|regs~325_combout ),
	.datad(\ALU_inst|Add1~68_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \RegFile_inst|regs~59feeder (
// Equation(s):
// \RegFile_inst|regs~59feeder_combout  = \MUX_inst8|RES[27]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[27]~6_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~59feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \RegFile_inst|regs~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~59 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \RegFile_inst|regs~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~27 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \RegFile_inst|regs~326 (
// Equation(s):
// \RegFile_inst|regs~326_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~59_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~27_q )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs~59_q ),
	.datac(\RegFile_inst|regs~27_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~326_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~326 .lut_mask = 16'hCCF0;
defparam \RegFile_inst|regs~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \ALU_inst|Add2~54 (
// Equation(s):
// \ALU_inst|Add2~54_combout  = (\ALU_inst|Add1~69_combout  & ((\RegFile_inst|regs~326_combout  & (\ALU_inst|Add2~53  & VCC)) # (!\RegFile_inst|regs~326_combout  & (!\ALU_inst|Add2~53 )))) # (!\ALU_inst|Add1~69_combout  & ((\RegFile_inst|regs~326_combout  & 
// (!\ALU_inst|Add2~53 )) # (!\RegFile_inst|regs~326_combout  & ((\ALU_inst|Add2~53 ) # (GND)))))
// \ALU_inst|Add2~55  = CARRY((\ALU_inst|Add1~69_combout  & (!\RegFile_inst|regs~326_combout  & !\ALU_inst|Add2~53 )) # (!\ALU_inst|Add1~69_combout  & ((!\ALU_inst|Add2~53 ) # (!\RegFile_inst|regs~326_combout ))))

	.dataa(\ALU_inst|Add1~69_combout ),
	.datab(\RegFile_inst|regs~326_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~53 ),
	.combout(\ALU_inst|Add2~54_combout ),
	.cout(\ALU_inst|Add2~55 ));
// synopsys translate_off
defparam \ALU_inst|Add2~54 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \ALU_inst|Add2~56 (
// Equation(s):
// \ALU_inst|Add2~56_combout  = ((\RegFile_inst|regs~325_combout  $ (\ALU_inst|Add1~68_combout  $ (!\ALU_inst|Add2~55 )))) # (GND)
// \ALU_inst|Add2~57  = CARRY((\RegFile_inst|regs~325_combout  & ((\ALU_inst|Add1~68_combout ) # (!\ALU_inst|Add2~55 ))) # (!\RegFile_inst|regs~325_combout  & (\ALU_inst|Add1~68_combout  & !\ALU_inst|Add2~55 )))

	.dataa(\RegFile_inst|regs~325_combout ),
	.datab(\ALU_inst|Add1~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~55 ),
	.combout(\ALU_inst|Add2~56_combout ),
	.cout(\ALU_inst|Add2~57 ));
// synopsys translate_off
defparam \ALU_inst|Add2~56 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \ALU_inst|Mux3~1 (
// Equation(s):
// \ALU_inst|Mux3~1_combout  = (\ALU_inst|Mux3~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~56_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Mux3~0_combout ),
	.datad(\ALU_inst|Add2~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~1 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \VRAM_inst11|regs~508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~508 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \VRAM_inst11|regs~252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~252 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \VRAM_inst11|regs~380feeder (
// Equation(s):
// \VRAM_inst11|regs~380feeder_combout  = \RegFile_inst|regs~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~380feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \VRAM_inst11|regs~380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~380 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \VRAM_inst11|regs~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~124 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~549 (
// Equation(s):
// \VRAM_inst11|regs~549_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~380_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~124_q )))))

	.dataa(\VRAM_inst11|regs~380_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~124_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~549_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~549 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~550 (
// Equation(s):
// \VRAM_inst11|regs~550_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~549_combout  & (\VRAM_inst11|regs~508_q )) # (!\VRAM_inst11|regs~549_combout  & ((\VRAM_inst11|regs~252_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~549_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~508_q ),
	.datac(\VRAM_inst11|regs~252_q ),
	.datad(\VRAM_inst11|regs~549_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~550_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~550 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \VRAM_inst11|regs~444feeder (
// Equation(s):
// \VRAM_inst11|regs~444feeder_combout  = \RegFile_inst|regs~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~444feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~444feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~444feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \VRAM_inst11|regs~444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~444 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \VRAM_inst11|regs~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~188 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \VRAM_inst11|regs~316feeder (
// Equation(s):
// \VRAM_inst11|regs~316feeder_combout  = \RegFile_inst|regs~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~269_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~316feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \VRAM_inst11|regs~316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~316 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \VRAM_inst11|regs~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~60 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \VRAM_inst11|regs~542 (
// Equation(s):
// \VRAM_inst11|regs~542_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~316_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~60_q )))))

	.dataa(\VRAM_inst11|regs~316_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~60_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~542_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~542 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \VRAM_inst11|regs~543 (
// Equation(s):
// \VRAM_inst11|regs~543_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~542_combout  & (\VRAM_inst11|regs~444_q )) # (!\VRAM_inst11|regs~542_combout  & ((\VRAM_inst11|regs~188_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~542_combout ))))

	.dataa(\VRAM_inst11|regs~444_q ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~188_q ),
	.datad(\VRAM_inst11|regs~542_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~543_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~543 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|regs~348feeder (
// Equation(s):
// \VRAM_inst11|regs~348feeder_combout  = \RegFile_inst|regs~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~269_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~348feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~348feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~348feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \VRAM_inst11|regs~348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~348 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \VRAM_inst11|regs~476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~476 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~220feeder (
// Equation(s):
// \VRAM_inst11|regs~220feeder_combout  = \RegFile_inst|regs~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~220feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \VRAM_inst11|regs~220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~220 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N29
dffeas \VRAM_inst11|regs~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~92 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~544 (
// Equation(s):
// \VRAM_inst11|regs~544_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~220_q ) # ((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & (((\VRAM_inst11|regs~92_q  & !\ALU_inst|Mux28~1_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~220_q ),
	.datac(\VRAM_inst11|regs~92_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~544_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~544 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \VRAM_inst11|regs~545 (
// Equation(s):
// \VRAM_inst11|regs~545_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~544_combout  & ((\VRAM_inst11|regs~476_q ))) # (!\VRAM_inst11|regs~544_combout  & (\VRAM_inst11|regs~348_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~544_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~348_q ),
	.datac(\VRAM_inst11|regs~476_q ),
	.datad(\VRAM_inst11|regs~544_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~545_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~545 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~284feeder (
// Equation(s):
// \VRAM_inst11|regs~284feeder_combout  = \RegFile_inst|regs~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~269_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~284feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~284feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~284feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \VRAM_inst11|regs~284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~284 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \VRAM_inst11|regs~412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~412 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \VRAM_inst11|regs~156feeder (
// Equation(s):
// \VRAM_inst11|regs~156feeder_combout  = \RegFile_inst|regs~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~269_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~156feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \VRAM_inst11|regs~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~156 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \VRAM_inst11|regs~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~269_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~28 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~546 (
// Equation(s):
// \VRAM_inst11|regs~546_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~156_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~28_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~156_q ),
	.datac(\VRAM_inst11|regs~28_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~546_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~546 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|regs~547 (
// Equation(s):
// \VRAM_inst11|regs~547_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~546_combout  & ((\VRAM_inst11|regs~412_q ))) # (!\VRAM_inst11|regs~546_combout  & (\VRAM_inst11|regs~284_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~546_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~284_q ),
	.datac(\VRAM_inst11|regs~412_q ),
	.datad(\VRAM_inst11|regs~546_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~547_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~547 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \VRAM_inst11|regs~548 (
// Equation(s):
// \VRAM_inst11|regs~548_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~545_combout ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~547_combout  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~545_combout ),
	.datac(\VRAM_inst11|regs~547_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~548_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~548 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~551 (
// Equation(s):
// \VRAM_inst11|regs~551_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~548_combout  & (\VRAM_inst11|regs~550_combout )) # (!\VRAM_inst11|regs~548_combout  & ((\VRAM_inst11|regs~543_combout ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~548_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~550_combout ),
	.datac(\VRAM_inst11|regs~543_combout ),
	.datad(\VRAM_inst11|regs~548_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~551_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~551 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \MUX_inst8|RES[28]~5 (
// Equation(s):
// \MUX_inst8|RES[28]~5_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~551_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux3~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\ALU_inst|Mux3~1_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~551_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[28]~5 .lut_mask = 16'h5C0C;
defparam \MUX_inst8|RES[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \RegFile_inst|regs~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[28]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~124 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \RegFile_inst|regs~92feeder (
// Equation(s):
// \RegFile_inst|regs~92feeder_combout  = \MUX_inst8|RES[28]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[28]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~92feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \RegFile_inst|regs~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~92 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \RegFile_inst|regs~268 (
// Equation(s):
// \RegFile_inst|regs~268_combout  = (\VROM_inst10|DOUT [17] & (\VROM_inst10|DOUT~1_combout )) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~60_q ))) # (!\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~28_q ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~28_q ),
	.datad(\RegFile_inst|regs~60_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~268_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~268 .lut_mask = 16'hDC98;
defparam \RegFile_inst|regs~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \RegFile_inst|regs~269 (
// Equation(s):
// \RegFile_inst|regs~269_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~268_combout  & (\RegFile_inst|regs~124_q )) # (!\RegFile_inst|regs~268_combout  & ((\RegFile_inst|regs~92_q ))))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~268_combout ))))

	.dataa(\RegFile_inst|regs~124_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~92_q ),
	.datad(\RegFile_inst|regs~268_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~269_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~269 .lut_mask = 16'hBBC0;
defparam \RegFile_inst|regs~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \MUX_inst6|RES[28]~6 (
// Equation(s):
// \MUX_inst6|RES[28]~6_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~269_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(\VROM_inst10|Equal4~0_combout ),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\RegFile_inst|regs~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX_inst6|RES[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[28]~6 .lut_mask = 16'hE2E2;
defparam \MUX_inst6|RES[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \ALU_inst|Add1~60 (
// Equation(s):
// \ALU_inst|Add1~60_combout  = (\MUX_inst6|RES[29]~5_combout  & ((\ALU_inst|Add1~59 ) # (GND))) # (!\MUX_inst6|RES[29]~5_combout  & (!\ALU_inst|Add1~59 ))
// \ALU_inst|Add1~61  = CARRY((\MUX_inst6|RES[29]~5_combout ) # (!\ALU_inst|Add1~59 ))

	.dataa(\MUX_inst6|RES[29]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~59 ),
	.combout(\ALU_inst|Add1~60_combout ),
	.cout(\ALU_inst|Add1~61 ));
// synopsys translate_off
defparam \ALU_inst|Add1~60 .lut_mask = 16'hA5AF;
defparam \ALU_inst|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \ALU_inst|Add1~67 (
// Equation(s):
// \ALU_inst|Add1~67_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~60_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[29]~5_combout ))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(gnd),
	.datac(\MUX_inst6|RES[29]~5_combout ),
	.datad(\ALU_inst|Add1~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~67 .lut_mask = 16'hFA50;
defparam \ALU_inst|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \ALU_inst|Mux2~0 (
// Equation(s):
// \ALU_inst|Mux2~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~324_combout ) # (\ALU_inst|Add1~67_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~324_combout  & 
// \ALU_inst|Add1~67_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\RegFile_inst|regs~324_combout ),
	.datad(\ALU_inst|Add1~67_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \ALU_inst|Add2~58 (
// Equation(s):
// \ALU_inst|Add2~58_combout  = (\ALU_inst|Add1~67_combout  & ((\RegFile_inst|regs~324_combout  & (\ALU_inst|Add2~57  & VCC)) # (!\RegFile_inst|regs~324_combout  & (!\ALU_inst|Add2~57 )))) # (!\ALU_inst|Add1~67_combout  & ((\RegFile_inst|regs~324_combout  & 
// (!\ALU_inst|Add2~57 )) # (!\RegFile_inst|regs~324_combout  & ((\ALU_inst|Add2~57 ) # (GND)))))
// \ALU_inst|Add2~59  = CARRY((\ALU_inst|Add1~67_combout  & (!\RegFile_inst|regs~324_combout  & !\ALU_inst|Add2~57 )) # (!\ALU_inst|Add1~67_combout  & ((!\ALU_inst|Add2~57 ) # (!\RegFile_inst|regs~324_combout ))))

	.dataa(\ALU_inst|Add1~67_combout ),
	.datab(\RegFile_inst|regs~324_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~57 ),
	.combout(\ALU_inst|Add2~58_combout ),
	.cout(\ALU_inst|Add2~59 ));
// synopsys translate_off
defparam \ALU_inst|Add2~58 .lut_mask = 16'h9617;
defparam \ALU_inst|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \ALU_inst|Mux2~1 (
// Equation(s):
// \ALU_inst|Mux2~1_combout  = (\ALU_inst|Mux2~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (\ALU_inst|Add2~58_combout  & !\VROM_inst10|Equal1~1_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\ALU_inst|Mux2~0_combout ),
	.datac(\ALU_inst|Add2~58_combout ),
	.datad(\VROM_inst10|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~1 .lut_mask = 16'hCCEC;
defparam \ALU_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \VRAM_inst11|regs~509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~509 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \VRAM_inst11|regs~477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~477 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \VRAM_inst11|regs~445feeder (
// Equation(s):
// \VRAM_inst11|regs~445feeder_combout  = \RegFile_inst|regs~267_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~267_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~445feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~445feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~445feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \VRAM_inst11|regs~445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~445 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \VRAM_inst11|regs~413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~413 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \VRAM_inst11|regs~539 (
// Equation(s):
// \VRAM_inst11|regs~539_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~445_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~413_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~445_q ),
	.datac(\VRAM_inst11|regs~413_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~539_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~539 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \VRAM_inst11|regs~540 (
// Equation(s):
// \VRAM_inst11|regs~540_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~539_combout  & (\VRAM_inst11|regs~509_q )) # (!\VRAM_inst11|regs~539_combout  & ((\VRAM_inst11|regs~477_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~539_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~509_q ),
	.datac(\VRAM_inst11|regs~477_q ),
	.datad(\VRAM_inst11|regs~539_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~540_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~540 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \VRAM_inst11|regs~317feeder (
// Equation(s):
// \VRAM_inst11|regs~317feeder_combout  = \RegFile_inst|regs~267_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~267_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~317feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \VRAM_inst11|regs~317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~317 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \VRAM_inst11|regs~381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~381 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \VRAM_inst11|regs~349feeder (
// Equation(s):
// \VRAM_inst11|regs~349feeder_combout  = \RegFile_inst|regs~267_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~267_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~349feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~349feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~349feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \VRAM_inst11|regs~349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~349 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \VRAM_inst11|regs~285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~285 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~534 (
// Equation(s):
// \VRAM_inst11|regs~534_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~349_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~285_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\VRAM_inst11|regs~349_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~285_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~534_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~534 .lut_mask = 16'hCCB8;
defparam \VRAM_inst11|regs~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~535 (
// Equation(s):
// \VRAM_inst11|regs~535_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~534_combout  & ((\VRAM_inst11|regs~381_q ))) # (!\VRAM_inst11|regs~534_combout  & (\VRAM_inst11|regs~317_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~534_combout ))))

	.dataa(\VRAM_inst11|regs~317_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~381_q ),
	.datad(\VRAM_inst11|regs~534_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~535_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~535 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~61feeder (
// Equation(s):
// \VRAM_inst11|regs~61feeder_combout  = \RegFile_inst|regs~267_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~267_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~61feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \VRAM_inst11|regs~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~61 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \VRAM_inst11|regs~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~125 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \VRAM_inst11|regs~93feeder (
// Equation(s):
// \VRAM_inst11|regs~93feeder_combout  = \RegFile_inst|regs~267_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~267_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~93feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \VRAM_inst11|regs~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~93 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \VRAM_inst11|regs~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~29 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \VRAM_inst11|regs~536 (
// Equation(s):
// \VRAM_inst11|regs~536_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~93_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~29_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~93_q ),
	.datac(\VRAM_inst11|regs~29_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~536_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~536 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|regs~537 (
// Equation(s):
// \VRAM_inst11|regs~537_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~536_combout  & ((\VRAM_inst11|regs~125_q ))) # (!\VRAM_inst11|regs~536_combout  & (\VRAM_inst11|regs~61_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~536_combout ))))

	.dataa(\VRAM_inst11|regs~61_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~125_q ),
	.datad(\VRAM_inst11|regs~536_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~537_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~537 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~538 (
// Equation(s):
// \VRAM_inst11|regs~538_combout  = (\ALU_inst|Mux29~1_combout  & (\ALU_inst|Mux28~1_combout )) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~535_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~537_combout 
// )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~535_combout ),
	.datad(\VRAM_inst11|regs~537_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~538_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~538 .lut_mask = 16'hD9C8;
defparam \VRAM_inst11|regs~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~253feeder (
// Equation(s):
// \VRAM_inst11|regs~253feeder_combout  = \RegFile_inst|regs~267_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~267_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~253feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \VRAM_inst11|regs~253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~253 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \VRAM_inst11|regs~221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~221 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~189feeder (
// Equation(s):
// \VRAM_inst11|regs~189feeder_combout  = \RegFile_inst|regs~267_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~267_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~189feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \VRAM_inst11|regs~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~189 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \VRAM_inst11|regs~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~267_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~157 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~532 (
// Equation(s):
// \VRAM_inst11|regs~532_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~189_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~157_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~189_q ),
	.datac(\VRAM_inst11|regs~157_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~532_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~532 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \VRAM_inst11|regs~533 (
// Equation(s):
// \VRAM_inst11|regs~533_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~532_combout  & (\VRAM_inst11|regs~253_q )) # (!\VRAM_inst11|regs~532_combout  & ((\VRAM_inst11|regs~221_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~532_combout ))))

	.dataa(\VRAM_inst11|regs~253_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~221_q ),
	.datad(\VRAM_inst11|regs~532_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~533_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~533 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~541 (
// Equation(s):
// \VRAM_inst11|regs~541_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~538_combout  & (\VRAM_inst11|regs~540_combout )) # (!\VRAM_inst11|regs~538_combout  & ((\VRAM_inst11|regs~533_combout ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~538_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~540_combout ),
	.datac(\VRAM_inst11|regs~538_combout ),
	.datad(\VRAM_inst11|regs~533_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~541_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~541 .lut_mask = 16'hDAD0;
defparam \VRAM_inst11|regs~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \MUX_inst8|RES[29]~4 (
// Equation(s):
// \MUX_inst8|RES[29]~4_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~541_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux2~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\ALU_inst|Mux2~1_combout ),
	.datad(\VRAM_inst11|regs~541_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[29]~4 .lut_mask = 16'h7250;
defparam \MUX_inst8|RES[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \RegFile_inst|regs~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[29]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~125 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \RegFile_inst|regs~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[29]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~93 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \RegFile_inst|regs~266 (
// Equation(s):
// \RegFile_inst|regs~266_combout  = (\VROM_inst10|DOUT [17] & (((\RegFile_inst|regs~93_q ) # (\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~29_q  & ((!\VROM_inst10|DOUT~1_combout ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~29_q ),
	.datac(\RegFile_inst|regs~93_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~266_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~266 .lut_mask = 16'hAAE4;
defparam \RegFile_inst|regs~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \RegFile_inst|regs~267 (
// Equation(s):
// \RegFile_inst|regs~267_combout  = (\RegFile_inst|regs~266_combout  & ((\RegFile_inst|regs~125_q ) # ((!\VROM_inst10|DOUT~1_combout )))) # (!\RegFile_inst|regs~266_combout  & (((\RegFile_inst|regs~61_q  & \VROM_inst10|DOUT~1_combout ))))

	.dataa(\RegFile_inst|regs~125_q ),
	.datab(\RegFile_inst|regs~61_q ),
	.datac(\RegFile_inst|regs~266_combout ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~267_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~267 .lut_mask = 16'hACF0;
defparam \RegFile_inst|regs~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \MUX_inst6|RES[29]~5 (
// Equation(s):
// \MUX_inst6|RES[29]~5_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~267_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~267_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[29]~5 .lut_mask = 16'hFC0C;
defparam \MUX_inst6|RES[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \ALU_inst|Add1~62 (
// Equation(s):
// \ALU_inst|Add1~62_combout  = (\MUX_inst6|RES[30]~4_combout  & (!\ALU_inst|Add1~61  & VCC)) # (!\MUX_inst6|RES[30]~4_combout  & (\ALU_inst|Add1~61  $ (GND)))
// \ALU_inst|Add1~63  = CARRY((!\MUX_inst6|RES[30]~4_combout  & !\ALU_inst|Add1~61 ))

	.dataa(\MUX_inst6|RES[30]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~61 ),
	.combout(\ALU_inst|Add1~62_combout ),
	.cout(\ALU_inst|Add1~63 ));
// synopsys translate_off
defparam \ALU_inst|Add1~62 .lut_mask = 16'h5A05;
defparam \ALU_inst|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \ALU_inst|Add1~66 (
// Equation(s):
// \ALU_inst|Add1~66_combout  = (\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~62_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[30]~4_combout ))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(gnd),
	.datac(\MUX_inst6|RES[30]~4_combout ),
	.datad(\ALU_inst|Add1~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~66 .lut_mask = 16'hFA50;
defparam \ALU_inst|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \ALU_inst|Mux1~0 (
// Equation(s):
// \ALU_inst|Mux1~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~323_combout ) # (\ALU_inst|Add1~66_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~323_combout  & 
// \ALU_inst|Add1~66_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\RegFile_inst|regs~323_combout ),
	.datad(\ALU_inst|Add1~66_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~0 .lut_mask = 16'h3220;
defparam \ALU_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \ALU_inst|Add2~60 (
// Equation(s):
// \ALU_inst|Add2~60_combout  = ((\RegFile_inst|regs~323_combout  $ (\ALU_inst|Add1~66_combout  $ (!\ALU_inst|Add2~59 )))) # (GND)
// \ALU_inst|Add2~61  = CARRY((\RegFile_inst|regs~323_combout  & ((\ALU_inst|Add1~66_combout ) # (!\ALU_inst|Add2~59 ))) # (!\RegFile_inst|regs~323_combout  & (\ALU_inst|Add1~66_combout  & !\ALU_inst|Add2~59 )))

	.dataa(\RegFile_inst|regs~323_combout ),
	.datab(\ALU_inst|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add2~59 ),
	.combout(\ALU_inst|Add2~60_combout ),
	.cout(\ALU_inst|Add2~61 ));
// synopsys translate_off
defparam \ALU_inst|Add2~60 .lut_mask = 16'h698E;
defparam \ALU_inst|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \ALU_inst|Mux1~1 (
// Equation(s):
// \ALU_inst|Mux1~1_combout  = (\ALU_inst|Mux1~0_combout ) # ((!\VROM_inst10|Equal1~1_combout  & (\Controller_inst2|Selector1~0_combout  & \ALU_inst|Add2~60_combout )))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\ALU_inst|Mux1~0_combout ),
	.datad(\ALU_inst|Add2~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~1 .lut_mask = 16'hF4F0;
defparam \ALU_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \VRAM_inst11|regs~478feeder (
// Equation(s):
// \VRAM_inst11|regs~478feeder_combout  = \RegFile_inst|regs~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~265_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~478feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~478feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~478feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N19
dffeas \VRAM_inst11|regs~478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~478 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \VRAM_inst11|regs~222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~222 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \VRAM_inst11|regs~350feeder (
// Equation(s):
// \VRAM_inst11|regs~350feeder_combout  = \RegFile_inst|regs~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~265_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~350feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~350feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~350feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \VRAM_inst11|regs~350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~350 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \VRAM_inst11|regs~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~94 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \VRAM_inst11|regs~522 (
// Equation(s):
// \VRAM_inst11|regs~522_combout  = (\ALU_inst|Mux29~1_combout  & (((\ALU_inst|Mux28~1_combout )))) # (!\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout  & (\VRAM_inst11|regs~350_q )) # (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~94_q )))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~350_q ),
	.datac(\VRAM_inst11|regs~94_q ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~522_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~522 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \VRAM_inst11|regs~523 (
// Equation(s):
// \VRAM_inst11|regs~523_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~522_combout  & (\VRAM_inst11|regs~478_q )) # (!\VRAM_inst11|regs~522_combout  & ((\VRAM_inst11|regs~222_q ))))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~522_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~478_q ),
	.datac(\VRAM_inst11|regs~222_q ),
	.datad(\VRAM_inst11|regs~522_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~523_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~523 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \VRAM_inst11|regs~510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~510 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \VRAM_inst11|regs~382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~382 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \VRAM_inst11|regs~254feeder (
// Equation(s):
// \VRAM_inst11|regs~254feeder_combout  = \RegFile_inst|regs~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~265_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~254feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \VRAM_inst11|regs~254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~254 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \VRAM_inst11|regs~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~126 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~529 (
// Equation(s):
// \VRAM_inst11|regs~529_combout  = (\ALU_inst|Mux28~1_combout  & (((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~254_q )) # (!\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~126_q )))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~254_q ),
	.datac(\VRAM_inst11|regs~126_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~529_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~529 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~530 (
// Equation(s):
// \VRAM_inst11|regs~530_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~529_combout  & (\VRAM_inst11|regs~510_q )) # (!\VRAM_inst11|regs~529_combout  & ((\VRAM_inst11|regs~382_q ))))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~529_combout ))))

	.dataa(\VRAM_inst11|regs~510_q ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~382_q ),
	.datad(\VRAM_inst11|regs~529_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~530_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~530 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \VRAM_inst11|regs~318feeder (
// Equation(s):
// \VRAM_inst11|regs~318feeder_combout  = \RegFile_inst|regs~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~265_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~318feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \VRAM_inst11|regs~318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~318 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \VRAM_inst11|regs~446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~446 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \VRAM_inst11|regs~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~62 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \VRAM_inst11|regs~190feeder (
// Equation(s):
// \VRAM_inst11|regs~190feeder_combout  = \RegFile_inst|regs~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~265_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~190feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \VRAM_inst11|regs~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~190 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~524 (
// Equation(s):
// \VRAM_inst11|regs~524_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~190_q ))) # (!\ALU_inst|Mux29~1_combout  & (\VRAM_inst11|regs~62_q ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~62_q ),
	.datad(\VRAM_inst11|regs~190_q ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~524_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~524 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~525 (
// Equation(s):
// \VRAM_inst11|regs~525_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~524_combout  & ((\VRAM_inst11|regs~446_q ))) # (!\VRAM_inst11|regs~524_combout  & (\VRAM_inst11|regs~318_q )))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~524_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~318_q ),
	.datac(\VRAM_inst11|regs~446_q ),
	.datad(\VRAM_inst11|regs~524_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~525_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~525 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~158feeder (
// Equation(s):
// \VRAM_inst11|regs~158feeder_combout  = \RegFile_inst|regs~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~265_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~158feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \VRAM_inst11|regs~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~158 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \VRAM_inst11|regs~414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~414 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \VRAM_inst11|regs~286feeder (
// Equation(s):
// \VRAM_inst11|regs~286feeder_combout  = \RegFile_inst|regs~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~265_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~286feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~286feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~286feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \VRAM_inst11|regs~286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~286 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \VRAM_inst11|regs~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~265_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~30 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|regs~526 (
// Equation(s):
// \VRAM_inst11|regs~526_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~286_q ) # ((\ALU_inst|Mux29~1_combout )))) # (!\ALU_inst|Mux28~1_combout  & (((\VRAM_inst11|regs~30_q  & !\ALU_inst|Mux29~1_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~286_q ),
	.datac(\VRAM_inst11|regs~30_q ),
	.datad(\ALU_inst|Mux29~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~526_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~526 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|regs~527 (
// Equation(s):
// \VRAM_inst11|regs~527_combout  = (\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~526_combout  & ((\VRAM_inst11|regs~414_q ))) # (!\VRAM_inst11|regs~526_combout  & (\VRAM_inst11|regs~158_q )))) # (!\ALU_inst|Mux29~1_combout  & 
// (((\VRAM_inst11|regs~526_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\VRAM_inst11|regs~158_q ),
	.datac(\VRAM_inst11|regs~414_q ),
	.datad(\VRAM_inst11|regs~526_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~527_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~527 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \VRAM_inst11|regs~528 (
// Equation(s):
// \VRAM_inst11|regs~528_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~525_combout )) # (!\ALU_inst|Mux31~1_combout  & 
// ((\VRAM_inst11|regs~527_combout )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~525_combout ),
	.datac(\VRAM_inst11|regs~527_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~528_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~528 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \VRAM_inst11|regs~531 (
// Equation(s):
// \VRAM_inst11|regs~531_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~528_combout  & ((\VRAM_inst11|regs~530_combout ))) # (!\VRAM_inst11|regs~528_combout  & (\VRAM_inst11|regs~523_combout )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~528_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~523_combout ),
	.datac(\VRAM_inst11|regs~530_combout ),
	.datad(\VRAM_inst11|regs~528_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~531_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~531 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \MUX_inst8|RES[30]~3 (
// Equation(s):
// \MUX_inst8|RES[30]~3_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & ((\VRAM_inst11|regs~531_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux1~1_combout ))))

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(\Controller_inst2|Decoder1~1_combout ),
	.datac(\ALU_inst|Mux1~1_combout ),
	.datad(\VRAM_inst11|regs~531_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[30]~3 .lut_mask = 16'h7430;
defparam \MUX_inst8|RES[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \RegFile_inst|regs~94feeder (
// Equation(s):
// \RegFile_inst|regs~94feeder_combout  = \MUX_inst8|RES[30]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX_inst8|RES[30]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile_inst|regs~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~94feeder .lut_mask = 16'hF0F0;
defparam \RegFile_inst|regs~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \RegFile_inst|regs~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~94 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \RegFile_inst|regs~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[30]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~126 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \RegFile_inst|regs~264 (
// Equation(s):
// \RegFile_inst|regs~264_combout  = (\VROM_inst10|DOUT [17] & (\VROM_inst10|DOUT~1_combout )) # (!\VROM_inst10|DOUT [17] & ((\VROM_inst10|DOUT~1_combout  & ((\RegFile_inst|regs~62_q ))) # (!\VROM_inst10|DOUT~1_combout  & (\RegFile_inst|regs~30_q ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\VROM_inst10|DOUT~1_combout ),
	.datac(\RegFile_inst|regs~30_q ),
	.datad(\RegFile_inst|regs~62_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~264_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~264 .lut_mask = 16'hDC98;
defparam \RegFile_inst|regs~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \RegFile_inst|regs~265 (
// Equation(s):
// \RegFile_inst|regs~265_combout  = (\VROM_inst10|DOUT [17] & ((\RegFile_inst|regs~264_combout  & ((\RegFile_inst|regs~126_q ))) # (!\RegFile_inst|regs~264_combout  & (\RegFile_inst|regs~94_q )))) # (!\VROM_inst10|DOUT [17] & 
// (((\RegFile_inst|regs~264_combout ))))

	.dataa(\RegFile_inst|regs~94_q ),
	.datab(\RegFile_inst|regs~126_q ),
	.datac(\VROM_inst10|DOUT [17]),
	.datad(\RegFile_inst|regs~264_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~265_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~265 .lut_mask = 16'hCFA0;
defparam \RegFile_inst|regs~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \MUX_inst6|RES[30]~4 (
// Equation(s):
// \MUX_inst6|RES[30]~4_combout  = (\Controller_inst2|Decoder1~0_combout  & (\RegFile_inst|regs~265_combout )) # (!\Controller_inst2|Decoder1~0_combout  & ((\VROM_inst10|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\RegFile_inst|regs~265_combout ),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\Controller_inst2|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[30]~4 .lut_mask = 16'hCCF0;
defparam \MUX_inst6|RES[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \ALU_inst|Add1~64 (
// Equation(s):
// \ALU_inst|Add1~64_combout  = \ALU_inst|Add1~63  $ (!\MUX_inst6|RES[31]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst6|RES[31]~3_combout ),
	.cin(\ALU_inst|Add1~63 ),
	.combout(\ALU_inst|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~64 .lut_mask = 16'hF00F;
defparam \ALU_inst|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \ALU_inst|Add1~95 (
// Equation(s):
// \ALU_inst|Add1~95_combout  = (\Controller_inst2|Selector4~0_combout  & (\ALU_inst|Add1~64_combout )) # (!\Controller_inst2|Selector4~0_combout  & ((\MUX_inst6|RES[31]~3_combout )))

	.dataa(\ALU_inst|Add1~64_combout ),
	.datab(\MUX_inst6|RES[31]~3_combout ),
	.datac(gnd),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~95 .lut_mask = 16'hAACC;
defparam \ALU_inst|Add1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \RegFile_inst|regs~63feeder (
// Equation(s):
// \RegFile_inst|regs~63feeder_combout  = \MUX_inst8|RES[31]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_inst8|RES[31]~2_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~63feeder .lut_mask = 16'hFF00;
defparam \RegFile_inst|regs~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N21
dffeas \RegFile_inst|regs~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~63 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \RegFile_inst|regs~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~31 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \RegFile_inst|regs~322 (
// Equation(s):
// \RegFile_inst|regs~322_combout  = (\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~63_q )) # (!\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~31_q )))

	.dataa(\RegFile_inst|regs~63_q ),
	.datab(gnd),
	.datac(\RegFile_inst|regs~31_q ),
	.datad(\VROM_inst10|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~322_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~322 .lut_mask = 16'hAAF0;
defparam \RegFile_inst|regs~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \ALU_inst|Mux0~0 (
// Equation(s):
// \ALU_inst|Mux0~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\ALU_inst|Add1~95_combout  & ((\RegFile_inst|regs~322_combout ) # (\VROM_inst10|Equal1~1_combout ))) # (!\ALU_inst|Add1~95_combout  & (\RegFile_inst|regs~322_combout  & 
// \VROM_inst10|Equal1~1_combout ))))

	.dataa(\ALU_inst|Add1~95_combout ),
	.datab(\RegFile_inst|regs~322_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~0 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \ALU_inst|Mux0~1 (
// Equation(s):
// \ALU_inst|Mux0~1_combout  = (\ALU_inst|Mux0~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add4~0_combout )))

	.dataa(\ALU_inst|Mux0~0_combout ),
	.datab(\Controller_inst2|Selector1~0_combout ),
	.datac(\VROM_inst10|Equal1~1_combout ),
	.datad(\ALU_inst|Add4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~1 .lut_mask = 16'hAEAA;
defparam \ALU_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \VRAM_inst11|regs~191feeder (
// Equation(s):
// \VRAM_inst11|regs~191feeder_combout  = \RegFile_inst|regs~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~263_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~191feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N21
dffeas \VRAM_inst11|regs~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~191 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \VRAM_inst11|regs~255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~255 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \VRAM_inst11|regs~223feeder (
// Equation(s):
// \VRAM_inst11|regs~223feeder_combout  = \RegFile_inst|regs~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~223feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~223feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~223feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \VRAM_inst11|regs~223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~223 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \VRAM_inst11|regs~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~159 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \VRAM_inst11|regs~514 (
// Equation(s):
// \VRAM_inst11|regs~514_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~223_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~159_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~223_q ),
	.datac(\VRAM_inst11|regs~159_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~514_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~514 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \VRAM_inst11|regs~515 (
// Equation(s):
// \VRAM_inst11|regs~515_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~514_combout  & ((\VRAM_inst11|regs~255_q ))) # (!\VRAM_inst11|regs~514_combout  & (\VRAM_inst11|regs~191_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~514_combout ))))

	.dataa(\VRAM_inst11|regs~191_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~255_q ),
	.datad(\VRAM_inst11|regs~514_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~515_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~515 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \VRAM_inst11|regs~95feeder (
// Equation(s):
// \VRAM_inst11|regs~95feeder_combout  = \RegFile_inst|regs~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~95feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \VRAM_inst11|regs~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~95 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \VRAM_inst11|regs~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~127 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~63feeder (
// Equation(s):
// \VRAM_inst11|regs~63feeder_combout  = \RegFile_inst|regs~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~63feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \VRAM_inst11|regs~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~63 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \VRAM_inst11|regs~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~31 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~516 (
// Equation(s):
// \VRAM_inst11|regs~516_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~63_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~31_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~63_q ),
	.datac(\VRAM_inst11|regs~31_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~516_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~516 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \VRAM_inst11|regs~517 (
// Equation(s):
// \VRAM_inst11|regs~517_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~516_combout  & ((\VRAM_inst11|regs~127_q ))) # (!\VRAM_inst11|regs~516_combout  & (\VRAM_inst11|regs~95_q )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~516_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~95_q ),
	.datac(\VRAM_inst11|regs~127_q ),
	.datad(\VRAM_inst11|regs~516_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~517_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~517 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \VRAM_inst11|regs~518 (
// Equation(s):
// \VRAM_inst11|regs~518_combout  = (\ALU_inst|Mux29~1_combout  & ((\ALU_inst|Mux28~1_combout ) # ((\VRAM_inst11|regs~515_combout )))) # (!\ALU_inst|Mux29~1_combout  & (!\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~517_combout ))))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~515_combout ),
	.datad(\VRAM_inst11|regs~517_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~518_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~518 .lut_mask = 16'hB9A8;
defparam \VRAM_inst11|regs~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~383feeder (
// Equation(s):
// \VRAM_inst11|regs~383feeder_combout  = \RegFile_inst|regs~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~383feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~383feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~383feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \VRAM_inst11|regs~383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~383 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \VRAM_inst11|regs~351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~351 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \VRAM_inst11|regs~319feeder (
// Equation(s):
// \VRAM_inst11|regs~319feeder_combout  = \RegFile_inst|regs~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~319feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~319feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~319feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \VRAM_inst11|regs~319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~319 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \VRAM_inst11|regs~287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~287 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|regs~512 (
// Equation(s):
// \VRAM_inst11|regs~512_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~319_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~287_q )))))

	.dataa(\VRAM_inst11|regs~319_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~287_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~512_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~512 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \VRAM_inst11|regs~513 (
// Equation(s):
// \VRAM_inst11|regs~513_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~512_combout  & (\VRAM_inst11|regs~383_q )) # (!\VRAM_inst11|regs~512_combout  & ((\VRAM_inst11|regs~351_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~512_combout ))))

	.dataa(\VRAM_inst11|regs~383_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~351_q ),
	.datad(\VRAM_inst11|regs~512_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~513_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~513 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \VRAM_inst11|regs~511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~511 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \VRAM_inst11|regs~447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~447 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \VRAM_inst11|regs~479feeder (
// Equation(s):
// \VRAM_inst11|regs~479feeder_combout  = \RegFile_inst|regs~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~479feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~479feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~479feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \VRAM_inst11|regs~479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~479 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \VRAM_inst11|regs~415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~263_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~415 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \VRAM_inst11|regs~519 (
// Equation(s):
// \VRAM_inst11|regs~519_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~479_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~415_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~479_q ),
	.datac(\VRAM_inst11|regs~415_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~519_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~519 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \VRAM_inst11|regs~520 (
// Equation(s):
// \VRAM_inst11|regs~520_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~519_combout  & (\VRAM_inst11|regs~511_q )) # (!\VRAM_inst11|regs~519_combout  & ((\VRAM_inst11|regs~447_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~519_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~511_q ),
	.datac(\VRAM_inst11|regs~447_q ),
	.datad(\VRAM_inst11|regs~519_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~520_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~520 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \VRAM_inst11|regs~521 (
// Equation(s):
// \VRAM_inst11|regs~521_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~518_combout  & ((\VRAM_inst11|regs~520_combout ))) # (!\VRAM_inst11|regs~518_combout  & (\VRAM_inst11|regs~513_combout )))) # (!\ALU_inst|Mux28~1_combout  & 
// (\VRAM_inst11|regs~518_combout ))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\VRAM_inst11|regs~518_combout ),
	.datac(\VRAM_inst11|regs~513_combout ),
	.datad(\VRAM_inst11|regs~520_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~521_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~521 .lut_mask = 16'hEC64;
defparam \VRAM_inst11|regs~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \MUX_inst8|RES[31]~2 (
// Equation(s):
// \MUX_inst8|RES[31]~2_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~521_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux0~1_combout ))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\ALU_inst|Mux0~1_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~521_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[31]~2 .lut_mask = 16'h4E44;
defparam \MUX_inst8|RES[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \RegFile_inst|regs~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[31]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~127 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \RegFile_inst|regs~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[31]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~95 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \RegFile_inst|regs~262 (
// Equation(s):
// \RegFile_inst|regs~262_combout  = (\VROM_inst10|DOUT [17] & (((\RegFile_inst|regs~95_q ) # (\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~31_q  & ((!\VROM_inst10|DOUT~1_combout ))))

	.dataa(\RegFile_inst|regs~31_q ),
	.datab(\VROM_inst10|DOUT [17]),
	.datac(\RegFile_inst|regs~95_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~262_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~262 .lut_mask = 16'hCCE2;
defparam \RegFile_inst|regs~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \RegFile_inst|regs~263 (
// Equation(s):
// \RegFile_inst|regs~263_combout  = (\RegFile_inst|regs~262_combout  & ((\RegFile_inst|regs~127_q ) # ((!\VROM_inst10|DOUT~1_combout )))) # (!\RegFile_inst|regs~262_combout  & (((\RegFile_inst|regs~63_q  & \VROM_inst10|DOUT~1_combout ))))

	.dataa(\RegFile_inst|regs~127_q ),
	.datab(\RegFile_inst|regs~262_combout ),
	.datac(\RegFile_inst|regs~63_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~263_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~263 .lut_mask = 16'hB8CC;
defparam \RegFile_inst|regs~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \MUX_inst6|RES[31]~3 (
// Equation(s):
// \MUX_inst6|RES[31]~3_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~263_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\Controller_inst2|Decoder1~0_combout ),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\RegFile_inst|regs~263_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[31]~3 .lut_mask = 16'hFC30;
defparam \MUX_inst6|RES[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \ALU_inst|Add2~62 (
// Equation(s):
// \ALU_inst|Add2~62_combout  = \RegFile_inst|regs~322_combout  $ (\ALU_inst|Add2~61 )

	.dataa(\RegFile_inst|regs~322_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_inst|Add2~61 ),
	.combout(\ALU_inst|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add2~62 .lut_mask = 16'h5A5A;
defparam \ALU_inst|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \ALU_inst|Add4~0 (
// Equation(s):
// \ALU_inst|Add4~0_combout  = \ALU_inst|Add2~62_combout  $ (((\Controller_inst2|Selector4~0_combout  & ((\ALU_inst|Add1~64_combout ))) # (!\Controller_inst2|Selector4~0_combout  & (\MUX_inst6|RES[31]~3_combout ))))

	.dataa(\MUX_inst6|RES[31]~3_combout ),
	.datab(\ALU_inst|Add1~64_combout ),
	.datac(\ALU_inst|Add2~62_combout ),
	.datad(\Controller_inst2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add4~0 .lut_mask = 16'h3C5A;
defparam \ALU_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \ALU_inst|Mux31~1 (
// Equation(s):
// \ALU_inst|Mux31~1_combout  = (\VROM_inst10|Equal1~1_combout  & ((\ALU_inst|Mux31~0_combout  & ((\ALU_inst|Add4~0_combout ))) # (!\ALU_inst|Mux31~0_combout  & (\ALU_inst|OR_RES [0])))) # (!\VROM_inst10|Equal1~1_combout  & (((\ALU_inst|Mux31~0_combout ))))

	.dataa(\ALU_inst|OR_RES [0]),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Mux31~0_combout ),
	.datad(\ALU_inst|Add4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~1 .lut_mask = 16'hF838;
defparam \ALU_inst|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \VRAM_inst11|regs~483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~483 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \VRAM_inst11|regs~419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~419 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|regs~451feeder (
// Equation(s):
// \VRAM_inst11|regs~451feeder_combout  = \RegFile_inst|regs~319_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~319_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~451feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~451feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~451feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \VRAM_inst11|regs~451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~451feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~451 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \VRAM_inst11|regs~387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~387 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \VRAM_inst11|regs~799 (
// Equation(s):
// \VRAM_inst11|regs~799_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~451_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~387_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~451_q ),
	.datac(\VRAM_inst11|regs~387_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~799_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~799 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \VRAM_inst11|regs~800 (
// Equation(s):
// \VRAM_inst11|regs~800_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~799_combout  & (\VRAM_inst11|regs~483_q )) # (!\VRAM_inst11|regs~799_combout  & ((\VRAM_inst11|regs~419_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~799_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~483_q ),
	.datac(\VRAM_inst11|regs~419_q ),
	.datad(\VRAM_inst11|regs~799_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~800_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~800 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~355feeder (
// Equation(s):
// \VRAM_inst11|regs~355feeder_combout  = \RegFile_inst|regs~319_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~319_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~355feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~355feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~355feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \VRAM_inst11|regs~355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~355 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \VRAM_inst11|regs~323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~323 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|regs~291feeder (
// Equation(s):
// \VRAM_inst11|regs~291feeder_combout  = \RegFile_inst|regs~319_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~319_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~291feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \VRAM_inst11|regs~291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~291 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \VRAM_inst11|regs~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~259 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \VRAM_inst11|regs~792 (
// Equation(s):
// \VRAM_inst11|regs~792_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~291_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~259_q )))))

	.dataa(\VRAM_inst11|regs~291_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~259_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~792_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~792 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|regs~793 (
// Equation(s):
// \VRAM_inst11|regs~793_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~792_combout  & (\VRAM_inst11|regs~355_q )) # (!\VRAM_inst11|regs~792_combout  & ((\VRAM_inst11|regs~323_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~792_combout ))))

	.dataa(\VRAM_inst11|regs~355_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~323_q ),
	.datad(\VRAM_inst11|regs~792_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~793_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~793 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \VRAM_inst11|regs~67feeder (
// Equation(s):
// \VRAM_inst11|regs~67feeder_combout  = \RegFile_inst|regs~319_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~319_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~67feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \VRAM_inst11|regs~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~67 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \VRAM_inst11|regs~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~99 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \VRAM_inst11|regs~35feeder (
// Equation(s):
// \VRAM_inst11|regs~35feeder_combout  = \RegFile_inst|regs~319_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~319_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~35feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \VRAM_inst11|regs~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~35 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \VRAM_inst11|regs~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~3 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \VRAM_inst11|regs~796 (
// Equation(s):
// \VRAM_inst11|regs~796_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~35_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~3_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~35_q ),
	.datac(\VRAM_inst11|regs~3_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~796_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~796 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \VRAM_inst11|regs~797 (
// Equation(s):
// \VRAM_inst11|regs~797_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~796_combout  & ((\VRAM_inst11|regs~99_q ))) # (!\VRAM_inst11|regs~796_combout  & (\VRAM_inst11|regs~67_q )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~796_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~67_q ),
	.datac(\VRAM_inst11|regs~99_q ),
	.datad(\VRAM_inst11|regs~796_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~797_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~797 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \VRAM_inst11|regs~163feeder (
// Equation(s):
// \VRAM_inst11|regs~163feeder_combout  = \RegFile_inst|regs~319_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~319_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~163feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \VRAM_inst11|regs~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~163 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \VRAM_inst11|regs~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~227 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \VRAM_inst11|regs~195feeder (
// Equation(s):
// \VRAM_inst11|regs~195feeder_combout  = \RegFile_inst|regs~319_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~319_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~195feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \VRAM_inst11|regs~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~195 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \VRAM_inst11|regs~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~319_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~131 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|regs~794 (
// Equation(s):
// \VRAM_inst11|regs~794_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~195_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~131_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~195_q ),
	.datac(\VRAM_inst11|regs~131_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~794_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~794 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \VRAM_inst11|regs~795 (
// Equation(s):
// \VRAM_inst11|regs~795_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~794_combout  & ((\VRAM_inst11|regs~227_q ))) # (!\VRAM_inst11|regs~794_combout  & (\VRAM_inst11|regs~163_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~794_combout ))))

	.dataa(\VRAM_inst11|regs~163_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~227_q ),
	.datad(\VRAM_inst11|regs~794_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~795_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~795 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|regs~798 (
// Equation(s):
// \VRAM_inst11|regs~798_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~795_combout ))) # (!\ALU_inst|Mux29~1_combout  & 
// (\VRAM_inst11|regs~797_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~797_combout ),
	.datad(\VRAM_inst11|regs~795_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~798_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~798 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \VRAM_inst11|regs~801 (
// Equation(s):
// \VRAM_inst11|regs~801_combout  = (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~798_combout  & (\VRAM_inst11|regs~800_combout )) # (!\VRAM_inst11|regs~798_combout  & ((\VRAM_inst11|regs~793_combout ))))) # (!\ALU_inst|Mux28~1_combout  & 
// (((\VRAM_inst11|regs~798_combout ))))

	.dataa(\VRAM_inst11|regs~800_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~793_combout ),
	.datad(\VRAM_inst11|regs~798_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~801_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~801 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \MUX_inst8|RES[3]~30 (
// Equation(s):
// \MUX_inst8|RES[3]~30_combout  = (\Controller_inst2|Decoder1~1_combout  & (!\VROM_inst10|Equal2~0_combout  & (\VRAM_inst11|regs~801_combout ))) # (!\Controller_inst2|Decoder1~1_combout  & (((\ALU_inst|Mux28~1_combout ))))

	.dataa(\Controller_inst2|Decoder1~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VRAM_inst11|regs~801_combout ),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[3]~30 .lut_mask = 16'h7520;
defparam \MUX_inst8|RES[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \RegFile_inst|regs~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~354_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~3 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \RegFile_inst|regs~350 (
// Equation(s):
// \RegFile_inst|regs~350_combout  = (\VROM_inst10|Equal4~0_combout  & ((\RegFile_inst|regs~35_q ))) # (!\VROM_inst10|Equal4~0_combout  & (\RegFile_inst|regs~3_q ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\RegFile_inst|regs~3_q ),
	.datad(\RegFile_inst|regs~35_q ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~350_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~350 .lut_mask = 16'hFC30;
defparam \RegFile_inst|regs~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \ALU_inst|Mux28~0 (
// Equation(s):
// \ALU_inst|Mux28~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~350_combout ) # (\ALU_inst|Add1~93_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~350_combout  & 
// \ALU_inst|Add1~93_combout ))))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\RegFile_inst|regs~350_combout ),
	.datad(\ALU_inst|Add1~93_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~0 .lut_mask = 16'h5440;
defparam \ALU_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \ALU_inst|Mux28~1 (
// Equation(s):
// \ALU_inst|Mux28~1_combout  = (\ALU_inst|Mux28~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~6_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Mux28~0_combout ),
	.datad(\ALU_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~1 .lut_mask = 16'hF2F0;
defparam \ALU_inst|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|regs~91feeder (
// Equation(s):
// \VRAM_inst11|regs~91feeder_combout  = \RegFile_inst|regs~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~271_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~91feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \VRAM_inst11|regs~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~91 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \VRAM_inst11|regs~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~123 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \VRAM_inst11|regs~59feeder (
// Equation(s):
// \VRAM_inst11|regs~59feeder_combout  = \RegFile_inst|regs~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~271_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~59feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \VRAM_inst11|regs~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~59 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \VRAM_inst11|regs~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~27 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \VRAM_inst11|regs~556 (
// Equation(s):
// \VRAM_inst11|regs~556_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~59_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~27_q )))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~59_q ),
	.datac(\VRAM_inst11|regs~27_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~556_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~556 .lut_mask = 16'hEE50;
defparam \VRAM_inst11|regs~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \VRAM_inst11|regs~557 (
// Equation(s):
// \VRAM_inst11|regs~557_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~556_combout  & ((\VRAM_inst11|regs~123_q ))) # (!\VRAM_inst11|regs~556_combout  & (\VRAM_inst11|regs~91_q )))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~556_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~91_q ),
	.datac(\VRAM_inst11|regs~123_q ),
	.datad(\VRAM_inst11|regs~556_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~557_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~557 .lut_mask = 16'hF588;
defparam \VRAM_inst11|regs~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \VRAM_inst11|regs~187feeder (
// Equation(s):
// \VRAM_inst11|regs~187feeder_combout  = \RegFile_inst|regs~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~271_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~187feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \VRAM_inst11|regs~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~187 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \VRAM_inst11|regs~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~251 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|regs~219feeder (
// Equation(s):
// \VRAM_inst11|regs~219feeder_combout  = \RegFile_inst|regs~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile_inst|regs~271_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~219feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~219feeder .lut_mask = 16'hFF00;
defparam \VRAM_inst11|regs~219feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \VRAM_inst11|regs~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~219 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \VRAM_inst11|regs~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~155 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|regs~554 (
// Equation(s):
// \VRAM_inst11|regs~554_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~219_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~155_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~219_q ),
	.datac(\VRAM_inst11|regs~155_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~554_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~554 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|regs~555 (
// Equation(s):
// \VRAM_inst11|regs~555_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~554_combout  & ((\VRAM_inst11|regs~251_q ))) # (!\VRAM_inst11|regs~554_combout  & (\VRAM_inst11|regs~187_q )))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~554_combout ))))

	.dataa(\VRAM_inst11|regs~187_q ),
	.datab(\ALU_inst|Mux31~1_combout ),
	.datac(\VRAM_inst11|regs~251_q ),
	.datad(\VRAM_inst11|regs~554_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~555_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~555 .lut_mask = 16'hF388;
defparam \VRAM_inst11|regs~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \VRAM_inst11|regs~558 (
// Equation(s):
// \VRAM_inst11|regs~558_combout  = (\ALU_inst|Mux28~1_combout  & (\ALU_inst|Mux29~1_combout )) # (!\ALU_inst|Mux28~1_combout  & ((\ALU_inst|Mux29~1_combout  & ((\VRAM_inst11|regs~555_combout ))) # (!\ALU_inst|Mux29~1_combout  & 
// (\VRAM_inst11|regs~557_combout ))))

	.dataa(\ALU_inst|Mux28~1_combout ),
	.datab(\ALU_inst|Mux29~1_combout ),
	.datac(\VRAM_inst11|regs~557_combout ),
	.datad(\VRAM_inst11|regs~555_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~558_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~558 .lut_mask = 16'hDC98;
defparam \VRAM_inst11|regs~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \VRAM_inst11|regs~507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile_inst|regs~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~507 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \VRAM_inst11|regs~443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~443 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \VRAM_inst11|regs~475feeder (
// Equation(s):
// \VRAM_inst11|regs~475feeder_combout  = \RegFile_inst|regs~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~271_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~475feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~475feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~475feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \VRAM_inst11|regs~475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~475 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \VRAM_inst11|regs~411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~411 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \VRAM_inst11|regs~559 (
// Equation(s):
// \VRAM_inst11|regs~559_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~475_q ) # ((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & (((\VRAM_inst11|regs~411_q  & !\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALU_inst|Mux30~1_combout ),
	.datab(\VRAM_inst11|regs~475_q ),
	.datac(\VRAM_inst11|regs~411_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~559_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~559 .lut_mask = 16'hAAD8;
defparam \VRAM_inst11|regs~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \VRAM_inst11|regs~560 (
// Equation(s):
// \VRAM_inst11|regs~560_combout  = (\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~559_combout  & (\VRAM_inst11|regs~507_q )) # (!\VRAM_inst11|regs~559_combout  & ((\VRAM_inst11|regs~443_q ))))) # (!\ALU_inst|Mux31~1_combout  & 
// (((\VRAM_inst11|regs~559_combout ))))

	.dataa(\ALU_inst|Mux31~1_combout ),
	.datab(\VRAM_inst11|regs~507_q ),
	.datac(\VRAM_inst11|regs~443_q ),
	.datad(\VRAM_inst11|regs~559_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~560_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~560 .lut_mask = 16'hDDA0;
defparam \VRAM_inst11|regs~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|regs~379feeder (
// Equation(s):
// \VRAM_inst11|regs~379feeder_combout  = \RegFile_inst|regs~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~271_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~379feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \VRAM_inst11|regs~379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~379 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \VRAM_inst11|regs~347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~347 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \VRAM_inst11|regs~315feeder (
// Equation(s):
// \VRAM_inst11|regs~315feeder_combout  = \RegFile_inst|regs~271_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile_inst|regs~271_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~315feeder .lut_mask = 16'hF0F0;
defparam \VRAM_inst11|regs~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \VRAM_inst11|regs~315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VRAM_inst11|regs~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VRAM_inst11|regs~835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~315 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \VRAM_inst11|regs~283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile_inst|regs~271_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VRAM_inst11|regs~837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VRAM_inst11|regs~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VRAM_inst11|regs~283 .is_wysiwyg = "true";
defparam \VRAM_inst11|regs~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \VRAM_inst11|regs~552 (
// Equation(s):
// \VRAM_inst11|regs~552_combout  = (\ALU_inst|Mux30~1_combout  & (((\ALU_inst|Mux31~1_combout )))) # (!\ALU_inst|Mux30~1_combout  & ((\ALU_inst|Mux31~1_combout  & (\VRAM_inst11|regs~315_q )) # (!\ALU_inst|Mux31~1_combout  & ((\VRAM_inst11|regs~283_q )))))

	.dataa(\VRAM_inst11|regs~315_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~283_q ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~552_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~552 .lut_mask = 16'hEE30;
defparam \VRAM_inst11|regs~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \VRAM_inst11|regs~553 (
// Equation(s):
// \VRAM_inst11|regs~553_combout  = (\ALU_inst|Mux30~1_combout  & ((\VRAM_inst11|regs~552_combout  & (\VRAM_inst11|regs~379_q )) # (!\VRAM_inst11|regs~552_combout  & ((\VRAM_inst11|regs~347_q ))))) # (!\ALU_inst|Mux30~1_combout  & 
// (((\VRAM_inst11|regs~552_combout ))))

	.dataa(\VRAM_inst11|regs~379_q ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\VRAM_inst11|regs~347_q ),
	.datad(\VRAM_inst11|regs~552_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~553_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~553 .lut_mask = 16'hBBC0;
defparam \VRAM_inst11|regs~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \VRAM_inst11|regs~561 (
// Equation(s):
// \VRAM_inst11|regs~561_combout  = (\VRAM_inst11|regs~558_combout  & (((\VRAM_inst11|regs~560_combout )) # (!\ALU_inst|Mux28~1_combout ))) # (!\VRAM_inst11|regs~558_combout  & (\ALU_inst|Mux28~1_combout  & ((\VRAM_inst11|regs~553_combout ))))

	.dataa(\VRAM_inst11|regs~558_combout ),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\VRAM_inst11|regs~560_combout ),
	.datad(\VRAM_inst11|regs~553_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|regs~561_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|regs~561 .lut_mask = 16'hE6A2;
defparam \VRAM_inst11|regs~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \MUX_inst8|RES[27]~6 (
// Equation(s):
// \MUX_inst8|RES[27]~6_combout  = (\Controller_inst2|Decoder1~1_combout  & (((!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~561_combout )))) # (!\Controller_inst2|Decoder1~1_combout  & (\ALU_inst|Mux4~1_combout ))

	.dataa(\ALU_inst|Mux4~1_combout ),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\Controller_inst2|Decoder1~1_combout ),
	.datad(\VRAM_inst11|regs~561_combout ),
	.cin(gnd),
	.combout(\MUX_inst8|RES[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst8|RES[27]~6 .lut_mask = 16'h3A0A;
defparam \MUX_inst8|RES[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \RegFile_inst|regs~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MUX_inst8|RES[27]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile_inst|regs~357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~123 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \RegFile_inst|regs~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX_inst8|RES[27]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile_inst|regs~356_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile_inst|regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile_inst|regs~91 .is_wysiwyg = "true";
defparam \RegFile_inst|regs~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \RegFile_inst|regs~270 (
// Equation(s):
// \RegFile_inst|regs~270_combout  = (\VROM_inst10|DOUT [17] & (((\RegFile_inst|regs~91_q ) # (\VROM_inst10|DOUT~1_combout )))) # (!\VROM_inst10|DOUT [17] & (\RegFile_inst|regs~27_q  & ((!\VROM_inst10|DOUT~1_combout ))))

	.dataa(\VROM_inst10|DOUT [17]),
	.datab(\RegFile_inst|regs~27_q ),
	.datac(\RegFile_inst|regs~91_q ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~270_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~270 .lut_mask = 16'hAAE4;
defparam \RegFile_inst|regs~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \RegFile_inst|regs~271 (
// Equation(s):
// \RegFile_inst|regs~271_combout  = (\RegFile_inst|regs~270_combout  & ((\RegFile_inst|regs~123_q ) # ((!\VROM_inst10|DOUT~1_combout )))) # (!\RegFile_inst|regs~270_combout  & (((\RegFile_inst|regs~59_q  & \VROM_inst10|DOUT~1_combout ))))

	.dataa(\RegFile_inst|regs~123_q ),
	.datab(\RegFile_inst|regs~59_q ),
	.datac(\RegFile_inst|regs~270_combout ),
	.datad(\VROM_inst10|DOUT~1_combout ),
	.cin(gnd),
	.combout(\RegFile_inst|regs~271_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile_inst|regs~271 .lut_mask = 16'hACF0;
defparam \RegFile_inst|regs~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \MUX_inst6|RES[27]~7 (
// Equation(s):
// \MUX_inst6|RES[27]~7_combout  = (\Controller_inst2|Decoder1~0_combout  & ((\RegFile_inst|regs~271_combout ))) # (!\Controller_inst2|Decoder1~0_combout  & (\VROM_inst10|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\VROM_inst10|Equal4~0_combout ),
	.datac(\Controller_inst2|Decoder1~0_combout ),
	.datad(\RegFile_inst|regs~271_combout ),
	.cin(gnd),
	.combout(\MUX_inst6|RES[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_inst6|RES[27]~7 .lut_mask = 16'hFC0C;
defparam \MUX_inst6|RES[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \ALU_inst|Add1~69 (
// Equation(s):
// \ALU_inst|Add1~69_combout  = (\Controller_inst2|Selector4~0_combout  & (\ALU_inst|Add1~56_combout )) # (!\Controller_inst2|Selector4~0_combout  & ((\MUX_inst6|RES[27]~7_combout )))

	.dataa(\Controller_inst2|Selector4~0_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Add1~56_combout ),
	.datad(\MUX_inst6|RES[27]~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~69 .lut_mask = 16'hF5A0;
defparam \ALU_inst|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \ALU_inst|Mux4~0 (
// Equation(s):
// \ALU_inst|Mux4~0_combout  = (!\Controller_inst2|Selector1~0_combout  & ((\VROM_inst10|Equal1~1_combout  & ((\RegFile_inst|regs~326_combout ) # (\ALU_inst|Add1~69_combout ))) # (!\VROM_inst10|Equal1~1_combout  & (\RegFile_inst|regs~326_combout  & 
// \ALU_inst|Add1~69_combout ))))

	.dataa(\VROM_inst10|Equal1~1_combout ),
	.datab(\RegFile_inst|regs~326_combout ),
	.datac(\ALU_inst|Add1~69_combout ),
	.datad(\Controller_inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~0 .lut_mask = 16'h00E8;
defparam \ALU_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \ALU_inst|Mux4~1 (
// Equation(s):
// \ALU_inst|Mux4~1_combout  = (\ALU_inst|Mux4~0_combout ) # ((\Controller_inst2|Selector1~0_combout  & (!\VROM_inst10|Equal1~1_combout  & \ALU_inst|Add2~54_combout )))

	.dataa(\Controller_inst2|Selector1~0_combout ),
	.datab(\VROM_inst10|Equal1~1_combout ),
	.datac(\ALU_inst|Add2~54_combout ),
	.datad(\ALU_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~1 .lut_mask = 16'hFF20;
defparam \ALU_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~9 (
// Equation(s):
// \Inst_Fetch_inst3|always0~9_combout  = (!\ALU_inst|Mux4~1_combout  & (!\ALU_inst|Mux3~1_combout  & (!\ALU_inst|Mux2~1_combout  & !\ALU_inst|Mux1~1_combout )))

	.dataa(\ALU_inst|Mux4~1_combout ),
	.datab(\ALU_inst|Mux3~1_combout ),
	.datac(\ALU_inst|Mux2~1_combout ),
	.datad(\ALU_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~9 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~0 (
// Equation(s):
// \Inst_Fetch_inst3|always0~0_combout  = (!\ALU_inst|Mux28~1_combout  & (!\ALU_inst|Mux20~1_combout  & !\ALU_inst|Mux19~1_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|Mux28~1_combout ),
	.datac(\ALU_inst|Mux20~1_combout ),
	.datad(\ALU_inst|Mux19~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~0 .lut_mask = 16'h0003;
defparam \Inst_Fetch_inst3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~2 (
// Equation(s):
// \Inst_Fetch_inst3|always0~2_combout  = (!\ALU_inst|Mux22~1_combout  & (!\ALU_inst|Mux17~1_combout  & (!\ALU_inst|Mux18~1_combout  & !\ALU_inst|Mux21~1_combout )))

	.dataa(\ALU_inst|Mux22~1_combout ),
	.datab(\ALU_inst|Mux17~1_combout ),
	.datac(\ALU_inst|Mux18~1_combout ),
	.datad(\ALU_inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~2 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~4 (
// Equation(s):
// \Inst_Fetch_inst3|always0~4_combout  = (!\ALU_inst|Mux11~1_combout  & (!\ALU_inst|Mux12~1_combout  & (!\ALU_inst|Mux10~1_combout  & !\ALU_inst|Mux9~1_combout )))

	.dataa(\ALU_inst|Mux11~1_combout ),
	.datab(\ALU_inst|Mux12~1_combout ),
	.datac(\ALU_inst|Mux10~1_combout ),
	.datad(\ALU_inst|Mux9~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~4 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~1 (
// Equation(s):
// \Inst_Fetch_inst3|always0~1_combout  = (!\ALU_inst|Mux25~1_combout  & (!\ALU_inst|Mux24~1_combout  & (!\ALU_inst|Mux23~1_combout  & !\ALU_inst|Mux27~1_combout )))

	.dataa(\ALU_inst|Mux25~1_combout ),
	.datab(\ALU_inst|Mux24~1_combout ),
	.datac(\ALU_inst|Mux23~1_combout ),
	.datad(\ALU_inst|Mux27~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~1 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~3 (
// Equation(s):
// \Inst_Fetch_inst3|always0~3_combout  = (!\ALU_inst|Mux14~1_combout  & (!\ALU_inst|Mux16~1_combout  & (!\ALU_inst|Mux15~1_combout  & !\ALU_inst|Mux13~1_combout )))

	.dataa(\ALU_inst|Mux14~1_combout ),
	.datab(\ALU_inst|Mux16~1_combout ),
	.datac(\ALU_inst|Mux15~1_combout ),
	.datad(\ALU_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~3 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~5 (
// Equation(s):
// \Inst_Fetch_inst3|always0~5_combout  = (\Inst_Fetch_inst3|always0~2_combout  & (\Inst_Fetch_inst3|always0~4_combout  & (\Inst_Fetch_inst3|always0~1_combout  & \Inst_Fetch_inst3|always0~3_combout )))

	.dataa(\Inst_Fetch_inst3|always0~2_combout ),
	.datab(\Inst_Fetch_inst3|always0~4_combout ),
	.datac(\Inst_Fetch_inst3|always0~1_combout ),
	.datad(\Inst_Fetch_inst3|always0~3_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~5 .lut_mask = 16'h8000;
defparam \Inst_Fetch_inst3|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~6 (
// Equation(s):
// \Inst_Fetch_inst3|always0~6_combout  = (\Inst_Fetch_inst3|always0~0_combout  & (!\ALU_inst|Mux30~1_combout  & (!\ALU_inst|Mux26~1_combout  & \Inst_Fetch_inst3|always0~5_combout )))

	.dataa(\Inst_Fetch_inst3|always0~0_combout ),
	.datab(\ALU_inst|Mux30~1_combout ),
	.datac(\ALU_inst|Mux26~1_combout ),
	.datad(\Inst_Fetch_inst3|always0~5_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~6 .lut_mask = 16'h0200;
defparam \Inst_Fetch_inst3|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~8 (
// Equation(s):
// \Inst_Fetch_inst3|always0~8_combout  = (!\ALU_inst|Mux8~1_combout  & (!\ALU_inst|Mux5~1_combout  & (!\ALU_inst|Mux7~1_combout  & !\ALU_inst|Mux6~1_combout )))

	.dataa(\ALU_inst|Mux8~1_combout ),
	.datab(\ALU_inst|Mux5~1_combout ),
	.datac(\ALU_inst|Mux7~1_combout ),
	.datad(\ALU_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~8 .lut_mask = 16'h0001;
defparam \Inst_Fetch_inst3|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~7 (
// Equation(s):
// \Inst_Fetch_inst3|always0~7_combout  = (!\ALU_inst|Mux29~1_combout  & (!\ALU_inst|Mux0~1_combout  & (\VROM_inst10|Equal4~0_combout  & !\ALU_inst|Mux31~1_combout )))

	.dataa(\ALU_inst|Mux29~1_combout ),
	.datab(\ALU_inst|Mux0~1_combout ),
	.datac(\VROM_inst10|Equal4~0_combout ),
	.datad(\ALU_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~7 .lut_mask = 16'h0010;
defparam \Inst_Fetch_inst3|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \Inst_Fetch_inst3|always0~10 (
// Equation(s):
// \Inst_Fetch_inst3|always0~10_combout  = (\Inst_Fetch_inst3|always0~9_combout  & (\Inst_Fetch_inst3|always0~6_combout  & (\Inst_Fetch_inst3|always0~8_combout  & \Inst_Fetch_inst3|always0~7_combout )))

	.dataa(\Inst_Fetch_inst3|always0~9_combout ),
	.datab(\Inst_Fetch_inst3|always0~6_combout ),
	.datac(\Inst_Fetch_inst3|always0~8_combout ),
	.datad(\Inst_Fetch_inst3|always0~7_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|always0~10 .lut_mask = 16'h8000;
defparam \Inst_Fetch_inst3|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~29 (
// Equation(s):
// \Inst_Fetch_inst3|PC~29_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~2_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[2]~0_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[2]~0_combout ),
	.datab(\Inst_Fetch_inst3|always0~10_combout ),
	.datac(\Inst_Fetch_inst3|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~29 .lut_mask = 16'hE2E2;
defparam \Inst_Fetch_inst3|PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \Inst_Fetch_inst3|PC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[2] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \VROM_inst10|Equal4~0 (
// Equation(s):
// \VROM_inst10|Equal4~0_combout  = (!\Inst_Fetch_inst3|PC [2] & (\Inst_Fetch_inst3|PC [4] & (!\Inst_Fetch_inst3|PC [3] & \VROM_inst10|Equal0~8_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [4]),
	.datac(\Inst_Fetch_inst3|PC [3]),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal4~0 .lut_mask = 16'h0400;
defparam \VROM_inst10|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~15 (
// Equation(s):
// \Inst_Fetch_inst3|PC~15_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~36_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[19]~34_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~36_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[19]~34_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~15 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \Inst_Fetch_inst3|PC[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[19] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[20]~36 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[20]~36_combout  = (\Inst_Fetch_inst3|PC [20] & (\Inst_Fetch_inst3|PC_add4[19]~35  $ (GND))) # (!\Inst_Fetch_inst3|PC [20] & (!\Inst_Fetch_inst3|PC_add4[19]~35  & VCC))
// \Inst_Fetch_inst3|PC_add4[20]~37  = CARRY((\Inst_Fetch_inst3|PC [20] & !\Inst_Fetch_inst3|PC_add4[19]~35 ))

	.dataa(\Inst_Fetch_inst3|PC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[19]~35 ),
	.combout(\Inst_Fetch_inst3|PC_add4[20]~36_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[20]~37 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[20]~36 .lut_mask = 16'hA50A;
defparam \Inst_Fetch_inst3|PC_add4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~16 (
// Equation(s):
// \Inst_Fetch_inst3|PC~16_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~38_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[20]~36_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[20]~36_combout ),
	.datab(\Inst_Fetch_inst3|Add1~38_combout ),
	.datac(\Inst_Fetch_inst3|always0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~16 .lut_mask = 16'hCACA;
defparam \Inst_Fetch_inst3|PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \Inst_Fetch_inst3|PC[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[20] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[21]~38 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[21]~38_combout  = (\Inst_Fetch_inst3|PC [21] & (!\Inst_Fetch_inst3|PC_add4[20]~37 )) # (!\Inst_Fetch_inst3|PC [21] & ((\Inst_Fetch_inst3|PC_add4[20]~37 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[21]~39  = CARRY((!\Inst_Fetch_inst3|PC_add4[20]~37 ) # (!\Inst_Fetch_inst3|PC [21]))

	.dataa(\Inst_Fetch_inst3|PC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[20]~37 ),
	.combout(\Inst_Fetch_inst3|PC_add4[21]~38_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[21]~39 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[21]~38 .lut_mask = 16'h5A5F;
defparam \Inst_Fetch_inst3|PC_add4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~17 (
// Equation(s):
// \Inst_Fetch_inst3|PC~17_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~40_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[21]~38_combout ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC_add4[21]~38_combout ),
	.datac(\Inst_Fetch_inst3|Add1~40_combout ),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~17 .lut_mask = 16'hF0CC;
defparam \Inst_Fetch_inst3|PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \Inst_Fetch_inst3|PC[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[21] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[22]~40 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[22]~40_combout  = (\Inst_Fetch_inst3|PC [22] & (\Inst_Fetch_inst3|PC_add4[21]~39  $ (GND))) # (!\Inst_Fetch_inst3|PC [22] & (!\Inst_Fetch_inst3|PC_add4[21]~39  & VCC))
// \Inst_Fetch_inst3|PC_add4[22]~41  = CARRY((\Inst_Fetch_inst3|PC [22] & !\Inst_Fetch_inst3|PC_add4[21]~39 ))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[21]~39 ),
	.combout(\Inst_Fetch_inst3|PC_add4[22]~40_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[22]~41 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[22]~40 .lut_mask = 16'hC30C;
defparam \Inst_Fetch_inst3|PC_add4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~18 (
// Equation(s):
// \Inst_Fetch_inst3|PC~18_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~42_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[22]~40_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~42_combout ),
	.datab(\Inst_Fetch_inst3|always0~10_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[22]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~18 .lut_mask = 16'hB8B8;
defparam \Inst_Fetch_inst3|PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \Inst_Fetch_inst3|PC[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[22] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC_add4[23]~42 (
// Equation(s):
// \Inst_Fetch_inst3|PC_add4[23]~42_combout  = (\Inst_Fetch_inst3|PC [23] & (!\Inst_Fetch_inst3|PC_add4[22]~41 )) # (!\Inst_Fetch_inst3|PC [23] & ((\Inst_Fetch_inst3|PC_add4[22]~41 ) # (GND)))
// \Inst_Fetch_inst3|PC_add4[23]~43  = CARRY((!\Inst_Fetch_inst3|PC_add4[22]~41 ) # (!\Inst_Fetch_inst3|PC [23]))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|PC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Fetch_inst3|PC_add4[22]~41 ),
	.combout(\Inst_Fetch_inst3|PC_add4[23]~42_combout ),
	.cout(\Inst_Fetch_inst3|PC_add4[23]~43 ));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC_add4[23]~42 .lut_mask = 16'h3C3F;
defparam \Inst_Fetch_inst3|PC_add4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~19 (
// Equation(s):
// \Inst_Fetch_inst3|PC~19_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~44_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[23]~42_combout )))

	.dataa(gnd),
	.datab(\Inst_Fetch_inst3|Add1~44_combout ),
	.datac(\Inst_Fetch_inst3|always0~10_combout ),
	.datad(\Inst_Fetch_inst3|PC_add4[23]~42_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~19 .lut_mask = 16'hCFC0;
defparam \Inst_Fetch_inst3|PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \Inst_Fetch_inst3|PC[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[23] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~20 (
// Equation(s):
// \Inst_Fetch_inst3|PC~20_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~46_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[24]~44_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~46_combout ),
	.datab(\Inst_Fetch_inst3|PC_add4[24]~44_combout ),
	.datac(gnd),
	.datad(\Inst_Fetch_inst3|always0~10_combout ),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~20 .lut_mask = 16'hAACC;
defparam \Inst_Fetch_inst3|PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \Inst_Fetch_inst3|PC[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[24] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \VROM_inst10|Equal0~6 (
// Equation(s):
// \VROM_inst10|Equal0~6_combout  = (!\Inst_Fetch_inst3|PC [24] & (!\Inst_Fetch_inst3|PC [25] & (!\Inst_Fetch_inst3|PC [26] & !\Inst_Fetch_inst3|PC [27])))

	.dataa(\Inst_Fetch_inst3|PC [24]),
	.datab(\Inst_Fetch_inst3|PC [25]),
	.datac(\Inst_Fetch_inst3|PC [26]),
	.datad(\Inst_Fetch_inst3|PC [27]),
	.cin(gnd),
	.combout(\VROM_inst10|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal0~6 .lut_mask = 16'h0001;
defparam \VROM_inst10|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \VROM_inst10|Equal1~0 (
// Equation(s):
// \VROM_inst10|Equal1~0_combout  = (\Inst_Fetch_inst3|PC [2] & (!\Inst_Fetch_inst3|PC [3] & (!\Inst_Fetch_inst3|PC [4] & \VROM_inst10|Equal0~7_combout )))

	.dataa(\Inst_Fetch_inst3|PC [2]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [4]),
	.datad(\VROM_inst10|Equal0~7_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal1~0 .lut_mask = 16'h0200;
defparam \VROM_inst10|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \VROM_inst10|Equal1~1 (
// Equation(s):
// \VROM_inst10|Equal1~1_combout  = (\VROM_inst10|Equal0~6_combout  & (\VROM_inst10|Equal0~5_combout  & (\VROM_inst10|Equal0~4_combout  & \VROM_inst10|Equal1~0_combout )))

	.dataa(\VROM_inst10|Equal0~6_combout ),
	.datab(\VROM_inst10|Equal0~5_combout ),
	.datac(\VROM_inst10|Equal0~4_combout ),
	.datad(\VROM_inst10|Equal1~0_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal1~1 .lut_mask = 16'h8000;
defparam \VROM_inst10|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~30 (
// Equation(s):
// \Inst_Fetch_inst3|PC~30_combout  = (\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|Add1~4_combout )) # (!\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|PC_add4[3]~2_combout )))

	.dataa(\Inst_Fetch_inst3|Add1~4_combout ),
	.datab(\Inst_Fetch_inst3|always0~10_combout ),
	.datac(\Inst_Fetch_inst3|PC_add4[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~30 .lut_mask = 16'hB8B8;
defparam \Inst_Fetch_inst3|PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \Inst_Fetch_inst3|PC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[3] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \Inst_Fetch_inst3|PC~28 (
// Equation(s):
// \Inst_Fetch_inst3|PC~28_combout  = (\Inst_Fetch_inst3|always0~10_combout  & ((\Inst_Fetch_inst3|Add1~6_combout ))) # (!\Inst_Fetch_inst3|always0~10_combout  & (\Inst_Fetch_inst3|PC_add4[4]~4_combout ))

	.dataa(\Inst_Fetch_inst3|PC_add4[4]~4_combout ),
	.datab(\Inst_Fetch_inst3|always0~10_combout ),
	.datac(\Inst_Fetch_inst3|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_Fetch_inst3|PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC~28 .lut_mask = 16'hE2E2;
defparam \Inst_Fetch_inst3|PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \Inst_Fetch_inst3|PC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Inst_Fetch_inst3|PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Fetch_inst3|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Fetch_inst3|PC[4] .is_wysiwyg = "true";
defparam \Inst_Fetch_inst3|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \VROM_inst10|Equal2~0 (
// Equation(s):
// \VROM_inst10|Equal2~0_combout  = (!\Inst_Fetch_inst3|PC [4] & (\Inst_Fetch_inst3|PC [3] & (!\Inst_Fetch_inst3|PC [2] & \VROM_inst10|Equal0~8_combout )))

	.dataa(\Inst_Fetch_inst3|PC [4]),
	.datab(\Inst_Fetch_inst3|PC [3]),
	.datac(\Inst_Fetch_inst3|PC [2]),
	.datad(\VROM_inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\VROM_inst10|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VROM_inst10|Equal2~0 .lut_mask = 16'h0400;
defparam \VROM_inst10|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \VRAM_inst11|DOUT[31]~0 (
// Equation(s):
// \VRAM_inst11|DOUT[31]~0_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~521_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~521_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[31]~0 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \VRAM_inst11|DOUT[30]~1 (
// Equation(s):
// \VRAM_inst11|DOUT[30]~1_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~531_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VRAM_inst11|regs~531_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[30]~1 .lut_mask = 16'h3030;
defparam \VRAM_inst11|DOUT[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \VRAM_inst11|DOUT[29]~2 (
// Equation(s):
// \VRAM_inst11|DOUT[29]~2_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~541_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~541_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[29]~2 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \VRAM_inst11|DOUT[28]~3 (
// Equation(s):
// \VRAM_inst11|DOUT[28]~3_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~551_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(\VRAM_inst11|regs~551_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[28]~3 .lut_mask = 16'h3030;
defparam \VRAM_inst11|DOUT[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \VRAM_inst11|DOUT[27]~4 (
// Equation(s):
// \VRAM_inst11|DOUT[27]~4_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~561_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~561_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[27]~4 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \VRAM_inst11|DOUT[26]~5 (
// Equation(s):
// \VRAM_inst11|DOUT[26]~5_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~571_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~571_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[26]~5 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \VRAM_inst11|DOUT[25]~6 (
// Equation(s):
// \VRAM_inst11|DOUT[25]~6_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~581_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~581_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[25]~6 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \VRAM_inst11|DOUT[24]~7 (
// Equation(s):
// \VRAM_inst11|DOUT[24]~7_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~591_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~591_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[24]~7 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \VRAM_inst11|DOUT[23]~8 (
// Equation(s):
// \VRAM_inst11|DOUT[23]~8_combout  = (\VRAM_inst11|regs~601_combout  & !\VROM_inst10|Equal2~0_combout )

	.dataa(gnd),
	.datab(\VRAM_inst11|regs~601_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[23]~8 .lut_mask = 16'h0C0C;
defparam \VRAM_inst11|DOUT[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \VRAM_inst11|DOUT[22]~9 (
// Equation(s):
// \VRAM_inst11|DOUT[22]~9_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~611_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~611_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[22]~9 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \VRAM_inst11|DOUT[21]~10 (
// Equation(s):
// \VRAM_inst11|DOUT[21]~10_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~621_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~621_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[21]~10 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \VRAM_inst11|DOUT[20]~11 (
// Equation(s):
// \VRAM_inst11|DOUT[20]~11_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~631_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~631_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[20]~11 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \VRAM_inst11|DOUT[19]~12 (
// Equation(s):
// \VRAM_inst11|DOUT[19]~12_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~641_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~641_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[19]~12 .lut_mask = 16'h3300;
defparam \VRAM_inst11|DOUT[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \VRAM_inst11|DOUT[18]~13 (
// Equation(s):
// \VRAM_inst11|DOUT[18]~13_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~651_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~651_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[18]~13 .lut_mask = 16'h3300;
defparam \VRAM_inst11|DOUT[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[17]~14 (
// Equation(s):
// \VRAM_inst11|DOUT[17]~14_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~661_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~661_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[17]~14 .lut_mask = 16'h3300;
defparam \VRAM_inst11|DOUT[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \VRAM_inst11|DOUT[16]~15 (
// Equation(s):
// \VRAM_inst11|DOUT[16]~15_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~671_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~671_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[16]~15 .lut_mask = 16'h3300;
defparam \VRAM_inst11|DOUT[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[15]~16 (
// Equation(s):
// \VRAM_inst11|DOUT[15]~16_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~681_combout )

	.dataa(gnd),
	.datab(\VROM_inst10|Equal2~0_combout ),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~681_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[15]~16 .lut_mask = 16'h3300;
defparam \VRAM_inst11|DOUT[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \VRAM_inst11|DOUT[14]~17 (
// Equation(s):
// \VRAM_inst11|DOUT[14]~17_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~691_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~691_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[14]~17 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \VRAM_inst11|DOUT[13]~18 (
// Equation(s):
// \VRAM_inst11|DOUT[13]~18_combout  = (\VRAM_inst11|regs~701_combout  & !\VROM_inst10|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VRAM_inst11|regs~701_combout ),
	.datad(\VROM_inst10|Equal2~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[13]~18 .lut_mask = 16'h00F0;
defparam \VRAM_inst11|DOUT[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|DOUT[12]~19 (
// Equation(s):
// \VRAM_inst11|DOUT[12]~19_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~711_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~711_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[12]~19 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \VRAM_inst11|DOUT[11]~20 (
// Equation(s):
// \VRAM_inst11|DOUT[11]~20_combout  = (\VRAM_inst11|regs~721_combout  & !\VROM_inst10|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VRAM_inst11|regs~721_combout ),
	.datad(\VROM_inst10|Equal2~0_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[11]~20 .lut_mask = 16'h00F0;
defparam \VRAM_inst11|DOUT[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \VRAM_inst11|DOUT[10]~21 (
// Equation(s):
// \VRAM_inst11|DOUT[10]~21_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~731_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~731_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[10]~21 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \VRAM_inst11|DOUT[9]~22 (
// Equation(s):
// \VRAM_inst11|DOUT[9]~22_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~741_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~741_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[9]~22 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \VRAM_inst11|DOUT[8]~23 (
// Equation(s):
// \VRAM_inst11|DOUT[8]~23_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~751_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~751_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[8]~23 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \VRAM_inst11|DOUT[7]~24 (
// Equation(s):
// \VRAM_inst11|DOUT[7]~24_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~761_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~761_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[7]~24 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \VRAM_inst11|DOUT[6]~25 (
// Equation(s):
// \VRAM_inst11|DOUT[6]~25_combout  = (\VRAM_inst11|regs~771_combout  & !\VROM_inst10|Equal2~0_combout )

	.dataa(gnd),
	.datab(\VRAM_inst11|regs~771_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[6]~25 .lut_mask = 16'h0C0C;
defparam \VRAM_inst11|DOUT[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \VRAM_inst11|DOUT[5]~26 (
// Equation(s):
// \VRAM_inst11|DOUT[5]~26_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~781_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~781_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[5]~26 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[4]~27 (
// Equation(s):
// \VRAM_inst11|DOUT[4]~27_combout  = (\VRAM_inst11|regs~791_combout  & !\VROM_inst10|Equal2~0_combout )

	.dataa(gnd),
	.datab(\VRAM_inst11|regs~791_combout ),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[4]~27 .lut_mask = 16'h0C0C;
defparam \VRAM_inst11|DOUT[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[3]~28 (
// Equation(s):
// \VRAM_inst11|DOUT[3]~28_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~801_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~801_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[3]~28 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \VRAM_inst11|DOUT[2]~29 (
// Equation(s):
// \VRAM_inst11|DOUT[2]~29_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~811_combout )

	.dataa(\VROM_inst10|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VRAM_inst11|regs~811_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[2]~29 .lut_mask = 16'h5500;
defparam \VRAM_inst11|DOUT[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \VRAM_inst11|DOUT[1]~30 (
// Equation(s):
// \VRAM_inst11|DOUT[1]~30_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~821_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~821_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[1]~30 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \VRAM_inst11|DOUT[0]~31 (
// Equation(s):
// \VRAM_inst11|DOUT[0]~31_combout  = (!\VROM_inst10|Equal2~0_combout  & \VRAM_inst11|regs~831_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VROM_inst10|Equal2~0_combout ),
	.datad(\VRAM_inst11|regs~831_combout ),
	.cin(gnd),
	.combout(\VRAM_inst11|DOUT[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \VRAM_inst11|DOUT[0]~31 .lut_mask = 16'h0F00;
defparam \VRAM_inst11|DOUT[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

assign RAM_OUT[31] = \RAM_OUT[31]~output_o ;

assign RAM_OUT[30] = \RAM_OUT[30]~output_o ;

assign RAM_OUT[29] = \RAM_OUT[29]~output_o ;

assign RAM_OUT[28] = \RAM_OUT[28]~output_o ;

assign RAM_OUT[27] = \RAM_OUT[27]~output_o ;

assign RAM_OUT[26] = \RAM_OUT[26]~output_o ;

assign RAM_OUT[25] = \RAM_OUT[25]~output_o ;

assign RAM_OUT[24] = \RAM_OUT[24]~output_o ;

assign RAM_OUT[23] = \RAM_OUT[23]~output_o ;

assign RAM_OUT[22] = \RAM_OUT[22]~output_o ;

assign RAM_OUT[21] = \RAM_OUT[21]~output_o ;

assign RAM_OUT[20] = \RAM_OUT[20]~output_o ;

assign RAM_OUT[19] = \RAM_OUT[19]~output_o ;

assign RAM_OUT[18] = \RAM_OUT[18]~output_o ;

assign RAM_OUT[17] = \RAM_OUT[17]~output_o ;

assign RAM_OUT[16] = \RAM_OUT[16]~output_o ;

assign RAM_OUT[15] = \RAM_OUT[15]~output_o ;

assign RAM_OUT[14] = \RAM_OUT[14]~output_o ;

assign RAM_OUT[13] = \RAM_OUT[13]~output_o ;

assign RAM_OUT[12] = \RAM_OUT[12]~output_o ;

assign RAM_OUT[11] = \RAM_OUT[11]~output_o ;

assign RAM_OUT[10] = \RAM_OUT[10]~output_o ;

assign RAM_OUT[9] = \RAM_OUT[9]~output_o ;

assign RAM_OUT[8] = \RAM_OUT[8]~output_o ;

assign RAM_OUT[7] = \RAM_OUT[7]~output_o ;

assign RAM_OUT[6] = \RAM_OUT[6]~output_o ;

assign RAM_OUT[5] = \RAM_OUT[5]~output_o ;

assign RAM_OUT[4] = \RAM_OUT[4]~output_o ;

assign RAM_OUT[3] = \RAM_OUT[3]~output_o ;

assign RAM_OUT[2] = \RAM_OUT[2]~output_o ;

assign RAM_OUT[1] = \RAM_OUT[1]~output_o ;

assign RAM_OUT[0] = \RAM_OUT[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
