Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  9 15:16:24 2020
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.198     -297.138                     90                  972        0.097        0.000                      0                  972        4.500        0.000                       0                   269  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.198     -297.138                     90                  972        0.097        0.000                      0                  972        4.500        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           90  Failing Endpoints,  Worst Slack       -4.198ns,  Total Violation     -297.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.198ns  (required time - arrival time)
  Source:                 filter0/blue8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/blue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.095ns  (logic 8.674ns (61.538%)  route 5.421ns (38.462%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.650     5.171    filter0/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  filter0/blue8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.984 r  filter0/blue8__1/P[0]
                         net (fo=2, routed)           1.165    10.149    filter0/blue8__1_n_105
    SLICE_X56Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    10.728 r  filter0/blue0__1_carry/O[2]
                         net (fo=2, routed)           0.667    11.395    filter0/blue0__1_carry_n_5
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.330    11.725 r  filter0/blue0__96_carry_i_1/O
                         net (fo=2, routed)           0.690    12.415    filter0/blue0__96_carry_i_1_n_0
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.327    12.742 r  filter0/blue0__96_carry_i_4/O
                         net (fo=1, routed)           0.000    12.742    filter0/blue0__96_carry_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.143 r  filter0/blue0__96_carry/CO[3]
                         net (fo=1, routed)           0.000    13.143    filter0/blue0__96_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  filter0/blue0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.257    filter0/blue0__96_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.496 r  filter0/blue0__96_carry__1/O[2]
                         net (fo=2, routed)           0.735    14.231    filter0/blue0__96_carry__1_n_5
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.331    14.562 r  filter0/blue0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.270    filter0/blue0__190_carry__1_i_1_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.331    15.601 r  filter0/blue0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.601    filter0/blue0__190_carry__1_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.977 r  filter0/blue0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.977    filter0/blue0__190_carry__1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.216 r  filter0/blue0__190_carry__2/O[2]
                         net (fo=2, routed)           0.867    17.083    filter0/p_1_in[14]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.330    17.413 r  filter0/blue0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.580    17.993    filter0/blue0__284_carry__2_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.581 r  filter0/blue0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.009    18.590    filter0/blue0__284_carry__2_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  filter0/blue0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.704    filter0/blue0__284_carry__3_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  filter0/blue0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.818    filter0/blue0__284_carry__4_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  filter0/blue0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.932    filter0/blue0__284_carry__5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.266 r  filter0/blue0__284_carry__6/O[1]
                         net (fo=1, routed)           0.000    19.266    filter0/blue0[29]
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[29]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.062    15.068    filter0/blue_reg[29]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.266    
  -------------------------------------------------------------------
                         slack                                 -4.198    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 filter0/red8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/red_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.077ns  (logic 8.725ns (61.982%)  route 5.352ns (38.019%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.647     5.167    filter0/clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  filter0/red8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.980 r  filter0/red8__1/P[0]
                         net (fo=2, routed)           1.031    10.012    filter0/red8__1_n_105
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.538 r  filter0/red0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.538    filter0/red0__1_carry_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.777 r  filter0/red0__1_carry__0/O[2]
                         net (fo=2, routed)           0.662    11.438    filter0/red0__1_carry__0_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.331    11.769 r  filter0/red0__96_carry__0_i_1/O
                         net (fo=2, routed)           0.708    12.477    filter0/red0__96_carry__0_i_1_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    12.808 r  filter0/red0__96_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.808    filter0/red0__96_carry__0_i_5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  filter0/red0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.184    filter0/red0__96_carry__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.423 r  filter0/red0__96_carry__1/O[2]
                         net (fo=2, routed)           0.825    14.248    filter0/red0__96_carry__1_n_5
    SLICE_X12Y47         LUT3 (Prop_lut3_I1_O)        0.330    14.578 r  filter0/red0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.286    filter0/red0__190_carry__1_i_1_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.331    15.617 r  filter0/red0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.617    filter0/red0__190_carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.993 r  filter0/red0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.993    filter0/red0__190_carry__1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.232 r  filter0/red0__190_carry__2/O[2]
                         net (fo=2, routed)           0.769    17.001    filter0/red0__190_carry__2_n_5
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.330    17.331 r  filter0/red0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.649    17.979    filter0/red0__284_carry__2_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.567 r  filter0/red0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.001    18.568    filter0/red0__284_carry__2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  filter0/red0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.682    filter0/red0__284_carry__3_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  filter0/red0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.796    filter0/red0__284_carry__4_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  filter0/red0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.910    filter0/red0__284_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.244 r  filter0/red0__284_carry__6/O[1]
                         net (fo=1, routed)           0.000    19.244    filter0/red0[29]
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[29]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    15.066    filter0/red_reg[29]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.244    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.177ns  (required time - arrival time)
  Source:                 filter0/blue8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/blue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.074ns  (logic 8.653ns (61.481%)  route 5.421ns (38.519%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.650     5.171    filter0/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  filter0/blue8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.984 r  filter0/blue8__1/P[0]
                         net (fo=2, routed)           1.165    10.149    filter0/blue8__1_n_105
    SLICE_X56Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    10.728 r  filter0/blue0__1_carry/O[2]
                         net (fo=2, routed)           0.667    11.395    filter0/blue0__1_carry_n_5
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.330    11.725 r  filter0/blue0__96_carry_i_1/O
                         net (fo=2, routed)           0.690    12.415    filter0/blue0__96_carry_i_1_n_0
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.327    12.742 r  filter0/blue0__96_carry_i_4/O
                         net (fo=1, routed)           0.000    12.742    filter0/blue0__96_carry_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.143 r  filter0/blue0__96_carry/CO[3]
                         net (fo=1, routed)           0.000    13.143    filter0/blue0__96_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  filter0/blue0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.257    filter0/blue0__96_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.496 r  filter0/blue0__96_carry__1/O[2]
                         net (fo=2, routed)           0.735    14.231    filter0/blue0__96_carry__1_n_5
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.331    14.562 r  filter0/blue0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.270    filter0/blue0__190_carry__1_i_1_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.331    15.601 r  filter0/blue0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.601    filter0/blue0__190_carry__1_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.977 r  filter0/blue0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.977    filter0/blue0__190_carry__1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.216 r  filter0/blue0__190_carry__2/O[2]
                         net (fo=2, routed)           0.867    17.083    filter0/p_1_in[14]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.330    17.413 r  filter0/blue0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.580    17.993    filter0/blue0__284_carry__2_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.581 r  filter0/blue0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.009    18.590    filter0/blue0__284_carry__2_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  filter0/blue0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.704    filter0/blue0__284_carry__3_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  filter0/blue0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.818    filter0/blue0__284_carry__4_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  filter0/blue0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.932    filter0/blue0__284_carry__5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.245 r  filter0/blue0__284_carry__6/O[3]
                         net (fo=1, routed)           0.000    19.245    filter0/blue0[31]
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.062    15.068    filter0/blue_reg[31]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.245    
  -------------------------------------------------------------------
                         slack                                 -4.177    

Slack (VIOLATED) :        -4.158ns  (required time - arrival time)
  Source:                 filter0/red8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/red_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.056ns  (logic 8.704ns (61.925%)  route 5.352ns (38.075%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.647     5.167    filter0/clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  filter0/red8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.980 r  filter0/red8__1/P[0]
                         net (fo=2, routed)           1.031    10.012    filter0/red8__1_n_105
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.538 r  filter0/red0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.538    filter0/red0__1_carry_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.777 r  filter0/red0__1_carry__0/O[2]
                         net (fo=2, routed)           0.662    11.438    filter0/red0__1_carry__0_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.331    11.769 r  filter0/red0__96_carry__0_i_1/O
                         net (fo=2, routed)           0.708    12.477    filter0/red0__96_carry__0_i_1_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    12.808 r  filter0/red0__96_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.808    filter0/red0__96_carry__0_i_5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  filter0/red0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.184    filter0/red0__96_carry__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.423 r  filter0/red0__96_carry__1/O[2]
                         net (fo=2, routed)           0.825    14.248    filter0/red0__96_carry__1_n_5
    SLICE_X12Y47         LUT3 (Prop_lut3_I1_O)        0.330    14.578 r  filter0/red0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.286    filter0/red0__190_carry__1_i_1_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.331    15.617 r  filter0/red0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.617    filter0/red0__190_carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.993 r  filter0/red0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.993    filter0/red0__190_carry__1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.232 r  filter0/red0__190_carry__2/O[2]
                         net (fo=2, routed)           0.769    17.001    filter0/red0__190_carry__2_n_5
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.330    17.331 r  filter0/red0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.649    17.979    filter0/red0__284_carry__2_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.567 r  filter0/red0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.001    18.568    filter0/red0__284_carry__2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  filter0/red0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.682    filter0/red0__284_carry__3_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  filter0/red0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.796    filter0/red0__284_carry__4_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  filter0/red0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.910    filter0/red0__284_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.223 r  filter0/red0__284_carry__6/O[3]
                         net (fo=1, routed)           0.000    19.223    filter0/red0[31]
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[31]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    15.066    filter0/red_reg[31]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.223    
  -------------------------------------------------------------------
                         slack                                 -4.158    

Slack (VIOLATED) :        -4.103ns  (required time - arrival time)
  Source:                 filter0/blue8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/blue_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.000ns  (logic 8.579ns (61.277%)  route 5.421ns (38.723%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.650     5.171    filter0/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  filter0/blue8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.984 r  filter0/blue8__1/P[0]
                         net (fo=2, routed)           1.165    10.149    filter0/blue8__1_n_105
    SLICE_X56Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    10.728 r  filter0/blue0__1_carry/O[2]
                         net (fo=2, routed)           0.667    11.395    filter0/blue0__1_carry_n_5
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.330    11.725 r  filter0/blue0__96_carry_i_1/O
                         net (fo=2, routed)           0.690    12.415    filter0/blue0__96_carry_i_1_n_0
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.327    12.742 r  filter0/blue0__96_carry_i_4/O
                         net (fo=1, routed)           0.000    12.742    filter0/blue0__96_carry_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.143 r  filter0/blue0__96_carry/CO[3]
                         net (fo=1, routed)           0.000    13.143    filter0/blue0__96_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  filter0/blue0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.257    filter0/blue0__96_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.496 r  filter0/blue0__96_carry__1/O[2]
                         net (fo=2, routed)           0.735    14.231    filter0/blue0__96_carry__1_n_5
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.331    14.562 r  filter0/blue0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.270    filter0/blue0__190_carry__1_i_1_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.331    15.601 r  filter0/blue0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.601    filter0/blue0__190_carry__1_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.977 r  filter0/blue0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.977    filter0/blue0__190_carry__1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.216 r  filter0/blue0__190_carry__2/O[2]
                         net (fo=2, routed)           0.867    17.083    filter0/p_1_in[14]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.330    17.413 r  filter0/blue0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.580    17.993    filter0/blue0__284_carry__2_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.581 r  filter0/blue0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.009    18.590    filter0/blue0__284_carry__2_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  filter0/blue0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.704    filter0/blue0__284_carry__3_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  filter0/blue0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.818    filter0/blue0__284_carry__4_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  filter0/blue0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.932    filter0/blue0__284_carry__5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.171 r  filter0/blue0__284_carry__6/O[2]
                         net (fo=1, routed)           0.000    19.171    filter0/blue0[30]
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[30]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.062    15.068    filter0/blue_reg[30]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.171    
  -------------------------------------------------------------------
                         slack                                 -4.103    

Slack (VIOLATED) :        -4.087ns  (required time - arrival time)
  Source:                 filter0/blue8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/blue_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.984ns  (logic 8.563ns (61.233%)  route 5.421ns (38.767%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.650     5.171    filter0/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  filter0/blue8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.984 r  filter0/blue8__1/P[0]
                         net (fo=2, routed)           1.165    10.149    filter0/blue8__1_n_105
    SLICE_X56Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    10.728 r  filter0/blue0__1_carry/O[2]
                         net (fo=2, routed)           0.667    11.395    filter0/blue0__1_carry_n_5
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.330    11.725 r  filter0/blue0__96_carry_i_1/O
                         net (fo=2, routed)           0.690    12.415    filter0/blue0__96_carry_i_1_n_0
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.327    12.742 r  filter0/blue0__96_carry_i_4/O
                         net (fo=1, routed)           0.000    12.742    filter0/blue0__96_carry_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.143 r  filter0/blue0__96_carry/CO[3]
                         net (fo=1, routed)           0.000    13.143    filter0/blue0__96_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  filter0/blue0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.257    filter0/blue0__96_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.496 r  filter0/blue0__96_carry__1/O[2]
                         net (fo=2, routed)           0.735    14.231    filter0/blue0__96_carry__1_n_5
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.331    14.562 r  filter0/blue0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.270    filter0/blue0__190_carry__1_i_1_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.331    15.601 r  filter0/blue0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.601    filter0/blue0__190_carry__1_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.977 r  filter0/blue0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.977    filter0/blue0__190_carry__1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.216 r  filter0/blue0__190_carry__2/O[2]
                         net (fo=2, routed)           0.867    17.083    filter0/p_1_in[14]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.330    17.413 r  filter0/blue0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.580    17.993    filter0/blue0__284_carry__2_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.581 r  filter0/blue0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.009    18.590    filter0/blue0__284_carry__2_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  filter0/blue0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.704    filter0/blue0__284_carry__3_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  filter0/blue0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.818    filter0/blue0__284_carry__4_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  filter0/blue0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.932    filter0/blue0__284_carry__5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.155 r  filter0/blue0__284_carry__6/O[0]
                         net (fo=1, routed)           0.000    19.155    filter0/blue0[28]
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  filter0/blue_reg[28]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.062    15.068    filter0/blue_reg[28]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.155    
  -------------------------------------------------------------------
                         slack                                 -4.087    

Slack (VIOLATED) :        -4.086ns  (required time - arrival time)
  Source:                 filter0/blue8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/blue_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 8.560ns (61.224%)  route 5.421ns (38.776%))
  Logic Levels:           15  (CARRY4=10 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.650     5.171    filter0/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  filter0/blue8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.984 r  filter0/blue8__1/P[0]
                         net (fo=2, routed)           1.165    10.149    filter0/blue8__1_n_105
    SLICE_X56Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    10.728 r  filter0/blue0__1_carry/O[2]
                         net (fo=2, routed)           0.667    11.395    filter0/blue0__1_carry_n_5
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.330    11.725 r  filter0/blue0__96_carry_i_1/O
                         net (fo=2, routed)           0.690    12.415    filter0/blue0__96_carry_i_1_n_0
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.327    12.742 r  filter0/blue0__96_carry_i_4/O
                         net (fo=1, routed)           0.000    12.742    filter0/blue0__96_carry_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.143 r  filter0/blue0__96_carry/CO[3]
                         net (fo=1, routed)           0.000    13.143    filter0/blue0__96_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  filter0/blue0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.257    filter0/blue0__96_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.496 r  filter0/blue0__96_carry__1/O[2]
                         net (fo=2, routed)           0.735    14.231    filter0/blue0__96_carry__1_n_5
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.331    14.562 r  filter0/blue0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.270    filter0/blue0__190_carry__1_i_1_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.331    15.601 r  filter0/blue0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.601    filter0/blue0__190_carry__1_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.977 r  filter0/blue0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.977    filter0/blue0__190_carry__1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.216 r  filter0/blue0__190_carry__2/O[2]
                         net (fo=2, routed)           0.867    17.083    filter0/p_1_in[14]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.330    17.413 r  filter0/blue0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.580    17.993    filter0/blue0__284_carry__2_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.581 r  filter0/blue0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.009    18.590    filter0/blue0__284_carry__2_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  filter0/blue0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.704    filter0/blue0__284_carry__3_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  filter0/blue0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.818    filter0/blue0__284_carry__4_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.152 r  filter0/blue0__284_carry__5/O[1]
                         net (fo=1, routed)           0.000    19.152    filter0/blue0[25]
    SLICE_X53Y27         FDRE                                         r  filter0/blue_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.438    14.779    filter0/clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  filter0/blue_reg[25]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.062    15.066    filter0/blue_reg[25]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.152    
  -------------------------------------------------------------------
                         slack                                 -4.086    

Slack (VIOLATED) :        -4.084ns  (required time - arrival time)
  Source:                 filter0/red8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/red_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.982ns  (logic 8.630ns (61.723%)  route 5.352ns (38.277%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.647     5.167    filter0/clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  filter0/red8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.980 r  filter0/red8__1/P[0]
                         net (fo=2, routed)           1.031    10.012    filter0/red8__1_n_105
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.538 r  filter0/red0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.538    filter0/red0__1_carry_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.777 r  filter0/red0__1_carry__0/O[2]
                         net (fo=2, routed)           0.662    11.438    filter0/red0__1_carry__0_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.331    11.769 r  filter0/red0__96_carry__0_i_1/O
                         net (fo=2, routed)           0.708    12.477    filter0/red0__96_carry__0_i_1_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    12.808 r  filter0/red0__96_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.808    filter0/red0__96_carry__0_i_5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  filter0/red0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.184    filter0/red0__96_carry__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.423 r  filter0/red0__96_carry__1/O[2]
                         net (fo=2, routed)           0.825    14.248    filter0/red0__96_carry__1_n_5
    SLICE_X12Y47         LUT3 (Prop_lut3_I1_O)        0.330    14.578 r  filter0/red0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.286    filter0/red0__190_carry__1_i_1_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.331    15.617 r  filter0/red0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.617    filter0/red0__190_carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.993 r  filter0/red0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.993    filter0/red0__190_carry__1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.232 r  filter0/red0__190_carry__2/O[2]
                         net (fo=2, routed)           0.769    17.001    filter0/red0__190_carry__2_n_5
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.330    17.331 r  filter0/red0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.649    17.979    filter0/red0__284_carry__2_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.567 r  filter0/red0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.001    18.568    filter0/red0__284_carry__2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  filter0/red0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.682    filter0/red0__284_carry__3_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  filter0/red0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.796    filter0/red0__284_carry__4_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  filter0/red0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.910    filter0/red0__284_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.149 r  filter0/red0__284_carry__6/O[2]
                         net (fo=1, routed)           0.000    19.149    filter0/red0[30]
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[30]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    15.066    filter0/red_reg[30]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 -4.084    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 filter0/red8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/red_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.966ns  (logic 8.614ns (61.679%)  route 5.352ns (38.321%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.647     5.167    filter0/clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  filter0/red8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.980 r  filter0/red8__1/P[0]
                         net (fo=2, routed)           1.031    10.012    filter0/red8__1_n_105
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.538 r  filter0/red0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.538    filter0/red0__1_carry_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.777 r  filter0/red0__1_carry__0/O[2]
                         net (fo=2, routed)           0.662    11.438    filter0/red0__1_carry__0_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.331    11.769 r  filter0/red0__96_carry__0_i_1/O
                         net (fo=2, routed)           0.708    12.477    filter0/red0__96_carry__0_i_1_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    12.808 r  filter0/red0__96_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.808    filter0/red0__96_carry__0_i_5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  filter0/red0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.184    filter0/red0__96_carry__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.423 r  filter0/red0__96_carry__1/O[2]
                         net (fo=2, routed)           0.825    14.248    filter0/red0__96_carry__1_n_5
    SLICE_X12Y47         LUT3 (Prop_lut3_I1_O)        0.330    14.578 r  filter0/red0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.286    filter0/red0__190_carry__1_i_1_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.331    15.617 r  filter0/red0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.617    filter0/red0__190_carry__1_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.993 r  filter0/red0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.993    filter0/red0__190_carry__1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.232 r  filter0/red0__190_carry__2/O[2]
                         net (fo=2, routed)           0.769    17.001    filter0/red0__190_carry__2_n_5
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.330    17.331 r  filter0/red0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.649    17.979    filter0/red0__284_carry__2_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.567 r  filter0/red0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.001    18.568    filter0/red0__284_carry__2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  filter0/red0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.682    filter0/red0__284_carry__3_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  filter0/red0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.796    filter0/red0__284_carry__4_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  filter0/red0__284_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.910    filter0/red0__284_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.133 r  filter0/red0__284_carry__6/O[0]
                         net (fo=1, routed)           0.000    19.133    filter0/red0[28]
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.440    14.781    filter0/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  filter0/red_reg[28]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    15.066    filter0/red_reg[28]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.133    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 filter0/blue8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/blue_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.960ns  (logic 8.539ns (61.166%)  route 5.421ns (38.834%))
  Logic Levels:           15  (CARRY4=10 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.650     5.171    filter0/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  filter0/blue8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.984 r  filter0/blue8__1/P[0]
                         net (fo=2, routed)           1.165    10.149    filter0/blue8__1_n_105
    SLICE_X56Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    10.728 r  filter0/blue0__1_carry/O[2]
                         net (fo=2, routed)           0.667    11.395    filter0/blue0__1_carry_n_5
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.330    11.725 r  filter0/blue0__96_carry_i_1/O
                         net (fo=2, routed)           0.690    12.415    filter0/blue0__96_carry_i_1_n_0
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.327    12.742 r  filter0/blue0__96_carry_i_4/O
                         net (fo=1, routed)           0.000    12.742    filter0/blue0__96_carry_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.143 r  filter0/blue0__96_carry/CO[3]
                         net (fo=1, routed)           0.000    13.143    filter0/blue0__96_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  filter0/blue0__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.257    filter0/blue0__96_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.496 r  filter0/blue0__96_carry__1/O[2]
                         net (fo=2, routed)           0.735    14.231    filter0/blue0__96_carry__1_n_5
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.331    14.562 r  filter0/blue0__190_carry__1_i_1/O
                         net (fo=2, routed)           0.708    15.270    filter0/blue0__190_carry__1_i_1_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.331    15.601 r  filter0/blue0__190_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.601    filter0/blue0__190_carry__1_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.977 r  filter0/blue0__190_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.977    filter0/blue0__190_carry__1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.216 r  filter0/blue0__190_carry__2/O[2]
                         net (fo=2, routed)           0.867    17.083    filter0/p_1_in[14]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.330    17.413 r  filter0/blue0__284_carry__2_i_1/O
                         net (fo=2, routed)           0.580    17.993    filter0/blue0__284_carry__2_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    18.581 r  filter0/blue0__284_carry__2/CO[3]
                         net (fo=1, routed)           0.009    18.590    filter0/blue0__284_carry__2_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  filter0/blue0__284_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.704    filter0/blue0__284_carry__3_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  filter0/blue0__284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.818    filter0/blue0__284_carry__4_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.131 r  filter0/blue0__284_carry__5/O[3]
                         net (fo=1, routed)           0.000    19.131    filter0/blue0[27]
    SLICE_X53Y27         FDRE                                         r  filter0/blue_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.438    14.779    filter0/clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  filter0/blue_reg[27]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.062    15.066    filter0/blue_reg[27]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.131    
  -------------------------------------------------------------------
                         slack                                 -4.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.513%)  route 0.280ns (66.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y43         FDRE                                         r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=49, routed)          0.280     1.867    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X38Y48         FDRE                                         r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.833     1.960    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059     1.770    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.653%)  route 0.278ns (66.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y43         FDRE                                         r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=49, routed)          0.278     1.865    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X38Y48         FDRE                                         r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.833     1.960    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.052     1.763    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.592%)  route 0.512ns (78.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y45         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=51, routed)          0.512     2.099    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.879     2.007    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.758    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.941    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.128ns (20.142%)  route 0.507ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=53, routed)          0.507     2.082    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.879     2.007    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.758    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     1.887    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.176%)  route 0.558ns (79.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=58, routed)          0.558     2.145    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.879     2.007    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.758    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.941    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.164ns (23.418%)  route 0.536ns (76.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y44         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=54, routed)          0.536     2.146    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.879     2.007    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.758    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.941    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 filter0/original_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/original_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.566     1.449    filter0/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  filter0/original_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  filter0/original_reg[10]/Q
                         net (fo=4, routed)           0.125     1.738    filter0/original_reg_n_0_[10]
    SLICE_X11Y44         FDRE                                         r  filter0/original_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.836     1.963    filter0/clk_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  filter0/original_out_reg[10]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.070     1.532    filter0/original_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.015%)  route 0.563ns (79.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=55, routed)          0.563     2.151    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.879     2.007    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.758    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.941    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.479%)  route 0.146ns (43.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=54, routed)          0.146     1.733    vga_sync_unit/Q[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I2_O)        0.048     1.781 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X28Y45         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.833     1.960    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y45         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X28Y45         FDCE (Hold_fdce_C_D)         0.105     1.564    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.726%)  route 0.574ns (80.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=55, routed)          0.574     2.161    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.879     2.007    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.758    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.941    rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y80  filter0/green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y80  filter0/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y80  filter0/green_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y80  filter0/green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y81  filter0/green_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y81  filter0/green_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y81  filter0/green_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y81  filter0/green_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36   filter0/original_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y48  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  filter0/blue_filtered_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  filter0/blue_filtered_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  filter0/blue_filtered_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25  filter0/blue_filtered_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y21  filter0/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y21  filter0/blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y82  filter0/green_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y82  filter0/green_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y82  filter0/green_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y82  filter0/green_reg[11]/C



