// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel0_HH_
#define _kernel0_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel0_entry6.h"
#include "A_IO_L3_in.h"
#include "A_IO_L2_in.h"
#include "A_IO_L2_in_tail.h"
#include "B_IO_L3_in.h"
#include "B_IO_L2_in.h"
#include "B_IO_L2_in_tail.h"
#include "PE139.h"
#include "PE140.h"
#include "PE_A_dummy141.h"
#include "PE142.h"
#include "PE_B_dummy143.h"
#include "PE.h"
#include "PE_A_dummy.h"
#include "PE_B_dummy.h"
#include "C_drain_IO_L1_out_he.h"
#include "C_drain_IO_L1_out145.h"
#include "C_drain_IO_L1_out_he_1.h"
#include "C_drain_IO_L1_out.h"
#include "C_drain_IO_L2_out_he.h"
#include "C_drain_IO_L2_out.h"
#include "C_drain_IO_L3_out.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w32_d9_A.h"
#include "fifo_w128_d1_A.h"
#include "fifo_w64_d1_A.h"
#include "fifo_w32_d1_A.h"
#include "start_for_C_drainrcU.h"
#include "start_for_A_IO_L2sc4.h"
#include "start_for_A_IO_L2tde.h"
#include "start_for_PE139_U0.h"
#include "start_for_PE142_U0.h"
#include "start_for_B_IO_L2udo.h"
#include "start_for_B_IO_L2vdy.h"
#include "start_for_PE140_U0.h"
#include "start_for_C_drainwdI.h"
#include "start_for_PE_A_duxdS.h"
#include "start_for_PE_U0.h"
#include "start_for_C_drainyd2.h"
#include "start_for_PE_B_duzec.h"
#include "start_for_C_drainAem.h"
#include "start_for_PE_A_duBew.h"
#include "start_for_PE_B_duCeG.h"
#include "start_for_C_drainDeQ.h"
#include "start_for_C_drainEe0.h"
#include "start_for_C_drainFfa.h"
#include "kernel0_control_s_axi.h"
#include "kernel0_gmem_A_m_axi.h"
#include "kernel0_gmem_B_m_axi.h"
#include "kernel0_gmem_C_m_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_A_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_A_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_A_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_A_DATA_WIDTH = 128,
         unsigned int C_M_AXI_GMEM_A_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_A_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_A_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_A_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_B_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_B_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_B_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_B_DATA_WIDTH = 128,
         unsigned int C_M_AXI_GMEM_B_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_B_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_B_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_B_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_C_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_C_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_C_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_C_DATA_WIDTH = 64,
         unsigned int C_M_AXI_GMEM_C_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_C_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_C_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_C_BUSER_WIDTH = 1>
struct kernel0 : public sc_module {
    // Port declarations 155
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > m_axi_gmem_A_AWVALID;
    sc_in< sc_logic > m_axi_gmem_A_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_A_ADDR_WIDTH> > m_axi_gmem_A_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_A_ID_WIDTH> > m_axi_gmem_A_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_A_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_A_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_A_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_A_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_A_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_A_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_A_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_A_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_A_AWUSER_WIDTH> > m_axi_gmem_A_AWUSER;
    sc_out< sc_logic > m_axi_gmem_A_WVALID;
    sc_in< sc_logic > m_axi_gmem_A_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_A_DATA_WIDTH> > m_axi_gmem_A_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_A_DATA_WIDTH/8> > m_axi_gmem_A_WSTRB;
    sc_out< sc_logic > m_axi_gmem_A_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_A_ID_WIDTH> > m_axi_gmem_A_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_A_WUSER_WIDTH> > m_axi_gmem_A_WUSER;
    sc_out< sc_logic > m_axi_gmem_A_ARVALID;
    sc_in< sc_logic > m_axi_gmem_A_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_A_ADDR_WIDTH> > m_axi_gmem_A_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_A_ID_WIDTH> > m_axi_gmem_A_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_A_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_A_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_A_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_A_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_A_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_A_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_A_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_A_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_A_ARUSER_WIDTH> > m_axi_gmem_A_ARUSER;
    sc_in< sc_logic > m_axi_gmem_A_RVALID;
    sc_out< sc_logic > m_axi_gmem_A_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_A_DATA_WIDTH> > m_axi_gmem_A_RDATA;
    sc_in< sc_logic > m_axi_gmem_A_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_A_ID_WIDTH> > m_axi_gmem_A_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_A_RUSER_WIDTH> > m_axi_gmem_A_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_A_RRESP;
    sc_in< sc_logic > m_axi_gmem_A_BVALID;
    sc_out< sc_logic > m_axi_gmem_A_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_A_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_A_ID_WIDTH> > m_axi_gmem_A_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_A_BUSER_WIDTH> > m_axi_gmem_A_BUSER;
    sc_out< sc_logic > m_axi_gmem_B_AWVALID;
    sc_in< sc_logic > m_axi_gmem_B_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_B_ADDR_WIDTH> > m_axi_gmem_B_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_B_ID_WIDTH> > m_axi_gmem_B_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_B_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_B_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_B_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_B_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_B_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_B_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_B_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_B_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_B_AWUSER_WIDTH> > m_axi_gmem_B_AWUSER;
    sc_out< sc_logic > m_axi_gmem_B_WVALID;
    sc_in< sc_logic > m_axi_gmem_B_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_B_DATA_WIDTH> > m_axi_gmem_B_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_B_DATA_WIDTH/8> > m_axi_gmem_B_WSTRB;
    sc_out< sc_logic > m_axi_gmem_B_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_B_ID_WIDTH> > m_axi_gmem_B_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_B_WUSER_WIDTH> > m_axi_gmem_B_WUSER;
    sc_out< sc_logic > m_axi_gmem_B_ARVALID;
    sc_in< sc_logic > m_axi_gmem_B_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_B_ADDR_WIDTH> > m_axi_gmem_B_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_B_ID_WIDTH> > m_axi_gmem_B_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_B_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_B_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_B_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_B_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_B_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_B_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_B_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_B_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_B_ARUSER_WIDTH> > m_axi_gmem_B_ARUSER;
    sc_in< sc_logic > m_axi_gmem_B_RVALID;
    sc_out< sc_logic > m_axi_gmem_B_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_B_DATA_WIDTH> > m_axi_gmem_B_RDATA;
    sc_in< sc_logic > m_axi_gmem_B_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_B_ID_WIDTH> > m_axi_gmem_B_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_B_RUSER_WIDTH> > m_axi_gmem_B_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_B_RRESP;
    sc_in< sc_logic > m_axi_gmem_B_BVALID;
    sc_out< sc_logic > m_axi_gmem_B_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_B_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_B_ID_WIDTH> > m_axi_gmem_B_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_B_BUSER_WIDTH> > m_axi_gmem_B_BUSER;
    sc_out< sc_logic > m_axi_gmem_C_AWVALID;
    sc_in< sc_logic > m_axi_gmem_C_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_C_ADDR_WIDTH> > m_axi_gmem_C_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_C_ID_WIDTH> > m_axi_gmem_C_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_C_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_C_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_C_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_C_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_C_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_C_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_C_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_C_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_C_AWUSER_WIDTH> > m_axi_gmem_C_AWUSER;
    sc_out< sc_logic > m_axi_gmem_C_WVALID;
    sc_in< sc_logic > m_axi_gmem_C_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_C_DATA_WIDTH> > m_axi_gmem_C_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_C_DATA_WIDTH/8> > m_axi_gmem_C_WSTRB;
    sc_out< sc_logic > m_axi_gmem_C_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_C_ID_WIDTH> > m_axi_gmem_C_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_C_WUSER_WIDTH> > m_axi_gmem_C_WUSER;
    sc_out< sc_logic > m_axi_gmem_C_ARVALID;
    sc_in< sc_logic > m_axi_gmem_C_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_C_ADDR_WIDTH> > m_axi_gmem_C_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_C_ID_WIDTH> > m_axi_gmem_C_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_C_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_C_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_C_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_C_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_C_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_C_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_C_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_C_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_C_ARUSER_WIDTH> > m_axi_gmem_C_ARUSER;
    sc_in< sc_logic > m_axi_gmem_C_RVALID;
    sc_out< sc_logic > m_axi_gmem_C_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_C_DATA_WIDTH> > m_axi_gmem_C_RDATA;
    sc_in< sc_logic > m_axi_gmem_C_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_C_ID_WIDTH> > m_axi_gmem_C_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_C_RUSER_WIDTH> > m_axi_gmem_C_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_C_RRESP;
    sc_in< sc_logic > m_axi_gmem_C_BVALID;
    sc_out< sc_logic > m_axi_gmem_C_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_C_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_C_ID_WIDTH> > m_axi_gmem_C_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_C_BUSER_WIDTH> > m_axi_gmem_C_BUSER;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<128> > ap_var_for_const7;
    sc_signal< sc_lv<16> > ap_var_for_const8;
    sc_signal< sc_lv<64> > ap_var_for_const9;


    // Module declarations
    kernel0(sc_module_name name);
    SC_HAS_PROCESS(kernel0);

    ~kernel0();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kernel0_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* kernel0_control_s_axi_U;
    kernel0_gmem_A_m_axi<0,128,32,5,16,16,16,16,C_M_AXI_GMEM_A_ID_WIDTH,C_M_AXI_GMEM_A_ADDR_WIDTH,C_M_AXI_GMEM_A_DATA_WIDTH,C_M_AXI_GMEM_A_AWUSER_WIDTH,C_M_AXI_GMEM_A_ARUSER_WIDTH,C_M_AXI_GMEM_A_WUSER_WIDTH,C_M_AXI_GMEM_A_RUSER_WIDTH,C_M_AXI_GMEM_A_BUSER_WIDTH,C_M_AXI_GMEM_A_USER_VALUE,C_M_AXI_GMEM_A_PROT_VALUE,C_M_AXI_GMEM_A_CACHE_VALUE>* kernel0_gmem_A_m_axi_U;
    kernel0_gmem_B_m_axi<0,128,32,5,16,16,16,16,C_M_AXI_GMEM_B_ID_WIDTH,C_M_AXI_GMEM_B_ADDR_WIDTH,C_M_AXI_GMEM_B_DATA_WIDTH,C_M_AXI_GMEM_B_AWUSER_WIDTH,C_M_AXI_GMEM_B_ARUSER_WIDTH,C_M_AXI_GMEM_B_WUSER_WIDTH,C_M_AXI_GMEM_B_RUSER_WIDTH,C_M_AXI_GMEM_B_BUSER_WIDTH,C_M_AXI_GMEM_B_USER_VALUE,C_M_AXI_GMEM_B_PROT_VALUE,C_M_AXI_GMEM_B_CACHE_VALUE>* kernel0_gmem_B_m_axi_U;
    kernel0_gmem_C_m_axi<0,64,32,5,16,16,16,16,C_M_AXI_GMEM_C_ID_WIDTH,C_M_AXI_GMEM_C_ADDR_WIDTH,C_M_AXI_GMEM_C_DATA_WIDTH,C_M_AXI_GMEM_C_AWUSER_WIDTH,C_M_AXI_GMEM_C_ARUSER_WIDTH,C_M_AXI_GMEM_C_WUSER_WIDTH,C_M_AXI_GMEM_C_RUSER_WIDTH,C_M_AXI_GMEM_C_BUSER_WIDTH,C_M_AXI_GMEM_C_USER_VALUE,C_M_AXI_GMEM_C_PROT_VALUE,C_M_AXI_GMEM_C_CACHE_VALUE>* kernel0_gmem_C_m_axi_U;
    kernel0_entry6* kernel0_entry6_U0;
    A_IO_L3_in* A_IO_L3_in_U0;
    A_IO_L2_in* A_IO_L2_in_U0;
    A_IO_L2_in_tail* A_IO_L2_in_tail_U0;
    B_IO_L3_in* B_IO_L3_in_U0;
    B_IO_L2_in* B_IO_L2_in_U0;
    B_IO_L2_in_tail* B_IO_L2_in_tail_U0;
    PE139* PE139_U0;
    PE140* PE140_U0;
    PE_A_dummy141* PE_A_dummy141_U0;
    PE142* PE142_U0;
    PE_B_dummy143* PE_B_dummy143_U0;
    PE* PE_U0;
    PE_A_dummy* PE_A_dummy_U0;
    PE_B_dummy* PE_B_dummy_U0;
    C_drain_IO_L1_out_he* C_drain_IO_L1_out_he_U0;
    C_drain_IO_L1_out145* C_drain_IO_L1_out145_U0;
    C_drain_IO_L1_out_he_1* C_drain_IO_L1_out_he_1_U0;
    C_drain_IO_L1_out* C_drain_IO_L1_out_U0;
    C_drain_IO_L2_out_he* C_drain_IO_L2_out_he_U0;
    C_drain_IO_L2_out* C_drain_IO_L2_out_U0;
    C_drain_IO_L3_out* C_drain_IO_L3_out_U0;
    fifo_w32_d2_A* A_V_c_U;
    fifo_w32_d2_A* B_V_c_U;
    fifo_w32_d9_A* C_V_c_U;
    fifo_w128_d1_A* fifo_A_A_IO_L2_in_0_s_U;
    fifo_w128_d1_A* fifo_A_A_IO_L2_in_1_s_U;
    fifo_w64_d1_A* fifo_A_PE_0_0_V_V_U;
    fifo_w64_d1_A* fifo_A_PE_1_0_V_V_U;
    fifo_w128_d1_A* fifo_B_B_IO_L2_in_0_s_U;
    fifo_w128_d1_A* fifo_B_B_IO_L2_in_1_s_U;
    fifo_w64_d1_A* fifo_B_PE_0_0_V_V_U;
    fifo_w64_d1_A* fifo_B_PE_0_1_V_V_U;
    fifo_w64_d1_A* fifo_A_PE_0_1_V_V_U;
    fifo_w64_d1_A* fifo_B_PE_1_0_V_V_U;
    fifo_w32_d1_A* fifo_C_drain_PE_0_0_s_U;
    fifo_w64_d1_A* fifo_A_PE_0_2_V_V_U;
    fifo_w64_d1_A* fifo_B_PE_1_1_V_V_U;
    fifo_w32_d1_A* fifo_C_drain_PE_0_1_s_U;
    fifo_w64_d1_A* fifo_A_PE_1_1_V_V_U;
    fifo_w64_d1_A* fifo_B_PE_2_0_V_V_U;
    fifo_w32_d1_A* fifo_C_drain_PE_1_0_s_U;
    fifo_w64_d1_A* fifo_A_PE_1_2_V_V_U;
    fifo_w64_d1_A* fifo_B_PE_2_1_V_V_U;
    fifo_w32_d1_A* fifo_C_drain_PE_1_1_s_U;
    fifo_w64_d1_A* fifo_C_drain_C_drain_6_U;
    fifo_w64_d1_A* fifo_C_drain_C_drain_7_U;
    fifo_w64_d1_A* fifo_C_drain_C_drain_8_U;
    fifo_w64_d1_A* fifo_C_drain_C_drain_9_U;
    fifo_w64_d1_A* fifo_C_drain_C_drain_10_U;
    fifo_w64_d1_A* fifo_C_drain_C_drain_11_U;
    start_for_C_drainrcU* start_for_C_drainrcU_U;
    start_for_A_IO_L2sc4* start_for_A_IO_L2sc4_U;
    start_for_A_IO_L2tde* start_for_A_IO_L2tde_U;
    start_for_PE139_U0* start_for_PE139_U0_U;
    start_for_PE142_U0* start_for_PE142_U0_U;
    start_for_B_IO_L2udo* start_for_B_IO_L2udo_U;
    start_for_B_IO_L2vdy* start_for_B_IO_L2vdy_U;
    start_for_PE140_U0* start_for_PE140_U0_U;
    start_for_C_drainwdI* start_for_C_drainwdI_U;
    start_for_PE_A_duxdS* start_for_PE_A_duxdS_U;
    start_for_PE_U0* start_for_PE_U0_U;
    start_for_C_drainyd2* start_for_C_drainyd2_U;
    start_for_PE_B_duzec* start_for_PE_B_duzec_U;
    start_for_C_drainAem* start_for_C_drainAem_U;
    start_for_PE_A_duBew* start_for_PE_A_duBew_U;
    start_for_PE_B_duCeG* start_for_PE_B_duCeG_U;
    start_for_C_drainDeQ* start_for_C_drainDeQ_U;
    start_for_C_drainEe0* start_for_C_drainEe0_U;
    start_for_C_drainFfa* start_for_C_drainFfa_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > A_V;
    sc_signal< sc_lv<32> > B_V;
    sc_signal< sc_lv<32> > C_V;
    sc_signal< sc_logic > gmem_A_AWREADY;
    sc_signal< sc_logic > gmem_A_WREADY;
    sc_signal< sc_logic > gmem_A_ARREADY;
    sc_signal< sc_logic > gmem_A_RVALID;
    sc_signal< sc_lv<128> > gmem_A_RDATA;
    sc_signal< sc_logic > gmem_A_RLAST;
    sc_signal< sc_lv<1> > gmem_A_RID;
    sc_signal< sc_lv<1> > gmem_A_RUSER;
    sc_signal< sc_lv<2> > gmem_A_RRESP;
    sc_signal< sc_logic > gmem_A_BVALID;
    sc_signal< sc_lv<2> > gmem_A_BRESP;
    sc_signal< sc_lv<1> > gmem_A_BID;
    sc_signal< sc_lv<1> > gmem_A_BUSER;
    sc_signal< sc_logic > gmem_B_AWREADY;
    sc_signal< sc_logic > gmem_B_WREADY;
    sc_signal< sc_logic > gmem_B_ARREADY;
    sc_signal< sc_logic > gmem_B_RVALID;
    sc_signal< sc_lv<128> > gmem_B_RDATA;
    sc_signal< sc_logic > gmem_B_RLAST;
    sc_signal< sc_lv<1> > gmem_B_RID;
    sc_signal< sc_lv<1> > gmem_B_RUSER;
    sc_signal< sc_lv<2> > gmem_B_RRESP;
    sc_signal< sc_logic > gmem_B_BVALID;
    sc_signal< sc_lv<2> > gmem_B_BRESP;
    sc_signal< sc_lv<1> > gmem_B_BID;
    sc_signal< sc_lv<1> > gmem_B_BUSER;
    sc_signal< sc_logic > gmem_C_AWREADY;
    sc_signal< sc_logic > gmem_C_WREADY;
    sc_signal< sc_logic > gmem_C_ARREADY;
    sc_signal< sc_logic > gmem_C_RVALID;
    sc_signal< sc_lv<64> > gmem_C_RDATA;
    sc_signal< sc_logic > gmem_C_RLAST;
    sc_signal< sc_lv<1> > gmem_C_RID;
    sc_signal< sc_lv<1> > gmem_C_RUSER;
    sc_signal< sc_lv<2> > gmem_C_RRESP;
    sc_signal< sc_logic > gmem_C_BVALID;
    sc_signal< sc_lv<2> > gmem_C_BRESP;
    sc_signal< sc_lv<1> > gmem_C_BID;
    sc_signal< sc_lv<1> > gmem_C_BUSER;
    sc_signal< sc_logic > kernel0_entry6_U0_ap_start;
    sc_signal< sc_logic > kernel0_entry6_U0_ap_done;
    sc_signal< sc_logic > kernel0_entry6_U0_ap_continue;
    sc_signal< sc_logic > kernel0_entry6_U0_ap_idle;
    sc_signal< sc_logic > kernel0_entry6_U0_ap_ready;
    sc_signal< sc_logic > kernel0_entry6_U0_start_out;
    sc_signal< sc_logic > kernel0_entry6_U0_start_write;
    sc_signal< sc_lv<32> > kernel0_entry6_U0_A_V_out_din;
    sc_signal< sc_logic > kernel0_entry6_U0_A_V_out_write;
    sc_signal< sc_lv<32> > kernel0_entry6_U0_B_V_out_din;
    sc_signal< sc_logic > kernel0_entry6_U0_B_V_out_write;
    sc_signal< sc_lv<32> > kernel0_entry6_U0_C_V_out_din;
    sc_signal< sc_logic > kernel0_entry6_U0_C_V_out_write;
    sc_signal< sc_logic > A_IO_L3_in_U0_ap_start;
    sc_signal< sc_logic > A_IO_L3_in_U0_ap_done;
    sc_signal< sc_logic > A_IO_L3_in_U0_ap_continue;
    sc_signal< sc_logic > A_IO_L3_in_U0_ap_idle;
    sc_signal< sc_logic > A_IO_L3_in_U0_ap_ready;
    sc_signal< sc_logic > A_IO_L3_in_U0_start_out;
    sc_signal< sc_logic > A_IO_L3_in_U0_start_write;
    sc_signal< sc_logic > A_IO_L3_in_U0_m_axi_A_V_AWVALID;
    sc_signal< sc_lv<32> > A_IO_L3_in_U0_m_axi_A_V_AWADDR;
    sc_signal< sc_lv<1> > A_IO_L3_in_U0_m_axi_A_V_AWID;
    sc_signal< sc_lv<32> > A_IO_L3_in_U0_m_axi_A_V_AWLEN;
    sc_signal< sc_lv<3> > A_IO_L3_in_U0_m_axi_A_V_AWSIZE;
    sc_signal< sc_lv<2> > A_IO_L3_in_U0_m_axi_A_V_AWBURST;
    sc_signal< sc_lv<2> > A_IO_L3_in_U0_m_axi_A_V_AWLOCK;
    sc_signal< sc_lv<4> > A_IO_L3_in_U0_m_axi_A_V_AWCACHE;
    sc_signal< sc_lv<3> > A_IO_L3_in_U0_m_axi_A_V_AWPROT;
    sc_signal< sc_lv<4> > A_IO_L3_in_U0_m_axi_A_V_AWQOS;
    sc_signal< sc_lv<4> > A_IO_L3_in_U0_m_axi_A_V_AWREGION;
    sc_signal< sc_lv<1> > A_IO_L3_in_U0_m_axi_A_V_AWUSER;
    sc_signal< sc_logic > A_IO_L3_in_U0_m_axi_A_V_WVALID;
    sc_signal< sc_lv<128> > A_IO_L3_in_U0_m_axi_A_V_WDATA;
    sc_signal< sc_lv<16> > A_IO_L3_in_U0_m_axi_A_V_WSTRB;
    sc_signal< sc_logic > A_IO_L3_in_U0_m_axi_A_V_WLAST;
    sc_signal< sc_lv<1> > A_IO_L3_in_U0_m_axi_A_V_WID;
    sc_signal< sc_lv<1> > A_IO_L3_in_U0_m_axi_A_V_WUSER;
    sc_signal< sc_logic > A_IO_L3_in_U0_m_axi_A_V_ARVALID;
    sc_signal< sc_lv<32> > A_IO_L3_in_U0_m_axi_A_V_ARADDR;
    sc_signal< sc_lv<1> > A_IO_L3_in_U0_m_axi_A_V_ARID;
    sc_signal< sc_lv<32> > A_IO_L3_in_U0_m_axi_A_V_ARLEN;
    sc_signal< sc_lv<3> > A_IO_L3_in_U0_m_axi_A_V_ARSIZE;
    sc_signal< sc_lv<2> > A_IO_L3_in_U0_m_axi_A_V_ARBURST;
    sc_signal< sc_lv<2> > A_IO_L3_in_U0_m_axi_A_V_ARLOCK;
    sc_signal< sc_lv<4> > A_IO_L3_in_U0_m_axi_A_V_ARCACHE;
    sc_signal< sc_lv<3> > A_IO_L3_in_U0_m_axi_A_V_ARPROT;
    sc_signal< sc_lv<4> > A_IO_L3_in_U0_m_axi_A_V_ARQOS;
    sc_signal< sc_lv<4> > A_IO_L3_in_U0_m_axi_A_V_ARREGION;
    sc_signal< sc_lv<1> > A_IO_L3_in_U0_m_axi_A_V_ARUSER;
    sc_signal< sc_logic > A_IO_L3_in_U0_m_axi_A_V_RREADY;
    sc_signal< sc_logic > A_IO_L3_in_U0_m_axi_A_V_BREADY;
    sc_signal< sc_logic > A_IO_L3_in_U0_A_V_offset_read;
    sc_signal< sc_lv<128> > A_IO_L3_in_U0_fifo_A_local_out_V_V_din;
    sc_signal< sc_logic > A_IO_L3_in_U0_fifo_A_local_out_V_V_write;
    sc_signal< sc_logic > A_IO_L2_in_U0_ap_start;
    sc_signal< sc_logic > A_IO_L2_in_U0_start_full_n;
    sc_signal< sc_logic > A_IO_L2_in_U0_ap_done;
    sc_signal< sc_logic > A_IO_L2_in_U0_ap_continue;
    sc_signal< sc_logic > A_IO_L2_in_U0_ap_idle;
    sc_signal< sc_logic > A_IO_L2_in_U0_ap_ready;
    sc_signal< sc_logic > A_IO_L2_in_U0_start_out;
    sc_signal< sc_logic > A_IO_L2_in_U0_start_write;
    sc_signal< sc_logic > A_IO_L2_in_U0_fifo_A_in_V_V_read;
    sc_signal< sc_lv<128> > A_IO_L2_in_U0_fifo_A_out_V_V_din;
    sc_signal< sc_logic > A_IO_L2_in_U0_fifo_A_out_V_V_write;
    sc_signal< sc_lv<64> > A_IO_L2_in_U0_fifo_A_local_out_V_V_din;
    sc_signal< sc_logic > A_IO_L2_in_U0_fifo_A_local_out_V_V_write;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_ap_start;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_ap_done;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_ap_continue;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_ap_idle;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_ap_ready;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_start_out;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_start_write;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_fifo_A_in_V_V_read;
    sc_signal< sc_lv<64> > A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_din;
    sc_signal< sc_logic > A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_write;
    sc_signal< sc_logic > B_IO_L3_in_U0_ap_start;
    sc_signal< sc_logic > B_IO_L3_in_U0_ap_done;
    sc_signal< sc_logic > B_IO_L3_in_U0_ap_continue;
    sc_signal< sc_logic > B_IO_L3_in_U0_ap_idle;
    sc_signal< sc_logic > B_IO_L3_in_U0_ap_ready;
    sc_signal< sc_logic > B_IO_L3_in_U0_start_out;
    sc_signal< sc_logic > B_IO_L3_in_U0_start_write;
    sc_signal< sc_logic > B_IO_L3_in_U0_m_axi_B_V_AWVALID;
    sc_signal< sc_lv<32> > B_IO_L3_in_U0_m_axi_B_V_AWADDR;
    sc_signal< sc_lv<1> > B_IO_L3_in_U0_m_axi_B_V_AWID;
    sc_signal< sc_lv<32> > B_IO_L3_in_U0_m_axi_B_V_AWLEN;
    sc_signal< sc_lv<3> > B_IO_L3_in_U0_m_axi_B_V_AWSIZE;
    sc_signal< sc_lv<2> > B_IO_L3_in_U0_m_axi_B_V_AWBURST;
    sc_signal< sc_lv<2> > B_IO_L3_in_U0_m_axi_B_V_AWLOCK;
    sc_signal< sc_lv<4> > B_IO_L3_in_U0_m_axi_B_V_AWCACHE;
    sc_signal< sc_lv<3> > B_IO_L3_in_U0_m_axi_B_V_AWPROT;
    sc_signal< sc_lv<4> > B_IO_L3_in_U0_m_axi_B_V_AWQOS;
    sc_signal< sc_lv<4> > B_IO_L3_in_U0_m_axi_B_V_AWREGION;
    sc_signal< sc_lv<1> > B_IO_L3_in_U0_m_axi_B_V_AWUSER;
    sc_signal< sc_logic > B_IO_L3_in_U0_m_axi_B_V_WVALID;
    sc_signal< sc_lv<128> > B_IO_L3_in_U0_m_axi_B_V_WDATA;
    sc_signal< sc_lv<16> > B_IO_L3_in_U0_m_axi_B_V_WSTRB;
    sc_signal< sc_logic > B_IO_L3_in_U0_m_axi_B_V_WLAST;
    sc_signal< sc_lv<1> > B_IO_L3_in_U0_m_axi_B_V_WID;
    sc_signal< sc_lv<1> > B_IO_L3_in_U0_m_axi_B_V_WUSER;
    sc_signal< sc_logic > B_IO_L3_in_U0_m_axi_B_V_ARVALID;
    sc_signal< sc_lv<32> > B_IO_L3_in_U0_m_axi_B_V_ARADDR;
    sc_signal< sc_lv<1> > B_IO_L3_in_U0_m_axi_B_V_ARID;
    sc_signal< sc_lv<32> > B_IO_L3_in_U0_m_axi_B_V_ARLEN;
    sc_signal< sc_lv<3> > B_IO_L3_in_U0_m_axi_B_V_ARSIZE;
    sc_signal< sc_lv<2> > B_IO_L3_in_U0_m_axi_B_V_ARBURST;
    sc_signal< sc_lv<2> > B_IO_L3_in_U0_m_axi_B_V_ARLOCK;
    sc_signal< sc_lv<4> > B_IO_L3_in_U0_m_axi_B_V_ARCACHE;
    sc_signal< sc_lv<3> > B_IO_L3_in_U0_m_axi_B_V_ARPROT;
    sc_signal< sc_lv<4> > B_IO_L3_in_U0_m_axi_B_V_ARQOS;
    sc_signal< sc_lv<4> > B_IO_L3_in_U0_m_axi_B_V_ARREGION;
    sc_signal< sc_lv<1> > B_IO_L3_in_U0_m_axi_B_V_ARUSER;
    sc_signal< sc_logic > B_IO_L3_in_U0_m_axi_B_V_RREADY;
    sc_signal< sc_logic > B_IO_L3_in_U0_m_axi_B_V_BREADY;
    sc_signal< sc_logic > B_IO_L3_in_U0_B_V_offset_read;
    sc_signal< sc_lv<128> > B_IO_L3_in_U0_fifo_B_local_out_V_V_din;
    sc_signal< sc_logic > B_IO_L3_in_U0_fifo_B_local_out_V_V_write;
    sc_signal< sc_logic > B_IO_L2_in_U0_ap_start;
    sc_signal< sc_logic > B_IO_L2_in_U0_ap_done;
    sc_signal< sc_logic > B_IO_L2_in_U0_ap_continue;
    sc_signal< sc_logic > B_IO_L2_in_U0_ap_idle;
    sc_signal< sc_logic > B_IO_L2_in_U0_ap_ready;
    sc_signal< sc_logic > B_IO_L2_in_U0_start_out;
    sc_signal< sc_logic > B_IO_L2_in_U0_start_write;
    sc_signal< sc_logic > B_IO_L2_in_U0_fifo_B_in_V_V_read;
    sc_signal< sc_lv<128> > B_IO_L2_in_U0_fifo_B_out_V_V_din;
    sc_signal< sc_logic > B_IO_L2_in_U0_fifo_B_out_V_V_write;
    sc_signal< sc_lv<64> > B_IO_L2_in_U0_fifo_B_local_out_V_V_din;
    sc_signal< sc_logic > B_IO_L2_in_U0_fifo_B_local_out_V_V_write;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_ap_start;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_ap_done;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_ap_continue;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_ap_idle;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_ap_ready;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_start_out;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_start_write;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_fifo_B_in_V_V_read;
    sc_signal< sc_lv<64> > B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_din;
    sc_signal< sc_logic > B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_write;
    sc_signal< sc_logic > PE139_U0_ap_start;
    sc_signal< sc_logic > PE139_U0_ap_done;
    sc_signal< sc_logic > PE139_U0_ap_continue;
    sc_signal< sc_logic > PE139_U0_ap_idle;
    sc_signal< sc_logic > PE139_U0_ap_ready;
    sc_signal< sc_logic > PE139_U0_start_out;
    sc_signal< sc_logic > PE139_U0_start_write;
    sc_signal< sc_logic > PE139_U0_fifo_A_in_V_V_read;
    sc_signal< sc_lv<64> > PE139_U0_fifo_A_out_V_V_din;
    sc_signal< sc_logic > PE139_U0_fifo_A_out_V_V_write;
    sc_signal< sc_logic > PE139_U0_fifo_B_in_V_V_read;
    sc_signal< sc_lv<64> > PE139_U0_fifo_B_out_V_V_din;
    sc_signal< sc_logic > PE139_U0_fifo_B_out_V_V_write;
    sc_signal< sc_lv<32> > PE139_U0_fifo_C_drain_out_V_din;
    sc_signal< sc_logic > PE139_U0_fifo_C_drain_out_V_write;
    sc_signal< sc_logic > PE140_U0_ap_start;
    sc_signal< sc_logic > PE140_U0_start_full_n;
    sc_signal< sc_logic > PE140_U0_ap_done;
    sc_signal< sc_logic > PE140_U0_ap_continue;
    sc_signal< sc_logic > PE140_U0_ap_idle;
    sc_signal< sc_logic > PE140_U0_ap_ready;
    sc_signal< sc_logic > PE140_U0_start_out;
    sc_signal< sc_logic > PE140_U0_start_write;
    sc_signal< sc_logic > PE140_U0_fifo_A_in_V_V_read;
    sc_signal< sc_lv<64> > PE140_U0_fifo_A_out_V_V_din;
    sc_signal< sc_logic > PE140_U0_fifo_A_out_V_V_write;
    sc_signal< sc_logic > PE140_U0_fifo_B_in_V_V_read;
    sc_signal< sc_lv<64> > PE140_U0_fifo_B_out_V_V_din;
    sc_signal< sc_logic > PE140_U0_fifo_B_out_V_V_write;
    sc_signal< sc_lv<32> > PE140_U0_fifo_C_drain_out_V_din;
    sc_signal< sc_logic > PE140_U0_fifo_C_drain_out_V_write;
    sc_signal< sc_logic > PE_A_dummy141_U0_ap_start;
    sc_signal< sc_logic > PE_A_dummy141_U0_ap_done;
    sc_signal< sc_logic > PE_A_dummy141_U0_ap_continue;
    sc_signal< sc_logic > PE_A_dummy141_U0_ap_idle;
    sc_signal< sc_logic > PE_A_dummy141_U0_ap_ready;
    sc_signal< sc_logic > PE_A_dummy141_U0_fifo_A_in_V_V_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > PE142_U0_ap_start;
    sc_signal< sc_logic > PE142_U0_start_full_n;
    sc_signal< sc_logic > PE142_U0_ap_done;
    sc_signal< sc_logic > PE142_U0_ap_continue;
    sc_signal< sc_logic > PE142_U0_ap_idle;
    sc_signal< sc_logic > PE142_U0_ap_ready;
    sc_signal< sc_logic > PE142_U0_start_out;
    sc_signal< sc_logic > PE142_U0_start_write;
    sc_signal< sc_logic > PE142_U0_fifo_A_in_V_V_read;
    sc_signal< sc_lv<64> > PE142_U0_fifo_A_out_V_V_din;
    sc_signal< sc_logic > PE142_U0_fifo_A_out_V_V_write;
    sc_signal< sc_logic > PE142_U0_fifo_B_in_V_V_read;
    sc_signal< sc_lv<64> > PE142_U0_fifo_B_out_V_V_din;
    sc_signal< sc_logic > PE142_U0_fifo_B_out_V_V_write;
    sc_signal< sc_lv<32> > PE142_U0_fifo_C_drain_out_V_din;
    sc_signal< sc_logic > PE142_U0_fifo_C_drain_out_V_write;
    sc_signal< sc_logic > PE_B_dummy143_U0_ap_start;
    sc_signal< sc_logic > PE_B_dummy143_U0_ap_done;
    sc_signal< sc_logic > PE_B_dummy143_U0_ap_continue;
    sc_signal< sc_logic > PE_B_dummy143_U0_ap_idle;
    sc_signal< sc_logic > PE_B_dummy143_U0_ap_ready;
    sc_signal< sc_logic > PE_B_dummy143_U0_fifo_B_in_V_V_read;
    sc_signal< sc_logic > PE_U0_ap_start;
    sc_signal< sc_logic > PE_U0_start_full_n;
    sc_signal< sc_logic > PE_U0_ap_done;
    sc_signal< sc_logic > PE_U0_ap_continue;
    sc_signal< sc_logic > PE_U0_ap_idle;
    sc_signal< sc_logic > PE_U0_ap_ready;
    sc_signal< sc_logic > PE_U0_start_out;
    sc_signal< sc_logic > PE_U0_start_write;
    sc_signal< sc_logic > PE_U0_fifo_A_in_V_V_read;
    sc_signal< sc_lv<64> > PE_U0_fifo_A_out_V_V_din;
    sc_signal< sc_logic > PE_U0_fifo_A_out_V_V_write;
    sc_signal< sc_logic > PE_U0_fifo_B_in_V_V_read;
    sc_signal< sc_lv<64> > PE_U0_fifo_B_out_V_V_din;
    sc_signal< sc_logic > PE_U0_fifo_B_out_V_V_write;
    sc_signal< sc_lv<32> > PE_U0_fifo_C_drain_out_V_din;
    sc_signal< sc_logic > PE_U0_fifo_C_drain_out_V_write;
    sc_signal< sc_logic > PE_A_dummy_U0_ap_start;
    sc_signal< sc_logic > PE_A_dummy_U0_ap_done;
    sc_signal< sc_logic > PE_A_dummy_U0_ap_continue;
    sc_signal< sc_logic > PE_A_dummy_U0_ap_idle;
    sc_signal< sc_logic > PE_A_dummy_U0_ap_ready;
    sc_signal< sc_logic > PE_A_dummy_U0_fifo_A_in_V_V_read;
    sc_signal< sc_logic > PE_B_dummy_U0_ap_start;
    sc_signal< sc_logic > PE_B_dummy_U0_ap_done;
    sc_signal< sc_logic > PE_B_dummy_U0_ap_continue;
    sc_signal< sc_logic > PE_B_dummy_U0_ap_idle;
    sc_signal< sc_logic > PE_B_dummy_U0_ap_ready;
    sc_signal< sc_logic > PE_B_dummy_U0_fifo_B_in_V_V_read;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_ap_start;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_ap_done;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_ap_continue;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_ap_idle;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_ap_ready;
    sc_signal< sc_lv<64> > C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_din;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_write;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_fifo_C_drain_local_in_V_read;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_ap_start;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_ap_done;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_ap_continue;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_ap_idle;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_ap_ready;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_start_out;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_start_write;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_fifo_C_drain_in_V_V_read;
    sc_signal< sc_lv<64> > C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_din;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_write;
    sc_signal< sc_logic > C_drain_IO_L1_out145_U0_fifo_C_drain_local_in_V_read;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_ap_start;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_ap_done;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_ap_continue;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_ap_idle;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_ap_ready;
    sc_signal< sc_lv<64> > C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_din;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_write;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_fifo_C_drain_local_in_V_read;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_ap_start;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_ap_done;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_ap_continue;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_ap_idle;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_ap_ready;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_start_out;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_start_write;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_fifo_C_drain_in_V_V_read;
    sc_signal< sc_lv<64> > C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_din;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_write;
    sc_signal< sc_logic > C_drain_IO_L1_out_U0_fifo_C_drain_local_in_V_read;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_ap_start;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_ap_done;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_ap_continue;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_ap_idle;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_ap_ready;
    sc_signal< sc_lv<64> > C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_din;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_write;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_fifo_C_drain_local_in_V_V_read;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_ap_start;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_ap_done;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_ap_continue;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_ap_idle;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_ap_ready;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_fifo_C_drain_in_V_V_read;
    sc_signal< sc_lv<64> > C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_din;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_write;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_fifo_C_drain_local_in_V_V_read;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_ap_start;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_ap_done;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_ap_continue;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_ap_idle;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_ap_ready;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_m_axi_C_V_AWVALID;
    sc_signal< sc_lv<32> > C_drain_IO_L3_out_U0_m_axi_C_V_AWADDR;
    sc_signal< sc_lv<1> > C_drain_IO_L3_out_U0_m_axi_C_V_AWID;
    sc_signal< sc_lv<32> > C_drain_IO_L3_out_U0_m_axi_C_V_AWLEN;
    sc_signal< sc_lv<3> > C_drain_IO_L3_out_U0_m_axi_C_V_AWSIZE;
    sc_signal< sc_lv<2> > C_drain_IO_L3_out_U0_m_axi_C_V_AWBURST;
    sc_signal< sc_lv<2> > C_drain_IO_L3_out_U0_m_axi_C_V_AWLOCK;
    sc_signal< sc_lv<4> > C_drain_IO_L3_out_U0_m_axi_C_V_AWCACHE;
    sc_signal< sc_lv<3> > C_drain_IO_L3_out_U0_m_axi_C_V_AWPROT;
    sc_signal< sc_lv<4> > C_drain_IO_L3_out_U0_m_axi_C_V_AWQOS;
    sc_signal< sc_lv<4> > C_drain_IO_L3_out_U0_m_axi_C_V_AWREGION;
    sc_signal< sc_lv<1> > C_drain_IO_L3_out_U0_m_axi_C_V_AWUSER;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_m_axi_C_V_WVALID;
    sc_signal< sc_lv<64> > C_drain_IO_L3_out_U0_m_axi_C_V_WDATA;
    sc_signal< sc_lv<8> > C_drain_IO_L3_out_U0_m_axi_C_V_WSTRB;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_m_axi_C_V_WLAST;
    sc_signal< sc_lv<1> > C_drain_IO_L3_out_U0_m_axi_C_V_WID;
    sc_signal< sc_lv<1> > C_drain_IO_L3_out_U0_m_axi_C_V_WUSER;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_m_axi_C_V_ARVALID;
    sc_signal< sc_lv<32> > C_drain_IO_L3_out_U0_m_axi_C_V_ARADDR;
    sc_signal< sc_lv<1> > C_drain_IO_L3_out_U0_m_axi_C_V_ARID;
    sc_signal< sc_lv<32> > C_drain_IO_L3_out_U0_m_axi_C_V_ARLEN;
    sc_signal< sc_lv<3> > C_drain_IO_L3_out_U0_m_axi_C_V_ARSIZE;
    sc_signal< sc_lv<2> > C_drain_IO_L3_out_U0_m_axi_C_V_ARBURST;
    sc_signal< sc_lv<2> > C_drain_IO_L3_out_U0_m_axi_C_V_ARLOCK;
    sc_signal< sc_lv<4> > C_drain_IO_L3_out_U0_m_axi_C_V_ARCACHE;
    sc_signal< sc_lv<3> > C_drain_IO_L3_out_U0_m_axi_C_V_ARPROT;
    sc_signal< sc_lv<4> > C_drain_IO_L3_out_U0_m_axi_C_V_ARQOS;
    sc_signal< sc_lv<4> > C_drain_IO_L3_out_U0_m_axi_C_V_ARREGION;
    sc_signal< sc_lv<1> > C_drain_IO_L3_out_U0_m_axi_C_V_ARUSER;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_m_axi_C_V_RREADY;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_m_axi_C_V_BREADY;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_C_V_offset_read;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_fifo_C_drain_local_in_V_V_read;
    sc_signal< sc_logic > A_V_c_full_n;
    sc_signal< sc_lv<32> > A_V_c_dout;
    sc_signal< sc_logic > A_V_c_empty_n;
    sc_signal< sc_logic > B_V_c_full_n;
    sc_signal< sc_lv<32> > B_V_c_dout;
    sc_signal< sc_logic > B_V_c_empty_n;
    sc_signal< sc_logic > C_V_c_full_n;
    sc_signal< sc_lv<32> > C_V_c_dout;
    sc_signal< sc_logic > C_V_c_empty_n;
    sc_signal< sc_logic > fifo_A_A_IO_L2_in_0_s_full_n;
    sc_signal< sc_lv<128> > fifo_A_A_IO_L2_in_0_s_dout;
    sc_signal< sc_logic > fifo_A_A_IO_L2_in_0_s_empty_n;
    sc_signal< sc_logic > fifo_A_A_IO_L2_in_1_s_full_n;
    sc_signal< sc_lv<128> > fifo_A_A_IO_L2_in_1_s_dout;
    sc_signal< sc_logic > fifo_A_A_IO_L2_in_1_s_empty_n;
    sc_signal< sc_logic > fifo_A_PE_0_0_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_A_PE_0_0_V_V_dout;
    sc_signal< sc_logic > fifo_A_PE_0_0_V_V_empty_n;
    sc_signal< sc_logic > fifo_A_PE_1_0_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_A_PE_1_0_V_V_dout;
    sc_signal< sc_logic > fifo_A_PE_1_0_V_V_empty_n;
    sc_signal< sc_logic > fifo_B_B_IO_L2_in_0_s_full_n;
    sc_signal< sc_lv<128> > fifo_B_B_IO_L2_in_0_s_dout;
    sc_signal< sc_logic > fifo_B_B_IO_L2_in_0_s_empty_n;
    sc_signal< sc_logic > fifo_B_B_IO_L2_in_1_s_full_n;
    sc_signal< sc_lv<128> > fifo_B_B_IO_L2_in_1_s_dout;
    sc_signal< sc_logic > fifo_B_B_IO_L2_in_1_s_empty_n;
    sc_signal< sc_logic > fifo_B_PE_0_0_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_B_PE_0_0_V_V_dout;
    sc_signal< sc_logic > fifo_B_PE_0_0_V_V_empty_n;
    sc_signal< sc_logic > fifo_B_PE_0_1_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_B_PE_0_1_V_V_dout;
    sc_signal< sc_logic > fifo_B_PE_0_1_V_V_empty_n;
    sc_signal< sc_logic > fifo_A_PE_0_1_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_A_PE_0_1_V_V_dout;
    sc_signal< sc_logic > fifo_A_PE_0_1_V_V_empty_n;
    sc_signal< sc_logic > fifo_B_PE_1_0_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_B_PE_1_0_V_V_dout;
    sc_signal< sc_logic > fifo_B_PE_1_0_V_V_empty_n;
    sc_signal< sc_logic > fifo_C_drain_PE_0_0_s_full_n;
    sc_signal< sc_lv<32> > fifo_C_drain_PE_0_0_s_dout;
    sc_signal< sc_logic > fifo_C_drain_PE_0_0_s_empty_n;
    sc_signal< sc_logic > fifo_A_PE_0_2_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_A_PE_0_2_V_V_dout;
    sc_signal< sc_logic > fifo_A_PE_0_2_V_V_empty_n;
    sc_signal< sc_logic > fifo_B_PE_1_1_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_B_PE_1_1_V_V_dout;
    sc_signal< sc_logic > fifo_B_PE_1_1_V_V_empty_n;
    sc_signal< sc_logic > fifo_C_drain_PE_0_1_s_full_n;
    sc_signal< sc_lv<32> > fifo_C_drain_PE_0_1_s_dout;
    sc_signal< sc_logic > fifo_C_drain_PE_0_1_s_empty_n;
    sc_signal< sc_logic > fifo_A_PE_1_1_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_A_PE_1_1_V_V_dout;
    sc_signal< sc_logic > fifo_A_PE_1_1_V_V_empty_n;
    sc_signal< sc_logic > fifo_B_PE_2_0_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_B_PE_2_0_V_V_dout;
    sc_signal< sc_logic > fifo_B_PE_2_0_V_V_empty_n;
    sc_signal< sc_logic > fifo_C_drain_PE_1_0_s_full_n;
    sc_signal< sc_lv<32> > fifo_C_drain_PE_1_0_s_dout;
    sc_signal< sc_logic > fifo_C_drain_PE_1_0_s_empty_n;
    sc_signal< sc_logic > fifo_A_PE_1_2_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_A_PE_1_2_V_V_dout;
    sc_signal< sc_logic > fifo_A_PE_1_2_V_V_empty_n;
    sc_signal< sc_logic > fifo_B_PE_2_1_V_V_full_n;
    sc_signal< sc_lv<64> > fifo_B_PE_2_1_V_V_dout;
    sc_signal< sc_logic > fifo_B_PE_2_1_V_V_empty_n;
    sc_signal< sc_logic > fifo_C_drain_PE_1_1_s_full_n;
    sc_signal< sc_lv<32> > fifo_C_drain_PE_1_1_s_dout;
    sc_signal< sc_logic > fifo_C_drain_PE_1_1_s_empty_n;
    sc_signal< sc_logic > fifo_C_drain_C_drain_6_full_n;
    sc_signal< sc_lv<64> > fifo_C_drain_C_drain_6_dout;
    sc_signal< sc_logic > fifo_C_drain_C_drain_6_empty_n;
    sc_signal< sc_logic > fifo_C_drain_C_drain_7_full_n;
    sc_signal< sc_lv<64> > fifo_C_drain_C_drain_7_dout;
    sc_signal< sc_logic > fifo_C_drain_C_drain_7_empty_n;
    sc_signal< sc_logic > fifo_C_drain_C_drain_8_full_n;
    sc_signal< sc_lv<64> > fifo_C_drain_C_drain_8_dout;
    sc_signal< sc_logic > fifo_C_drain_C_drain_8_empty_n;
    sc_signal< sc_logic > fifo_C_drain_C_drain_9_full_n;
    sc_signal< sc_lv<64> > fifo_C_drain_C_drain_9_dout;
    sc_signal< sc_logic > fifo_C_drain_C_drain_9_empty_n;
    sc_signal< sc_logic > fifo_C_drain_C_drain_10_full_n;
    sc_signal< sc_lv<64> > fifo_C_drain_C_drain_10_dout;
    sc_signal< sc_logic > fifo_C_drain_C_drain_10_empty_n;
    sc_signal< sc_logic > fifo_C_drain_C_drain_11_full_n;
    sc_signal< sc_lv<64> > fifo_C_drain_C_drain_11_dout;
    sc_signal< sc_logic > fifo_C_drain_C_drain_11_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_kernel0_entry6_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_kernel0_entry6_U0_ap_ready;
    sc_signal< sc_lv<2> > kernel0_entry6_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_A_IO_L3_in_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_A_IO_L3_in_U0_ap_ready;
    sc_signal< sc_lv<2> > A_IO_L3_in_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_B_IO_L3_in_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_B_IO_L3_in_U0_ap_ready;
    sc_signal< sc_lv<2> > B_IO_L3_in_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L3_out_U0_din;
    sc_signal< sc_logic > start_for_C_drain_IO_L3_out_U0_full_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L3_out_U0_dout;
    sc_signal< sc_logic > start_for_C_drain_IO_L3_out_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_A_IO_L2_in_U0_din;
    sc_signal< sc_logic > start_for_A_IO_L2_in_U0_full_n;
    sc_signal< sc_lv<1> > start_for_A_IO_L2_in_U0_dout;
    sc_signal< sc_logic > start_for_A_IO_L2_in_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_A_IO_L2_in_tail_U0_din;
    sc_signal< sc_logic > start_for_A_IO_L2_in_tail_U0_full_n;
    sc_signal< sc_lv<1> > start_for_A_IO_L2_in_tail_U0_dout;
    sc_signal< sc_logic > start_for_A_IO_L2_in_tail_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE139_U0_din;
    sc_signal< sc_logic > start_for_PE139_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE139_U0_dout;
    sc_signal< sc_logic > start_for_PE139_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE142_U0_din;
    sc_signal< sc_logic > start_for_PE142_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE142_U0_dout;
    sc_signal< sc_logic > start_for_PE142_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_B_IO_L2_in_U0_din;
    sc_signal< sc_logic > start_for_B_IO_L2_in_U0_full_n;
    sc_signal< sc_lv<1> > start_for_B_IO_L2_in_U0_dout;
    sc_signal< sc_logic > start_for_B_IO_L2_in_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_B_IO_L2_in_tail_U0_din;
    sc_signal< sc_logic > start_for_B_IO_L2_in_tail_U0_full_n;
    sc_signal< sc_lv<1> > start_for_B_IO_L2_in_tail_U0_dout;
    sc_signal< sc_logic > start_for_B_IO_L2_in_tail_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE140_U0_din;
    sc_signal< sc_logic > start_for_PE140_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE140_U0_dout;
    sc_signal< sc_logic > start_for_PE140_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out_he_U0_din;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out_he_U0_full_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out_he_U0_dout;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out_he_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_A_dummy141_U0_din;
    sc_signal< sc_logic > start_for_PE_A_dummy141_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_A_dummy141_U0_dout;
    sc_signal< sc_logic > start_for_PE_A_dummy141_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_U0_din;
    sc_signal< sc_logic > start_for_PE_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_U0_dout;
    sc_signal< sc_logic > start_for_PE_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out_he_1_U0_din;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out_he_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out_he_1_U0_dout;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out_he_1_U0_empty_n;
    sc_signal< sc_logic > PE_A_dummy141_U0_start_full_n;
    sc_signal< sc_logic > PE_A_dummy141_U0_start_write;
    sc_signal< sc_lv<1> > start_for_PE_B_dummy143_U0_din;
    sc_signal< sc_logic > start_for_PE_B_dummy143_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_B_dummy143_U0_dout;
    sc_signal< sc_logic > start_for_PE_B_dummy143_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out145_U0_din;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out145_U0_full_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out145_U0_dout;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out145_U0_empty_n;
    sc_signal< sc_logic > PE_B_dummy143_U0_start_full_n;
    sc_signal< sc_logic > PE_B_dummy143_U0_start_write;
    sc_signal< sc_lv<1> > start_for_PE_A_dummy_U0_din;
    sc_signal< sc_logic > start_for_PE_A_dummy_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_A_dummy_U0_dout;
    sc_signal< sc_logic > start_for_PE_A_dummy_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_B_dummy_U0_din;
    sc_signal< sc_logic > start_for_PE_B_dummy_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_B_dummy_U0_dout;
    sc_signal< sc_logic > start_for_PE_B_dummy_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out_U0_din;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out_U0_full_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L1_out_U0_dout;
    sc_signal< sc_logic > start_for_C_drain_IO_L1_out_U0_empty_n;
    sc_signal< sc_logic > PE_A_dummy_U0_start_full_n;
    sc_signal< sc_logic > PE_A_dummy_U0_start_write;
    sc_signal< sc_logic > PE_B_dummy_U0_start_full_n;
    sc_signal< sc_logic > PE_B_dummy_U0_start_write;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_start_full_n;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_U0_start_write;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L2_out_he_U0_din;
    sc_signal< sc_logic > start_for_C_drain_IO_L2_out_he_U0_full_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L2_out_he_U0_dout;
    sc_signal< sc_logic > start_for_C_drain_IO_L2_out_he_U0_empty_n;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_start_full_n;
    sc_signal< sc_logic > C_drain_IO_L1_out_he_1_U0_start_write;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L2_out_U0_din;
    sc_signal< sc_logic > start_for_C_drain_IO_L2_out_U0_full_n;
    sc_signal< sc_lv<1> > start_for_C_drain_IO_L2_out_U0_dout;
    sc_signal< sc_logic > start_for_C_drain_IO_L2_out_U0_empty_n;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_start_full_n;
    sc_signal< sc_logic > C_drain_IO_L2_out_he_U0_start_write;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_start_full_n;
    sc_signal< sc_logic > C_drain_IO_L2_out_U0_start_write;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_start_full_n;
    sc_signal< sc_logic > C_drain_IO_L3_out_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const int C_M_AXI_GMEM_A_USER_VALUE;
    static const int C_M_AXI_GMEM_A_PROT_VALUE;
    static const int C_M_AXI_GMEM_A_CACHE_VALUE;
    static const int C_M_AXI_ID_WIDTH;
    static const int C_M_AXI_ADDR_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_WSTRB_WIDTH;
    static const int C_M_AXI_AWUSER_WIDTH;
    static const int C_M_AXI_ARUSER_WIDTH;
    static const int C_M_AXI_WUSER_WIDTH;
    static const int C_M_AXI_RUSER_WIDTH;
    static const int C_M_AXI_BUSER_WIDTH;
    static const int C_M_AXI_GMEM_B_USER_VALUE;
    static const int C_M_AXI_GMEM_B_PROT_VALUE;
    static const int C_M_AXI_GMEM_B_CACHE_VALUE;
    static const int C_M_AXI_GMEM_C_USER_VALUE;
    static const int C_M_AXI_GMEM_C_PROT_VALUE;
    static const int C_M_AXI_GMEM_C_CACHE_VALUE;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<128> ap_const_lv128_lc_2;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_A_IO_L2_in_U0_ap_continue();
    void thread_A_IO_L2_in_U0_ap_start();
    void thread_A_IO_L2_in_U0_start_full_n();
    void thread_A_IO_L2_in_tail_U0_ap_continue();
    void thread_A_IO_L2_in_tail_U0_ap_start();
    void thread_A_IO_L3_in_U0_ap_continue();
    void thread_A_IO_L3_in_U0_ap_start();
    void thread_B_IO_L2_in_U0_ap_continue();
    void thread_B_IO_L2_in_U0_ap_start();
    void thread_B_IO_L2_in_tail_U0_ap_continue();
    void thread_B_IO_L2_in_tail_U0_ap_start();
    void thread_B_IO_L3_in_U0_ap_continue();
    void thread_B_IO_L3_in_U0_ap_start();
    void thread_C_drain_IO_L1_out145_U0_ap_continue();
    void thread_C_drain_IO_L1_out145_U0_ap_start();
    void thread_C_drain_IO_L1_out_U0_ap_continue();
    void thread_C_drain_IO_L1_out_U0_ap_start();
    void thread_C_drain_IO_L1_out_he_1_U0_ap_continue();
    void thread_C_drain_IO_L1_out_he_1_U0_ap_start();
    void thread_C_drain_IO_L1_out_he_1_U0_start_full_n();
    void thread_C_drain_IO_L1_out_he_1_U0_start_write();
    void thread_C_drain_IO_L1_out_he_U0_ap_continue();
    void thread_C_drain_IO_L1_out_he_U0_ap_start();
    void thread_C_drain_IO_L1_out_he_U0_start_full_n();
    void thread_C_drain_IO_L1_out_he_U0_start_write();
    void thread_C_drain_IO_L2_out_U0_ap_continue();
    void thread_C_drain_IO_L2_out_U0_ap_start();
    void thread_C_drain_IO_L2_out_U0_start_full_n();
    void thread_C_drain_IO_L2_out_U0_start_write();
    void thread_C_drain_IO_L2_out_he_U0_ap_continue();
    void thread_C_drain_IO_L2_out_he_U0_ap_start();
    void thread_C_drain_IO_L2_out_he_U0_start_full_n();
    void thread_C_drain_IO_L2_out_he_U0_start_write();
    void thread_C_drain_IO_L3_out_U0_ap_continue();
    void thread_C_drain_IO_L3_out_U0_ap_start();
    void thread_C_drain_IO_L3_out_U0_start_full_n();
    void thread_C_drain_IO_L3_out_U0_start_write();
    void thread_PE139_U0_ap_continue();
    void thread_PE139_U0_ap_start();
    void thread_PE140_U0_ap_continue();
    void thread_PE140_U0_ap_start();
    void thread_PE140_U0_start_full_n();
    void thread_PE142_U0_ap_continue();
    void thread_PE142_U0_ap_start();
    void thread_PE142_U0_start_full_n();
    void thread_PE_A_dummy141_U0_ap_continue();
    void thread_PE_A_dummy141_U0_ap_start();
    void thread_PE_A_dummy141_U0_start_full_n();
    void thread_PE_A_dummy141_U0_start_write();
    void thread_PE_A_dummy_U0_ap_continue();
    void thread_PE_A_dummy_U0_ap_start();
    void thread_PE_A_dummy_U0_start_full_n();
    void thread_PE_A_dummy_U0_start_write();
    void thread_PE_B_dummy143_U0_ap_continue();
    void thread_PE_B_dummy143_U0_ap_start();
    void thread_PE_B_dummy143_U0_start_full_n();
    void thread_PE_B_dummy143_U0_start_write();
    void thread_PE_B_dummy_U0_ap_continue();
    void thread_PE_B_dummy_U0_ap_start();
    void thread_PE_B_dummy_U0_start_full_n();
    void thread_PE_B_dummy_U0_start_write();
    void thread_PE_U0_ap_continue();
    void thread_PE_U0_ap_start();
    void thread_PE_U0_start_full_n();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_A_IO_L3_in_U0_ap_ready();
    void thread_ap_sync_B_IO_L3_in_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_kernel0_entry6_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_kernel0_entry6_U0_ap_continue();
    void thread_kernel0_entry6_U0_ap_start();
    void thread_start_for_A_IO_L2_in_U0_din();
    void thread_start_for_A_IO_L2_in_tail_U0_din();
    void thread_start_for_B_IO_L2_in_U0_din();
    void thread_start_for_B_IO_L2_in_tail_U0_din();
    void thread_start_for_C_drain_IO_L1_out145_U0_din();
    void thread_start_for_C_drain_IO_L1_out_U0_din();
    void thread_start_for_C_drain_IO_L1_out_he_1_U0_din();
    void thread_start_for_C_drain_IO_L1_out_he_U0_din();
    void thread_start_for_C_drain_IO_L2_out_U0_din();
    void thread_start_for_C_drain_IO_L2_out_he_U0_din();
    void thread_start_for_C_drain_IO_L3_out_U0_din();
    void thread_start_for_PE139_U0_din();
    void thread_start_for_PE140_U0_din();
    void thread_start_for_PE142_U0_din();
    void thread_start_for_PE_A_dummy141_U0_din();
    void thread_start_for_PE_A_dummy_U0_din();
    void thread_start_for_PE_B_dummy143_U0_din();
    void thread_start_for_PE_B_dummy_U0_din();
    void thread_start_for_PE_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
