14:31:14 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
14:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

14:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:10 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:32:10 INFO  : System reset is completed.
14:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:32:17 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:32:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:32:18 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:32:18 INFO  : 'ps7_init' command is executed.
14:32:18 INFO  : 'ps7_post_config' command is executed.
14:32:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:32:19 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:19 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:32:19 INFO  : Memory regions updated for context APU
14:33:15 INFO  : Disconnected from the channel tcfchan#1.
14:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:15 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:33:16 INFO  : System reset is completed.
14:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:33:22 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:33:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:33:23 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:33:23 INFO  : 'ps7_init' command is executed.
14:33:23 INFO  : 'ps7_post_config' command is executed.
14:33:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:33:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:33:24 INFO  : Memory regions updated for context APU
14:41:36 INFO  : Disconnected from the channel tcfchan#2.
14:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:36 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:41:37 INFO  : System reset is completed.
14:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:41:43 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:41:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:41:44 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:41:44 INFO  : 'ps7_init' command is executed.
14:41:44 INFO  : 'ps7_post_config' command is executed.
14:41:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:41:45 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:41:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:46 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:41:46 INFO  : Memory regions updated for context APU
14:43:02 INFO  : Disconnected from the channel tcfchan#3.
14:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:02 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:03 INFO  : System reset is completed.
14:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:43:09 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:43:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:10 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:43:10 INFO  : 'ps7_init' command is executed.
14:43:10 INFO  : 'ps7_post_config' command is executed.
14:43:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:43:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:12 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:43:12 INFO  : Memory regions updated for context APU
14:46:50 INFO  : Disconnected from the channel tcfchan#4.
14:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:50 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:46:50 INFO  : System reset is completed.
14:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:46:57 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:46:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:46:58 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:46:58 INFO  : 'ps7_init' command is executed.
14:46:58 INFO  : 'ps7_post_config' command is executed.
14:46:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:46:59 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:59 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:46:59 INFO  : Memory regions updated for context APU
14:47:20 INFO  : Disconnected from the channel tcfchan#5.
14:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:20 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:47:21 INFO  : System reset is completed.
14:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:47:28 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:47:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:47:28 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:47:29 INFO  : 'ps7_init' command is executed.
14:47:29 INFO  : 'ps7_post_config' command is executed.
14:47:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:47:29 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:47:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:30 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:47:30 INFO  : Memory regions updated for context APU
14:53:37 INFO  : Disconnected from the channel tcfchan#6.
14:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:37 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:53:37 INFO  : System reset is completed.
14:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:53:44 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:53:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:53:45 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:53:45 INFO  : 'ps7_init' command is executed.
14:53:45 INFO  : 'ps7_post_config' command is executed.
14:53:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:53:46 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:53:47 INFO  : Memory regions updated for context APU
15:32:50 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:32:50 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:35:50 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
15:35:50 WARN  : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
15:47:48 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:47:49 INFO  : XSDB server has started successfully.
15:47:49 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:47:50 INFO  : Processing command line option -hwspec F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
15:47:50 INFO  : Checking for hwspec changes in the project design_ps_wrapper_hw_platform_0.
15:49:10 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:49:11 INFO  : XSDB server has started successfully.
15:49:11 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:49:12 INFO  : Processing command line option -hwspec F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
15:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:17 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:51:17 INFO  : System reset is completed.
15:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:51:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:51:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:51:24 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:51:25 INFO  : 'ps7_init' command is executed.
15:51:25 INFO  : 'ps7_post_config' command is executed.
15:51:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:51:25 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:51:26 INFO  : Memory regions updated for context APU
15:52:07 INFO  : Disconnected from the channel tcfchan#1.
15:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:07 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:52:08 INFO  : System reset is completed.
15:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:52:15 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:52:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:52:15 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:52:16 INFO  : 'ps7_init' command is executed.
15:52:16 INFO  : 'ps7_post_config' command is executed.
15:52:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:52:16 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:52:17 INFO  : Memory regions updated for context APU
16:04:55 INFO  : Disconnected from the channel tcfchan#2.
16:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:55 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:04:56 INFO  : System reset is completed.
16:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:05:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:05:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:05:03 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:05:04 INFO  : 'ps7_init' command is executed.
16:05:04 INFO  : 'ps7_post_config' command is executed.
16:05:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:05:04 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:05:05 INFO  : Memory regions updated for context APU
16:05:17 INFO  : Disconnected from the channel tcfchan#3.
16:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:17 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:05:18 INFO  : System reset is completed.
16:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:05:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:05:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:05:25 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:05:25 INFO  : 'ps7_init' command is executed.
16:05:25 INFO  : 'ps7_post_config' command is executed.
16:05:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:05:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:27 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:05:27 INFO  : Memory regions updated for context APU
16:07:11 INFO  : Disconnected from the channel tcfchan#4.
16:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:11 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:07:12 INFO  : System reset is completed.
16:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:07:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:07:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:07:19 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:07:20 INFO  : 'ps7_init' command is executed.
16:07:20 INFO  : 'ps7_post_config' command is executed.
16:07:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:07:20 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:07:21 INFO  : Memory regions updated for context APU
16:07:29 INFO  : Disconnected from the channel tcfchan#5.
16:07:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:30 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:07:30 INFO  : System reset is completed.
16:07:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:07:37 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:07:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:07:37 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:07:38 INFO  : 'ps7_init' command is executed.
16:07:38 INFO  : 'ps7_post_config' command is executed.
16:07:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:07:38 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:39 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:07:39 INFO  : Memory regions updated for context APU
16:17:48 INFO  : Disconnected from the channel tcfchan#6.
16:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:49 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:17:49 INFO  : System reset is completed.
16:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:17:56 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:17:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:17:56 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:17:57 INFO  : 'ps7_init' command is executed.
16:17:57 INFO  : 'ps7_post_config' command is executed.
16:17:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:17:58 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:58 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:17:58 INFO  : Memory regions updated for context APU
16:22:04 INFO  : Disconnected from the channel tcfchan#7.
16:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:04 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:22:05 INFO  : System reset is completed.
16:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:22:12 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:22:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:22:12 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:22:13 INFO  : 'ps7_init' command is executed.
16:22:13 INFO  : 'ps7_post_config' command is executed.
16:22:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:22:13 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:22:14 INFO  : Memory regions updated for context APU
16:23:47 INFO  : Disconnected from the channel tcfchan#8.
16:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:47 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:23:48 INFO  : System reset is completed.
16:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:23:55 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:23:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:23:55 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:23:56 INFO  : 'ps7_init' command is executed.
16:23:56 INFO  : 'ps7_post_config' command is executed.
16:23:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:23:56 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:57 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:23:57 INFO  : Memory regions updated for context APU
16:24:12 INFO  : Disconnected from the channel tcfchan#9.
16:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:12 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:24:13 INFO  : System reset is completed.
16:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:24:20 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:24:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:24:20 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:24:21 INFO  : 'ps7_init' command is executed.
16:24:21 INFO  : 'ps7_post_config' command is executed.
16:24:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:24:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:24:22 INFO  : Memory regions updated for context APU
16:29:58 INFO  : Disconnected from the channel tcfchan#10.
16:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:58 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:29:59 INFO  : System reset is completed.
16:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:30:06 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:30:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:30:06 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:30:07 INFO  : 'ps7_init' command is executed.
16:30:07 INFO  : 'ps7_post_config' command is executed.
16:30:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:30:07 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:08 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:30:08 INFO  : Memory regions updated for context APU
16:32:30 INFO  : Disconnected from the channel tcfchan#11.
16:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:31 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:32:31 INFO  : System reset is completed.
16:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:32:38 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:32:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:32:38 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:32:39 INFO  : 'ps7_init' command is executed.
16:32:39 INFO  : 'ps7_post_config' command is executed.
16:32:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:32:39 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:40 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:32:40 INFO  : Memory regions updated for context APU
16:34:15 INFO  : Disconnected from the channel tcfchan#12.
16:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:15 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:34:15 INFO  : System reset is completed.
16:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:34:22 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:34:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:34:23 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:34:23 INFO  : 'ps7_init' command is executed.
16:34:23 INFO  : 'ps7_post_config' command is executed.
16:34:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:34:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:34:24 INFO  : Memory regions updated for context APU
16:35:16 INFO  : Disconnected from the channel tcfchan#13.
16:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:16 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:35:17 INFO  : System reset is completed.
16:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:35:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:35:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:35:24 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:35:25 INFO  : 'ps7_init' command is executed.
16:35:25 INFO  : 'ps7_post_config' command is executed.
16:35:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:35:25 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:35:26 INFO  : Memory regions updated for context APU
16:38:54 INFO  : Disconnected from the channel tcfchan#14.
16:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:54 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:38:54 INFO  : System reset is completed.
16:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:39:01 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:39:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:39:02 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:39:02 INFO  : 'ps7_init' command is executed.
16:39:02 INFO  : 'ps7_post_config' command is executed.
16:39:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:39:03 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:04 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:39:04 INFO  : Memory regions updated for context APU
16:43:11 INFO  : Disconnected from the channel tcfchan#15.
16:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:11 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:43:12 INFO  : System reset is completed.
16:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:43:18 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:43:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:43:19 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:43:19 INFO  : 'ps7_init' command is executed.
16:43:19 INFO  : 'ps7_post_config' command is executed.
16:43:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:43:20 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:43:21 INFO  : Memory regions updated for context APU
16:48:22 INFO  : Disconnected from the channel tcfchan#16.
16:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:22 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:48:23 INFO  : System reset is completed.
16:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:48:30 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:48:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:48:30 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:48:31 INFO  : 'ps7_init' command is executed.
16:48:31 INFO  : 'ps7_post_config' command is executed.
16:48:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:48:31 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:32 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:48:32 INFO  : Memory regions updated for context APU
16:49:11 INFO  : Disconnected from the channel tcfchan#17.
16:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:12 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:49:12 INFO  : System reset is completed.
16:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:49:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:49:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:49:20 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:49:20 INFO  : 'ps7_init' command is executed.
16:49:20 INFO  : 'ps7_post_config' command is executed.
16:49:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:49:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:49:21 INFO  : Memory regions updated for context APU
16:50:12 INFO  : Disconnected from the channel tcfchan#18.
16:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:12 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:50:12 INFO  : System reset is completed.
16:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:50:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:50:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:50:20 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:50:20 INFO  : 'ps7_init' command is executed.
16:50:20 INFO  : 'ps7_post_config' command is executed.
16:50:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:50:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:50:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:50:22 INFO  : Memory regions updated for context APU
16:52:24 INFO  : Disconnected from the channel tcfchan#19.
16:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:25 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:52:25 INFO  : System reset is completed.
16:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:52:32 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:52:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:52:33 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:52:33 INFO  : 'ps7_init' command is executed.
16:52:33 INFO  : 'ps7_post_config' command is executed.
16:52:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:52:34 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:35 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:52:35 INFO  : Memory regions updated for context APU
16:57:28 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:57:28 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:57:29 INFO  : Bootgen command execution is done.
17:02:05 INFO  : Disconnected from the channel tcfchan#20.
17:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:05 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:05 INFO  : System reset is completed.
17:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:02:12 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:02:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:13 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:02:13 INFO  : 'ps7_init' command is executed.
17:02:13 INFO  : 'ps7_post_config' command is executed.
17:02:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:02:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:15 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:02:15 INFO  : Memory regions updated for context APU
17:03:52 INFO  : Refreshed build settings on project amp_fsbl
17:05:01 INFO  : Disconnected from the channel tcfchan#21.
17:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:02 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:05:02 INFO  : System reset is completed.
17:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:05:09 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:05:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:05:09 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:05:10 INFO  : 'ps7_init' command is executed.
17:05:10 INFO  : 'ps7_post_config' command is executed.
17:05:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:05:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:05:11 INFO  : Memory regions updated for context APU
17:07:26 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:07:26 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:07:27 INFO  : Bootgen command execution is done.
17:58:08 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:02:41 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:02:44 INFO  : XSDB server has started successfully.
14:02:46 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:37 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:37 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:07:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:07:38 ERROR : 'rst -system' is cancelled.
14:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

14:07:38 INFO  : System reset is completed.
14:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:07:45 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:07:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:07:46 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:07:46 INFO  : 'ps7_init' command is executed.
14:07:46 INFO  : 'ps7_post_config' command is executed.
14:07:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:07:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:07:47 INFO  : Memory regions updated for context APU
14:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:08:01 INFO  : System reset is completed.
14:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:08:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:08:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:08:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:08:08 INFO  : 'ps7_init' command is executed.
14:08:08 INFO  : 'ps7_post_config' command is executed.
14:08:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:08:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:08:10 INFO  : Memory regions updated for context APU
14:11:47 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
14:11:47 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:11:47 INFO  : Bootgen command execution is done.
14:16:11 INFO  : Disconnected from the channel tcfchan#1.
14:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:11 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:16:12 INFO  : System reset is completed.
14:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:16:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:16:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:16:20 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:16:20 INFO  : 'ps7_init' command is executed.
14:16:20 INFO  : 'ps7_post_config' command is executed.
14:16:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:16:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:16:21 INFO  : Memory regions updated for context APU
14:21:13 INFO  : Disconnected from the channel tcfchan#2.
14:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:13 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:21:13 INFO  : System reset is completed.
14:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:21:20 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:21:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:21:21 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:21:21 INFO  : 'ps7_init' command is executed.
14:21:21 INFO  : 'ps7_post_config' command is executed.
14:21:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:21:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:21:23 INFO  : Memory regions updated for context APU
14:22:33 INFO  : Disconnected from the channel tcfchan#3.
14:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:33 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:22:34 INFO  : System reset is completed.
14:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:22:41 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:22:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:22:41 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:22:42 INFO  : 'ps7_init' command is executed.
14:22:42 INFO  : 'ps7_post_config' command is executed.
14:22:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:22:42 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:43 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:22:43 INFO  : Memory regions updated for context APU
14:25:39 INFO  : Disconnected from the channel tcfchan#4.
14:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:40 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:40 INFO  : System reset is completed.
14:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:25:47 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:25:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:47 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:25:48 INFO  : 'ps7_init' command is executed.
14:25:48 INFO  : 'ps7_post_config' command is executed.
14:25:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:25:48 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:49 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.1-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:25:49 INFO  : Memory regions updated for context APU
14:29:28 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
14:29:28 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.1-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:29:28 INFO  : Bootgen command execution is done.
14:32:24 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 1266 xsdb eval "disconnect tcfchan#5"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
13:40:05 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:40:07 INFO  : XSDB server has started successfully.
13:40:07 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:56 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:56 INFO  : System reset is completed.
14:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:44:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:44:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:44:04 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:44:04 INFO  : 'ps7_init' command is executed.
14:44:05 INFO  : 'ps7_post_config' command is executed.
14:44:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:44:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:44:06 INFO  : Memory regions updated for context APU
14:56:52 INFO  : Disconnected from the channel tcfchan#1.
14:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:52 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:56:52 INFO  : System reset is completed.
14:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:56:59 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:57:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:57:00 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:57:00 INFO  : 'ps7_init' command is executed.
14:57:00 INFO  : 'ps7_post_config' command is executed.
14:57:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:01 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:01 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:57:02 INFO  : Memory regions updated for context APU
14:59:44 INFO  : Refreshed build settings on project app_cpu1
15:00:12 INFO  : Disconnected from the channel tcfchan#2.
15:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:12 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:13 INFO  : System reset is completed.
15:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:00:20 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:00:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:20 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:00:21 INFO  : 'ps7_init' command is executed.
15:00:21 INFO  : 'ps7_post_config' command is executed.
15:00:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:00:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:00:22 INFO  : Memory regions updated for context APU
15:02:24 INFO  : Disconnected from the channel tcfchan#3.
15:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:25 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:25 INFO  : System reset is completed.
15:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:02:32 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:02:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:32 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:02:33 INFO  : 'ps7_init' command is executed.
15:02:33 INFO  : 'ps7_post_config' command is executed.
15:02:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:02:34 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:34 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:02:34 INFO  : Memory regions updated for context APU
15:06:35 INFO  : Disconnected from the channel tcfchan#4.
15:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:36 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:06:36 INFO  : System reset is completed.
15:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:06:43 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:06:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:06:44 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:06:44 INFO  : 'ps7_init' command is executed.
15:06:44 INFO  : 'ps7_post_config' command is executed.
15:06:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:06:45 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:45 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:06:45 INFO  : Memory regions updated for context APU
15:15:13 INFO  : Disconnected from the channel tcfchan#5.
15:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:13 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:15:14 INFO  : System reset is completed.
15:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:15:20 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:15:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:15:21 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:15:21 INFO  : 'ps7_init' command is executed.
15:15:21 INFO  : 'ps7_post_config' command is executed.
15:15:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:15:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:23 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:15:23 INFO  : Memory regions updated for context APU
15:29:35 INFO  : Disconnected from the channel tcfchan#6.
15:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:36 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:29:36 INFO  : System reset is completed.
15:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:29:43 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:29:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:29:43 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:29:44 INFO  : 'ps7_init' command is executed.
15:29:44 INFO  : 'ps7_post_config' command is executed.
15:29:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:29:44 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:45 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0222/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:29:45 INFO  : Memory regions updated for context APU
15:35:38 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
15:35:38 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0222\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
15:35:38 INFO  : Bootgen command execution is done.
15:38:55 INFO  : Disconnected from the channel tcfchan#7.
09:37:42 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:37:43 INFO  : XSDB server has started successfully.
09:37:44 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:54 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:41:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:41:54 INFO  : System reset is completed.
09:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:42:01 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:42:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:42:02 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:42:02 INFO  : 'ps7_init' command is executed.
09:42:02 INFO  : 'ps7_post_config' command is executed.
09:42:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:42:03 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:03 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:42:06 INFO  : Memory regions updated for context APU
09:43:13 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:43:15 INFO  : XSDB server has started successfully.
09:43:15 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:01 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:44:01 INFO  : System reset is completed.
09:44:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:44:08 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:44:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:44:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:44:09 INFO  : 'ps7_init' command is executed.
09:44:09 INFO  : 'ps7_post_config' command is executed.
09:44:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:44:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:44:22 INFO  : Memory regions updated for context APU
09:44:22 INFO  : Disconnected from the channel tcfchan#1.
09:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:23 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:44:23 INFO  : System reset is completed.
09:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:44:30 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:44:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:44:30 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:44:31 INFO  : 'ps7_init' command is executed.
09:44:31 INFO  : 'ps7_post_config' command is executed.
09:44:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:44:32 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:32 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:44:33 INFO  : Memory regions updated for context APU
09:48:23 INFO  : Disconnected from the channel tcfchan#2.
09:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:23 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:48:24 INFO  : System reset is completed.
09:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:48:30 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:48:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:48:31 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:48:31 INFO  : 'ps7_init' command is executed.
09:48:31 INFO  : 'ps7_post_config' command is executed.
09:48:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:48:32 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:33 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:48:33 INFO  : Memory regions updated for context APU
09:50:24 INFO  : Disconnected from the channel tcfchan#3.
09:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:25 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:50:25 INFO  : System reset is completed.
09:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:50:32 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:50:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:50:32 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:50:33 INFO  : 'ps7_init' command is executed.
09:50:33 INFO  : 'ps7_post_config' command is executed.
09:50:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:50:34 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:34 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:50:34 INFO  : Memory regions updated for context APU
09:55:30 INFO  : Refreshed build settings on project app_cpu1
09:55:50 INFO  : Refreshed build settings on project project_pd
09:57:06 INFO  : Disconnected from the channel tcfchan#4.
09:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:06 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:57:07 INFO  : System reset is completed.
09:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:57:14 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:57:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:57:14 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:57:15 INFO  : 'ps7_init' command is executed.
09:57:15 INFO  : 'ps7_post_config' command is executed.
09:57:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:57:15 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:16 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:57:16 INFO  : Memory regions updated for context APU
09:58:14 INFO  : Disconnected from the channel tcfchan#5.
10:36:12 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:36:13 INFO  : XSDB server has started successfully.
10:36:13 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:21:05 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:21:07 INFO  : XSDB server has started successfully.
09:21:09 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:49 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:49:49 INFO  : System reset is completed.
09:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:49:56 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:49:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:49:57 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:49:57 INFO  : 'ps7_init' command is executed.
09:49:57 INFO  : 'ps7_post_config' command is executed.
09:49:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:49:58 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:59 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:50:10 INFO  : Memory regions updated for context APU
09:59:52 INFO  : Disconnected from the channel tcfchan#1.
09:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:53 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:59:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:59:53 INFO  : System reset is completed.
09:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:00:00 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:00:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:00:01 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:00:01 INFO  : 'ps7_init' command is executed.
10:00:01 INFO  : 'ps7_post_config' command is executed.
10:00:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:00:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:00:02 INFO  : Memory regions updated for context APU
10:07:31 INFO  : Disconnected from the channel tcfchan#2.
10:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:31 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:07:32 INFO  : System reset is completed.
10:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:07:39 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:07:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:07:39 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:07:40 INFO  : 'ps7_init' command is executed.
10:07:40 INFO  : 'ps7_post_config' command is executed.
10:07:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:07:40 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:41 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:07:41 INFO  : Memory regions updated for context APU
10:20:42 INFO  : Disconnected from the channel tcfchan#3.
10:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:42 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:20:43 INFO  : System reset is completed.
10:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:20:50 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:20:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:20:50 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:20:51 INFO  : 'ps7_init' command is executed.
10:20:51 INFO  : 'ps7_post_config' command is executed.
10:20:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:20:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:52 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:20:52 INFO  : Memory regions updated for context APU
10:21:49 INFO  : Disconnected from the channel tcfchan#4.
10:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:49 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:21:50 INFO  : System reset is completed.
10:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:21:57 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:21:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:21:57 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:21:58 INFO  : 'ps7_init' command is executed.
10:21:58 INFO  : 'ps7_post_config' command is executed.
10:21:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:21:58 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:59 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:21:59 INFO  : Memory regions updated for context APU
10:27:24 INFO  : Disconnected from the channel tcfchan#5.
10:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:24 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:27:24 INFO  : System reset is completed.
10:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:27:31 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:27:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:27:32 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:27:32 INFO  : 'ps7_init' command is executed.
10:27:32 INFO  : 'ps7_post_config' command is executed.
10:27:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:27:33 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:33 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:27:34 INFO  : Memory regions updated for context APU
10:31:02 INFO  : Disconnected from the channel tcfchan#6.
10:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:02 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:31:02 INFO  : System reset is completed.
10:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:31:09 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:31:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:31:10 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:31:10 INFO  : 'ps7_init' command is executed.
10:31:10 INFO  : 'ps7_post_config' command is executed.
10:31:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:31:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:31:11 INFO  : Memory regions updated for context APU
10:33:11 INFO  : Disconnected from the channel tcfchan#7.
10:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:11 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:33:11 INFO  : System reset is completed.
10:33:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:33:18 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:33:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:33:19 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:33:19 INFO  : 'ps7_init' command is executed.
10:33:19 INFO  : 'ps7_post_config' command is executed.
10:33:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:33:20 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:20 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:33:20 INFO  : Memory regions updated for context APU
10:34:53 INFO  : Disconnected from the channel tcfchan#8.
10:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:54 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:34:54 INFO  : System reset is completed.
10:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:35:01 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:35:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:35:02 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:35:02 INFO  : 'ps7_init' command is executed.
10:35:03 INFO  : 'ps7_post_config' command is executed.
10:35:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:35:03 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:04 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:35:04 INFO  : Memory regions updated for context APU
10:37:15 INFO  : Disconnected from the channel tcfchan#9.
10:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:15 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:37:16 INFO  : System reset is completed.
10:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:37:23 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:37:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:37:23 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:37:24 INFO  : 'ps7_init' command is executed.
10:37:24 INFO  : 'ps7_post_config' command is executed.
10:37:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:37:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:25 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:37:25 INFO  : Memory regions updated for context APU
10:41:02 INFO  : Disconnected from the channel tcfchan#10.
10:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:02 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:41:03 INFO  : System reset is completed.
10:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:41:10 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:41:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:41:10 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:41:11 INFO  : 'ps7_init' command is executed.
10:41:11 INFO  : 'ps7_post_config' command is executed.
10:41:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:41:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:12 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:41:12 INFO  : Memory regions updated for context APU
10:44:29 INFO  : Disconnected from the channel tcfchan#11.
10:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:30 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:44:30 INFO  : System reset is completed.
10:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:44:37 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:44:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:44:37 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:44:38 INFO  : 'ps7_init' command is executed.
10:44:38 INFO  : 'ps7_post_config' command is executed.
10:44:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:44:39 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:39 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:44:40 INFO  : Memory regions updated for context APU
10:48:13 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 4818 xsdb eval "disconnect tcfchan#12"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
10:48:52 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:48:53 INFO  : XSDB server has started successfully.
10:48:53 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
10:49:56 INFO  : Example project standalone_bsp_0_xqspips_selftest_example_1 has been created successfully.
10:51:02 INFO  : Example project standalone_bsp_0_xqspips_flash_polled_example_1 has been created successfully.
10:53:07 INFO  : Example project standalone_bsp_0_xqspips_dual_flash_lqspi_example_1 has been created successfully.
10:53:08 INFO  : Example project standalone_bsp_0_xqspips_dual_flash_stack_lqspi_example_1 has been created successfully.
10:53:09 INFO  : Example project standalone_bsp_0_xqspips_flash_intr_example_1 has been created successfully.
10:53:11 INFO  : Example project standalone_bsp_0_xqspips_flash_lqspi_example_1 has been created successfully.
10:53:12 INFO  : Example project standalone_bsp_0_xqspips_g128_flash_example_1 has been created successfully.
11:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:34 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:03:34 INFO  : System reset is completed.
11:03:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:03:41 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:03:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:03:42 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:03:42 INFO  : 'ps7_init' command is executed.
11:03:42 INFO  : 'ps7_post_config' command is executed.
11:03:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:03:43 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:43 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:03:55 INFO  : Memory regions updated for context APU
11:03:56 INFO  : Disconnected from the channel tcfchan#1.
11:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:56 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:03:57 INFO  : System reset is completed.
11:04:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:04:04 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:04:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:04:04 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:04:05 INFO  : 'ps7_init' command is executed.
11:04:05 INFO  : 'ps7_post_config' command is executed.
11:04:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:04:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:04:06 INFO  : Memory regions updated for context APU
11:40:23 INFO  : Example project standalone_bsp_0_xqspips_flash_polled_example_1 has been created successfully.
11:52:37 INFO  : Disconnected from the channel tcfchan#2.
11:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:37 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:12 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:55:12 INFO  : System reset is completed.
11:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:55:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:55:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:55:20 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:55:20 INFO  : 'ps7_init' command is executed.
11:55:20 INFO  : 'ps7_post_config' command is executed.
11:55:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:55:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:55:21 INFO  : Memory regions updated for context APU
11:57:39 INFO  : Disconnected from the channel tcfchan#3.
11:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:40 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:57:40 INFO  : System reset is completed.
11:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:57:47 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:57:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:57:47 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:57:48 INFO  : 'ps7_init' command is executed.
11:57:48 INFO  : 'ps7_post_config' command is executed.
11:57:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:57:48 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:49 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:57:49 INFO  : Memory regions updated for context APU
12:02:30 INFO  : Disconnected from the channel tcfchan#4.
12:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:30 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:02:31 INFO  : System reset is completed.
12:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:02:38 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
12:02:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:02:38 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
12:02:39 INFO  : 'ps7_init' command is executed.
12:02:39 INFO  : 'ps7_post_config' command is executed.
12:02:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:02:39 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:40 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

12:02:40 INFO  : Memory regions updated for context APU
12:09:28 INFO  : Disconnected from the channel tcfchan#5.
12:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:28 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:09:29 INFO  : System reset is completed.
12:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:09:34 ERROR : 'fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
12:09:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
12:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

12:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:55 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:09:55 INFO  : System reset is completed.
12:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:10:02 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
12:10:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:10:03 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
12:10:03 INFO  : 'ps7_init' command is executed.
12:10:03 INFO  : 'ps7_post_config' command is executed.
12:10:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:10:04 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

12:10:05 INFO  : Memory regions updated for context APU
12:12:42 INFO  : Disconnected from the channel tcfchan#6.
12:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:42 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:12:43 INFO  : System reset is completed.
12:12:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:12:49 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
12:12:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:12:50 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
12:12:50 INFO  : 'ps7_init' command is executed.
12:12:51 INFO  : 'ps7_post_config' command is executed.
12:12:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:12:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:52 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

12:12:52 INFO  : Memory regions updated for context APU
12:13:59 INFO  : Disconnected from the channel tcfchan#7.
12:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:14:00 INFO  : System reset is completed.
12:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:14:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
12:14:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:14:07 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
12:14:08 INFO  : 'ps7_init' command is executed.
12:14:08 INFO  : 'ps7_post_config' command is executed.
12:14:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:14:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

12:14:09 INFO  : Memory regions updated for context APU
14:04:47 INFO  : Disconnected from the channel tcfchan#8.
14:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:47 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:47 INFO  : System reset is completed.
14:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:04:54 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:04:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:55 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:04:55 INFO  : 'ps7_init' command is executed.
14:04:55 INFO  : 'ps7_post_config' command is executed.
14:04:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:04:56 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:57 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:04:57 INFO  : Memory regions updated for context APU
14:15:37 INFO  : Disconnected from the channel tcfchan#9.
14:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:38 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:15:38 INFO  : System reset is completed.
14:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:15:45 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:15:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:15:46 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:15:46 INFO  : 'ps7_init' command is executed.
14:15:46 INFO  : 'ps7_post_config' command is executed.
14:15:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:15:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:15:47 INFO  : Memory regions updated for context APU
14:18:39 INFO  : Disconnected from the channel tcfchan#10.
14:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:39 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:18:40 INFO  : System reset is completed.
14:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:18:46 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:18:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:18:47 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:18:47 INFO  : 'ps7_init' command is executed.
14:18:47 INFO  : 'ps7_post_config' command is executed.
14:18:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:18:48 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:49 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:18:49 INFO  : Memory regions updated for context APU
15:32:21 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
15:32:21 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
15:32:22 INFO  : Bootgen command execution is done.
16:18:35 INFO  : Disconnected from the channel tcfchan#11.
16:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:35 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:18:36 INFO  : System reset is completed.
16:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:18:41 ERROR : 'fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
16:18:41 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
16:18:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

16:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:51 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:18:51 INFO  : System reset is completed.
16:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:18:58 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:18:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:18:58 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:18:59 INFO  : 'ps7_init' command is executed.
16:18:59 INFO  : 'ps7_post_config' command is executed.
16:18:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:19:00 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:00 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:19:00 INFO  : Memory regions updated for context APU
16:33:45 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:33:45 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:33:46 INFO  : Bootgen command execution is done.
16:54:02 INFO  : Disconnected from the channel tcfchan#12.
16:41:29 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:41:31 INFO  : XSDB server has started successfully.
16:41:33 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
16:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:17 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:42:17 INFO  : System reset is completed.
16:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:42:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:42:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:42:25 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:42:25 INFO  : 'ps7_init' command is executed.
16:42:25 INFO  : 'ps7_post_config' command is executed.
16:42:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:42:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:27 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:42:27 INFO  : Memory regions updated for context APU
16:45:38 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:45:38 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:45:39 INFO  : Bootgen command execution is done.
18:31:27 INFO  : Disconnected from the channel tcfchan#1.
10:14:22 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:17:22 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
10:17:23 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:20:23 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
10:20:23 ERROR : Failed to openhw "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf"
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
10:20:23 ERROR : Failed to call init_repo
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
10:20:23 ERROR : Exception rasied in executing the command =Failed to call init_repo 
10:20:23 ERROR : Failed to openhw "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf"
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
10:30:11 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:31:56 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:31:57 INFO  : XSDB server has started successfully.
10:31:59 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
10:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:36 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:32:36 INFO  : System reset is completed.
10:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:32:43 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:32:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:32:44 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:32:44 INFO  : 'ps7_init' command is executed.
10:32:44 INFO  : 'ps7_post_config' command is executed.
10:32:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:32:45 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:45 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:32:46 INFO  : Memory regions updated for context APU
10:33:11 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
10:33:11 ERROR : Failed to openhw "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf"
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
10:39:07 INFO  : Disconnected from the channel tcfchan#1.
10:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:07 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:39:08 INFO  : System reset is completed.
10:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:39:15 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:39:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:39:15 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:39:16 INFO  : 'ps7_init' command is executed.
10:39:16 INFO  : 'ps7_post_config' command is executed.
10:39:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:39:16 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:39:17 INFO  : Memory regions updated for context APU
10:40:23 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:43:24 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
10:43:24 WARN  : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
14:09:21 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:09:22 INFO  : XSDB server has started successfully.
14:09:22 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:05 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:10:05 INFO  : System reset is completed.
14:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:10:12 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:10:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:10:13 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:10:13 INFO  : 'ps7_init' command is executed.
14:10:13 INFO  : 'ps7_post_config' command is executed.
14:10:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:10:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:10:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:15 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:10:26 INFO  : Memory regions updated for context APU
14:35:38 INFO  : Disconnected from the channel tcfchan#1.
14:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:39 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:39 INFO  : System reset is completed.
14:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:35:46 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:35:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:46 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:35:47 INFO  : 'ps7_init' command is executed.
14:35:47 INFO  : 'ps7_post_config' command is executed.
14:35:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:35:48 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:48 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:35:48 INFO  : Memory regions updated for context APU
14:41:41 INFO  : Disconnected from the channel tcfchan#2.
14:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:41 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:41:42 INFO  : System reset is completed.
14:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:41:48 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:41:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:41:49 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:41:49 INFO  : 'ps7_init' command is executed.
14:41:49 INFO  : 'ps7_post_config' command is executed.
14:41:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:41:50 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:50 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:41:51 INFO  : Memory regions updated for context APU
14:42:47 INFO  : Disconnected from the channel tcfchan#3.
14:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:47 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:42:48 INFO  : System reset is completed.
14:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:42:55 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:42:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:42:55 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:42:55 INFO  : 'ps7_init' command is executed.
14:42:55 INFO  : 'ps7_post_config' command is executed.
14:42:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:42:56 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:57 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:42:57 INFO  : Memory regions updated for context APU
14:44:20 INFO  : Disconnected from the channel tcfchan#4.
14:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:20 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:44:20 INFO  : System reset is completed.
14:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:44:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:44:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:44:28 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:44:28 INFO  : 'ps7_init' command is executed.
14:44:28 INFO  : 'ps7_post_config' command is executed.
14:44:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:44:29 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:29 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:44:30 INFO  : Memory regions updated for context APU
14:51:36 INFO  : Disconnected from the channel tcfchan#5.
14:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:37 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:51:37 INFO  : System reset is completed.
14:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:51:44 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:51:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:51:45 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:51:45 INFO  : 'ps7_init' command is executed.
14:51:45 INFO  : 'ps7_post_config' command is executed.
14:51:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:51:46 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:51:47 INFO  : Memory regions updated for context APU
14:52:37 INFO  : Disconnected from the channel tcfchan#6.
14:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:38 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:52:38 INFO  : System reset is completed.
14:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:52:45 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:52:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:52:45 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:52:46 INFO  : 'ps7_init' command is executed.
14:52:46 INFO  : 'ps7_post_config' command is executed.
14:52:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:52:46 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:52:47 INFO  : Memory regions updated for context APU
14:56:04 INFO  : Disconnected from the channel tcfchan#7.
14:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:05 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:56:05 INFO  : System reset is completed.
14:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:56:12 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:56:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:56:12 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:56:13 INFO  : 'ps7_init' command is executed.
14:56:13 INFO  : 'ps7_post_config' command is executed.
14:56:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:56:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:56:14 INFO  : Memory regions updated for context APU
15:09:26 INFO  : Disconnected from the channel tcfchan#8.
15:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:27 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:09:27 INFO  : System reset is completed.
15:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:09:34 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:09:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:09:34 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:09:35 INFO  : 'ps7_init' command is executed.
15:09:35 INFO  : 'ps7_post_config' command is executed.
15:09:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:09:35 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:36 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:09:36 INFO  : Memory regions updated for context APU
15:11:38 INFO  : Disconnected from the channel tcfchan#9.
15:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:38 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:11:39 INFO  : System reset is completed.
15:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:11:46 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:11:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:11:46 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:11:47 INFO  : 'ps7_init' command is executed.
15:11:47 INFO  : 'ps7_post_config' command is executed.
15:11:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:11:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:48 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:11:48 INFO  : Memory regions updated for context APU
15:16:56 INFO  : Disconnected from the channel tcfchan#10.
15:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:57 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:16:57 INFO  : System reset is completed.
15:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:17:04 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:17:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:17:05 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:17:05 INFO  : 'ps7_init' command is executed.
15:17:05 INFO  : 'ps7_post_config' command is executed.
15:17:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:17:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:17:06 INFO  : Memory regions updated for context APU
15:20:11 INFO  : Disconnected from the channel tcfchan#11.
15:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:11 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:12 INFO  : System reset is completed.
15:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:20:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:20:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:19 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:20:19 INFO  : 'ps7_init' command is executed.
15:20:20 INFO  : 'ps7_post_config' command is executed.
15:20:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:20:20 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:20:21 INFO  : Memory regions updated for context APU
15:40:42 INFO  : Disconnected from the channel tcfchan#12.
15:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:43 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:40:43 INFO  : System reset is completed.
15:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:40:50 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:40:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:40:50 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:40:51 INFO  : 'ps7_init' command is executed.
15:40:51 INFO  : 'ps7_post_config' command is executed.
15:40:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:40:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:52 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:40:52 INFO  : Memory regions updated for context APU
15:51:33 INFO  : Disconnected from the channel tcfchan#13.
15:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:34 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:51:34 INFO  : System reset is completed.
15:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:51:41 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:51:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:51:42 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:51:42 INFO  : 'ps7_init' command is executed.
15:51:42 INFO  : 'ps7_post_config' command is executed.
15:51:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:51:43 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:43 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:51:43 INFO  : Memory regions updated for context APU
15:57:04 INFO  : Disconnected from the channel tcfchan#14.
15:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:04 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:57:05 INFO  : System reset is completed.
15:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:57:11 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:57:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:57:12 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:57:12 INFO  : 'ps7_init' command is executed.
15:57:12 INFO  : 'ps7_post_config' command is executed.
15:57:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:57:13 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:57:14 INFO  : Memory regions updated for context APU
16:03:04 INFO  : Disconnected from the channel tcfchan#15.
16:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:04 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:03:05 INFO  : System reset is completed.
16:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:03:12 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:03:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:03:12 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:03:13 INFO  : 'ps7_init' command is executed.
16:03:13 INFO  : 'ps7_post_config' command is executed.
16:03:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:03:13 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:03:14 INFO  : Memory regions updated for context APU
16:51:15 INFO  : Disconnected from the channel tcfchan#16.
16:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:15 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:51:16 INFO  : System reset is completed.
16:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:51:23 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:51:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:51:23 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:51:24 INFO  : 'ps7_init' command is executed.
16:51:24 INFO  : 'ps7_post_config' command is executed.
16:51:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:51:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:25 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:51:25 INFO  : Memory regions updated for context APU
16:54:00 INFO  : Disconnected from the channel tcfchan#17.
16:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:01 INFO  : System reset is completed.
16:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:54:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:54:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:54:08 INFO  : 'ps7_init' command is executed.
16:54:08 INFO  : 'ps7_post_config' command is executed.
16:54:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:54:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:54:10 INFO  : Memory regions updated for context APU
16:54:25 INFO  : Disconnected from the channel tcfchan#18.
16:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:26 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:26 INFO  : System reset is completed.
16:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:54:33 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:54:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:34 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:54:34 INFO  : 'ps7_init' command is executed.
16:54:34 INFO  : 'ps7_post_config' command is executed.
16:54:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:54:35 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:54:35 INFO  : Memory regions updated for context APU
16:56:27 INFO  : Disconnected from the channel tcfchan#19.
16:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:27 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:56:28 INFO  : System reset is completed.
16:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:56:35 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:56:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:56:35 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:56:36 INFO  : 'ps7_init' command is executed.
16:56:36 INFO  : 'ps7_post_config' command is executed.
16:56:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:56:36 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:56:37 INFO  : Memory regions updated for context APU
17:01:17 INFO  : Disconnected from the channel tcfchan#20.
17:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:17 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:01:17 INFO  : System reset is completed.
17:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:01:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:01:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:01:25 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:01:25 INFO  : 'ps7_init' command is executed.
17:01:25 INFO  : 'ps7_post_config' command is executed.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:01:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:01:26 INFO  : Memory regions updated for context APU
17:02:55 INFO  : Disconnected from the channel tcfchan#21.
17:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:55 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:55 INFO  : System reset is completed.
17:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:03:02 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:03:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:03:03 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:03:03 INFO  : 'ps7_init' command is executed.
17:03:03 INFO  : 'ps7_post_config' command is executed.
17:03:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:03:04 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:03:05 INFO  : Memory regions updated for context APU
17:05:53 INFO  : Disconnected from the channel tcfchan#22.
17:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:53 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:05:53 INFO  : System reset is completed.
17:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:06:00 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:06:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:06:01 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:06:01 INFO  : 'ps7_init' command is executed.
17:06:01 INFO  : 'ps7_post_config' command is executed.
17:06:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:06:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:03 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:06:03 INFO  : Memory regions updated for context APU
17:08:08 INFO  : Disconnected from the channel tcfchan#23.
17:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:08 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:08:09 INFO  : System reset is completed.
17:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:08:16 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:08:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:08:16 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:08:17 INFO  : 'ps7_init' command is executed.
17:08:17 INFO  : 'ps7_post_config' command is executed.
17:08:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:08:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:18 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:08:18 INFO  : Memory regions updated for context APU
17:11:41 INFO  : Disconnected from the channel tcfchan#24.
17:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:42 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:11:42 INFO  : System reset is completed.
17:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:11:49 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:11:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:11:49 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:11:50 INFO  : 'ps7_init' command is executed.
17:11:50 INFO  : 'ps7_post_config' command is executed.
17:11:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:11:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:11:51 INFO  : Memory regions updated for context APU
17:24:04 INFO  : Disconnected from the channel tcfchan#25.
17:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:04 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:24:05 INFO  : System reset is completed.
17:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:24:11 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:24:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:24:12 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:24:13 INFO  : 'ps7_init' command is executed.
17:24:13 INFO  : 'ps7_post_config' command is executed.
17:24:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:24:13 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:14 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:24:14 INFO  : Memory regions updated for context APU
17:25:53 INFO  : Disconnected from the channel tcfchan#26.
17:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:53 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:25:54 INFO  : System reset is completed.
17:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:26:01 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:26:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:26:01 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:26:02 INFO  : 'ps7_init' command is executed.
17:26:02 INFO  : 'ps7_post_config' command is executed.
17:26:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:26:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:03 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:26:03 INFO  : Memory regions updated for context APU
17:27:07 INFO  : Disconnected from the channel tcfchan#27.
17:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:08 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:27:08 INFO  : System reset is completed.
17:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:27:15 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:27:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:27:15 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:27:16 INFO  : 'ps7_init' command is executed.
17:27:16 INFO  : 'ps7_post_config' command is executed.
17:27:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:27:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:27:17 INFO  : Memory regions updated for context APU
17:33:41 INFO  : Disconnected from the channel tcfchan#28.
17:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:42 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:33:42 INFO  : System reset is completed.
17:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:33:49 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:33:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:33:49 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:33:50 INFO  : 'ps7_init' command is executed.
17:33:50 INFO  : 'ps7_post_config' command is executed.
17:33:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:33:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:33:51 INFO  : Memory regions updated for context APU
17:35:20 INFO  : Disconnected from the channel tcfchan#29.
17:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:21 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:35:21 INFO  : System reset is completed.
17:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:35:28 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:35:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:35:29 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:35:29 INFO  : 'ps7_init' command is executed.
17:35:29 INFO  : 'ps7_post_config' command is executed.
17:35:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:35:30 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:30 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:35:30 INFO  : Memory regions updated for context APU
17:36:58 INFO  : Disconnected from the channel tcfchan#30.
17:36:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:59 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:36:59 INFO  : System reset is completed.
17:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:37:06 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:37:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:37:06 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:37:07 INFO  : 'ps7_init' command is executed.
17:37:07 INFO  : 'ps7_post_config' command is executed.
17:37:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:37:08 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:08 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:37:08 INFO  : Memory regions updated for context APU
17:43:24 INFO  : Disconnected from the channel tcfchan#31.
17:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:25 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:43:25 INFO  : System reset is completed.
17:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:43:32 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:43:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:43:33 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:43:33 INFO  : 'ps7_init' command is executed.
17:43:33 INFO  : 'ps7_post_config' command is executed.
17:43:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:43:34 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:34 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:43:34 INFO  : Memory regions updated for context APU
17:46:55 INFO  : Disconnected from the channel tcfchan#32.
17:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:56 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:46:56 INFO  : System reset is completed.
17:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:47:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:47:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:47:03 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:47:04 INFO  : 'ps7_init' command is executed.
17:47:04 INFO  : 'ps7_post_config' command is executed.
17:47:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:47:04 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:47:05 INFO  : Memory regions updated for context APU
17:51:07 INFO  : Disconnected from the channel tcfchan#33.
17:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:07 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:51:08 INFO  : System reset is completed.
17:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:51:14 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:51:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:51:15 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:51:16 INFO  : 'ps7_init' command is executed.
17:51:16 INFO  : 'ps7_post_config' command is executed.
17:51:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:51:16 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:51:17 INFO  : Memory regions updated for context APU
10:38:00 INFO  : Disconnected from the channel tcfchan#34.
10:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:38:01 INFO  : System reset is completed.
10:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:38:08 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:38:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:38:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:38:08 INFO  : 'ps7_init' command is executed.
10:38:09 INFO  : 'ps7_post_config' command is executed.
10:38:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:38:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:38:10 INFO  : Memory regions updated for context APU
10:53:17 INFO  : Disconnected from the channel tcfchan#35.
10:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:17 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:53:18 INFO  : System reset is completed.
10:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:53:25 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:53:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:53:25 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:53:26 INFO  : 'ps7_init' command is executed.
10:53:26 INFO  : 'ps7_post_config' command is executed.
10:53:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:53:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:27 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:53:27 INFO  : Memory regions updated for context APU
10:58:30 INFO  : Disconnected from the channel tcfchan#36.
10:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:30 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:58:31 INFO  : System reset is completed.
10:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:58:37 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:58:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:58:38 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:58:39 INFO  : 'ps7_init' command is executed.
10:58:39 INFO  : 'ps7_post_config' command is executed.
10:58:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:58:39 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:40 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:58:40 INFO  : Memory regions updated for context APU
11:00:42 INFO  : Disconnected from the channel tcfchan#37.
11:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:43 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:00:43 INFO  : System reset is completed.
11:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:00:50 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:00:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:00:50 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:00:51 INFO  : 'ps7_init' command is executed.
11:00:51 INFO  : 'ps7_post_config' command is executed.
11:00:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:00:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:52 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:00:52 INFO  : Memory regions updated for context APU
11:03:00 INFO  : Disconnected from the channel tcfchan#38.
11:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:03:01 INFO  : System reset is completed.
11:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:03:08 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:03:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:03:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:03:09 INFO  : 'ps7_init' command is executed.
11:03:09 INFO  : 'ps7_post_config' command is executed.
11:03:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:03:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:03:10 INFO  : Memory regions updated for context APU
11:08:22 INFO  : Disconnected from the channel tcfchan#39.
11:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:23 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:08:23 INFO  : System reset is completed.
11:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:08:30 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:08:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:08:30 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:08:31 INFO  : 'ps7_init' command is executed.
11:08:31 INFO  : 'ps7_post_config' command is executed.
11:08:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:08:32 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:32 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:08:33 INFO  : Memory regions updated for context APU
11:10:56 INFO  : Disconnected from the channel tcfchan#40.
11:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:56 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:10:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:10:56 INFO  : System reset is completed.
11:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:11:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:11:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:11:04 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:11:04 INFO  : 'ps7_init' command is executed.
11:11:04 INFO  : 'ps7_post_config' command is executed.
11:11:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:11:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:11:06 INFO  : Memory regions updated for context APU
11:11:56 INFO  : Disconnected from the channel tcfchan#41.
11:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:56 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:11:57 INFO  : System reset is completed.
11:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:12:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:12:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:12:04 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:12:04 INFO  : 'ps7_init' command is executed.
11:12:05 INFO  : 'ps7_post_config' command is executed.
11:12:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:12:05 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:12:06 INFO  : Memory regions updated for context APU
11:13:57 INFO  : Disconnected from the channel tcfchan#42.
11:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:58 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:13:58 INFO  : System reset is completed.
11:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:14:05 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:14:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:14:05 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:14:06 INFO  : 'ps7_init' command is executed.
11:14:06 INFO  : 'ps7_post_config' command is executed.
11:14:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:14:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:07 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:14:07 INFO  : Memory regions updated for context APU
11:26:26 INFO  : Disconnected from the channel tcfchan#43.
11:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:26 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:26:27 INFO  : System reset is completed.
11:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:26:34 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:26:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:26:34 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:26:35 INFO  : 'ps7_init' command is executed.
11:26:35 INFO  : 'ps7_post_config' command is executed.
11:26:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:26:35 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:36 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:26:36 INFO  : Memory regions updated for context APU
11:32:43 INFO  : Disconnected from the channel tcfchan#44.
11:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:44 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:32:44 INFO  : System reset is completed.
11:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:32:51 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:32:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:32:51 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:32:52 INFO  : 'ps7_init' command is executed.
11:32:52 INFO  : 'ps7_post_config' command is executed.
11:32:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:32:53 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:53 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:32:53 INFO  : Memory regions updated for context APU
11:39:46 INFO  : Disconnected from the channel tcfchan#45.
11:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:46 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:39:47 INFO  : System reset is completed.
11:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:39:54 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:39:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:39:54 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:39:55 INFO  : 'ps7_init' command is executed.
11:39:55 INFO  : 'ps7_post_config' command is executed.
11:39:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:39:55 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:56 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:39:56 INFO  : Memory regions updated for context APU
11:45:17 INFO  : Disconnected from the channel tcfchan#46.
11:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:18 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:45:18 INFO  : System reset is completed.
11:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:45:25 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:45:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:45:26 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:45:27 INFO  : 'ps7_init' command is executed.
11:45:27 INFO  : 'ps7_post_config' command is executed.
11:45:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:45:27 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:28 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:45:28 INFO  : Memory regions updated for context APU
11:55:47 INFO  : Disconnected from the channel tcfchan#47.
11:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:47 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:55:48 INFO  : System reset is completed.
11:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:55:55 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:55:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:55:55 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:55:56 INFO  : 'ps7_init' command is executed.
11:55:56 INFO  : 'ps7_post_config' command is executed.
11:55:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:55:57 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:57 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:55:57 INFO  : Memory regions updated for context APU
11:57:14 INFO  : Disconnected from the channel tcfchan#48.
11:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:14 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:57:15 INFO  : System reset is completed.
11:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:57:22 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:57:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:57:22 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:57:23 INFO  : 'ps7_init' command is executed.
11:57:23 INFO  : 'ps7_post_config' command is executed.
11:57:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:57:23 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:57:24 INFO  : Memory regions updated for context APU
12:07:17 INFO  : Disconnected from the channel tcfchan#49.
12:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:17 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:07:18 INFO  : System reset is completed.
12:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:07:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
12:07:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:07:25 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
12:07:25 INFO  : 'ps7_init' command is executed.
12:07:25 INFO  : 'ps7_post_config' command is executed.
12:07:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:07:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:27 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

12:07:27 INFO  : Memory regions updated for context APU
12:15:37 INFO  : Disconnected from the channel tcfchan#50.
12:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:37 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:15:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:15:38 INFO  : System reset is completed.
12:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:15:44 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
12:15:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:15:45 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
12:15:45 INFO  : 'ps7_init' command is executed.
12:15:45 INFO  : 'ps7_post_config' command is executed.
12:15:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:15:46 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

12:15:47 INFO  : Memory regions updated for context APU
13:44:33 INFO  : Disconnected from the channel tcfchan#51.
13:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:33 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:44:33 INFO  : System reset is completed.
13:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:44:40 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:44:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:44:41 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:44:41 INFO  : 'ps7_init' command is executed.
13:44:41 INFO  : 'ps7_post_config' command is executed.
13:44:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:44:42 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:42 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:44:42 INFO  : Memory regions updated for context APU
14:09:33 INFO  : Disconnected from the channel tcfchan#52.
14:10:04 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:10:06 INFO  : XSDB server has started successfully.
14:10:06 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:09 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:15:10 INFO  : System reset is completed.
14:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:15:17 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:15:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:15:17 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:15:18 INFO  : 'ps7_init' command is executed.
14:15:18 INFO  : 'ps7_post_config' command is executed.
14:15:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:15:18 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:19 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:15:31 INFO  : Memory regions updated for context APU
14:17:00 INFO  : Disconnected from the channel tcfchan#1.
14:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:01 INFO  : System reset is completed.
14:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:17:08 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:17:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:17:09 INFO  : 'ps7_init' command is executed.
14:17:09 INFO  : 'ps7_post_config' command is executed.
14:17:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:17:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:17:10 INFO  : Memory regions updated for context APU
14:18:12 INFO  : Disconnected from the channel tcfchan#2.
14:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:13 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:18:13 INFO  : System reset is completed.
14:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:18:20 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:18:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:18:21 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:18:21 INFO  : 'ps7_init' command is executed.
14:18:21 INFO  : 'ps7_post_config' command is executed.
14:18:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:18:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:23 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:18:23 INFO  : Memory regions updated for context APU
14:57:52 INFO  : Disconnected from the channel tcfchan#3.
14:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:53 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:57:53 INFO  : System reset is completed.
14:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:58:00 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:58:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:58:01 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:58:01 INFO  : 'ps7_init' command is executed.
14:58:01 INFO  : 'ps7_post_config' command is executed.
14:58:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:58:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:58:02 INFO  : Memory regions updated for context APU
15:18:01 INFO  : Disconnected from the channel tcfchan#4.
15:18:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:01 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:18:02 INFO  : System reset is completed.
15:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:18:09 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:18:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:18:09 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:18:10 INFO  : 'ps7_init' command is executed.
15:18:10 INFO  : 'ps7_post_config' command is executed.
15:18:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:18:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:18:11 INFO  : Memory regions updated for context APU
15:19:52 INFO  : Disconnected from the channel tcfchan#5.
15:19:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:52 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:19:53 INFO  : System reset is completed.
15:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:20:00 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:20:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:00 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:20:00 INFO  : 'ps7_init' command is executed.
15:20:01 INFO  : 'ps7_post_config' command is executed.
15:20:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:20:01 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:20:02 INFO  : Memory regions updated for context APU
15:20:51 INFO  : Disconnected from the channel tcfchan#6.
15:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:51 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:51 INFO  : System reset is completed.
15:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:20:58 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:20:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:59 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:20:59 INFO  : 'ps7_init' command is executed.
15:20:59 INFO  : 'ps7_post_config' command is executed.
15:21:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:21:00 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:00 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:21:01 INFO  : Memory regions updated for context APU
15:22:46 INFO  : Disconnected from the channel tcfchan#7.
15:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:46 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:22:47 INFO  : System reset is completed.
15:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:22:54 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:22:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:22:54 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:22:55 INFO  : 'ps7_init' command is executed.
15:22:55 INFO  : 'ps7_post_config' command is executed.
15:22:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:22:55 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:56 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:22:56 INFO  : Memory regions updated for context APU
15:27:11 INFO  : Disconnected from the channel tcfchan#8.
15:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:12 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:27:12 INFO  : System reset is completed.
15:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:27:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:27:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:27:19 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:27:20 INFO  : 'ps7_init' command is executed.
15:27:20 INFO  : 'ps7_post_config' command is executed.
15:27:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:27:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:21 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:27:22 INFO  : Memory regions updated for context APU
15:31:34 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
15:31:34 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
15:31:34 INFO  : Bootgen command execution is done.
15:48:56 INFO  : Disconnected from the channel tcfchan#9.
15:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:57 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:48:57 INFO  : System reset is completed.
15:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:49:04 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:49:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:49:04 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:49:05 INFO  : 'ps7_init' command is executed.
15:49:05 INFO  : 'ps7_post_config' command is executed.
15:49:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:49:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:07 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:49:07 INFO  : Memory regions updated for context APU
16:39:01 INFO  : Disconnected from the channel tcfchan#10.
16:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:01 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:39:02 INFO  : System reset is completed.
16:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:39:08 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:39:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:39:09 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:39:10 INFO  : 'ps7_init' command is executed.
16:39:10 INFO  : 'ps7_post_config' command is executed.
16:39:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:39:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:39:11 INFO  : Memory regions updated for context APU
16:42:41 INFO  : Disconnected from the channel tcfchan#11.
16:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:41 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:42:42 INFO  : System reset is completed.
16:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:42:48 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:42:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:42:49 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:42:50 INFO  : 'ps7_init' command is executed.
16:42:50 INFO  : 'ps7_post_config' command is executed.
16:42:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:42:50 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:51 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:42:51 INFO  : Memory regions updated for context APU
16:55:08 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:55:08 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:55:09 INFO  : Bootgen command execution is done.
17:07:43 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:07:43 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:07:44 INFO  : Bootgen command execution is done.
17:10:37 INFO  : Refreshed build settings on project project_pd
17:11:59 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:11:59 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:11:59 INFO  : Bootgen command execution is done.
17:14:10 INFO  : Refreshed build settings on project project_pd
17:15:17 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:15:17 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:15:18 INFO  : Bootgen command execution is done.
17:27:16 INFO  : Refreshed build settings on project app_cpu1
17:27:42 INFO  : Disconnected from the channel tcfchan#12.
17:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:43 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:27:43 INFO  : System reset is completed.
17:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:27:48 ERROR : 'fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
17:27:48 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
17:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

17:28:40 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:28:40 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:28:41 INFO  : Bootgen command execution is done.
17:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:01 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

17:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:17 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:35:18 INFO  : System reset is completed.
17:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:35:25 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:35:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:35:25 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:35:25 INFO  : 'ps7_init' command is executed.
17:35:26 INFO  : 'ps7_post_config' command is executed.
17:35:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:35:26 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:27 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:35:27 INFO  : Memory regions updated for context APU
17:36:19 INFO  : Disconnected from the channel tcfchan#13.
17:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:19 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:36:20 INFO  : System reset is completed.
17:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:36:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:36:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:36:27 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:36:27 INFO  : 'ps7_init' command is executed.
17:36:28 INFO  : 'ps7_post_config' command is executed.
17:36:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:36:28 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:29 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:36:29 INFO  : Memory regions updated for context APU
17:37:33 INFO  : Refreshed build settings on project app_cpu1
17:38:01 INFO  : Disconnected from the channel tcfchan#14.
17:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:01 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:38:02 INFO  : System reset is completed.
17:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:38:09 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:38:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:38:09 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:38:10 INFO  : 'ps7_init' command is executed.
17:38:10 INFO  : 'ps7_post_config' command is executed.
17:38:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:38:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:38:11 INFO  : Memory regions updated for context APU
17:39:59 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:39:59 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:40:00 INFO  : Bootgen command execution is done.
18:01:08 INFO  : Disconnected from the channel tcfchan#15.
09:17:23 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:17:25 INFO  : XSDB server has started successfully.
09:17:27 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:23:55 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:23:56 INFO  : XSDB server has started successfully.
11:23:56 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
12:01:09 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
12:01:10 INFO  : XSDB server has started successfully.
12:01:10 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:35 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

15:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:18 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:21:19 INFO  : System reset is completed.
15:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:21:25 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:21:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:21:26 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:21:26 INFO  : 'ps7_init' command is executed.
15:21:26 INFO  : 'ps7_post_config' command is executed.
15:21:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:21:27 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:28 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:21:28 INFO  : Memory regions updated for context APU
15:38:31 INFO  : Disconnected from the channel tcfchan#1.
15:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:31 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:38:32 INFO  : System reset is completed.
15:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:38:38 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:38:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:38:39 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:38:39 INFO  : 'ps7_init' command is executed.
15:38:39 INFO  : 'ps7_post_config' command is executed.
15:38:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:38:40 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:41 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:38:41 INFO  : Memory regions updated for context APU
15:40:07 INFO  : Disconnected from the channel tcfchan#2.
15:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:08 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:40:08 INFO  : System reset is completed.
15:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:40:15 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:40:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:40:15 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:40:16 INFO  : 'ps7_init' command is executed.
15:40:16 INFO  : 'ps7_post_config' command is executed.
15:40:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:40:16 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:40:17 INFO  : Memory regions updated for context APU
16:25:07 INFO  : Disconnected from the channel tcfchan#3.
16:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:08 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:25:08 INFO  : System reset is completed.
16:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:25:15 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:25:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:25:15 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:25:16 INFO  : 'ps7_init' command is executed.
16:25:16 INFO  : 'ps7_post_config' command is executed.
16:25:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:25:16 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:17 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:25:17 INFO  : Memory regions updated for context APU
16:26:52 INFO  : Disconnected from the channel tcfchan#4.
16:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:53 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:53 INFO  : System reset is completed.
16:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:27:00 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:27:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:27:00 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:27:01 INFO  : 'ps7_init' command is executed.
16:27:01 INFO  : 'ps7_post_config' command is executed.
16:27:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:27:01 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:27:02 INFO  : Memory regions updated for context APU
16:31:00 INFO  : Disconnected from the channel tcfchan#5.
16:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:31:00 INFO  : System reset is completed.
16:31:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:31:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:31:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:31:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:31:08 INFO  : 'ps7_init' command is executed.
16:31:08 INFO  : 'ps7_post_config' command is executed.
16:31:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:31:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:31:09 INFO  : Memory regions updated for context APU
16:34:27 INFO  : Disconnected from the channel tcfchan#6.
16:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:28 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:34:28 INFO  : System reset is completed.
16:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:34:35 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:34:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:34:35 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:34:36 INFO  : 'ps7_init' command is executed.
16:34:36 INFO  : 'ps7_post_config' command is executed.
16:34:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:34:37 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:37 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:34:37 INFO  : Memory regions updated for context APU
16:38:08 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:38:08 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:38:09 INFO  : Bootgen command execution is done.
16:57:04 INFO  : Disconnected from the channel tcfchan#7.
11:45:39 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:45:43 INFO  : XSDB server has started successfully.
11:45:44 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:12 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:27 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:57 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:51:58 INFO  : System reset is completed.
11:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:52:05 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:52:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:52:05 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:52:06 INFO  : 'ps7_init' command is executed.
11:52:06 INFO  : 'ps7_post_config' command is executed.
11:52:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:52:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:07 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:52:07 INFO  : Memory regions updated for context APU
11:56:59 INFO  : Disconnected from the channel tcfchan#1.
11:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:00 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:57:00 INFO  : System reset is completed.
11:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:57:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:57:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:57:08 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:57:08 INFO  : 'ps7_init' command is executed.
11:57:08 INFO  : 'ps7_post_config' command is executed.
11:57:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:57:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:10 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:57:10 INFO  : Memory regions updated for context APU
11:59:04 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
11:59:04 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
11:59:05 INFO  : Bootgen command execution is done.
13:19:05 INFO  : Disconnected from the channel tcfchan#2.
10:42:31 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:42:35 INFO  : XSDB server has started successfully.
10:42:36 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:46:00 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:46:01 INFO  : XSDB server has started successfully.
15:46:01 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:25 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:38 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:01:38 INFO  : System reset is completed.
16:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:01:45 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:01:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:01:46 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:01:46 INFO  : 'ps7_init' command is executed.
16:01:46 INFO  : 'ps7_post_config' command is executed.
16:01:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:01:47 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:48 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:01:59 INFO  : Memory regions updated for context APU
16:18:52 INFO  : Disconnected from the channel tcfchan#1.
16:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:52 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:18:53 INFO  : System reset is completed.
16:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:18:59 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:19:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:19:00 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:19:00 INFO  : 'ps7_init' command is executed.
16:19:00 INFO  : 'ps7_post_config' command is executed.
16:19:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:19:01 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:19:02 INFO  : Memory regions updated for context APU
16:26:49 INFO  : Disconnected from the channel tcfchan#2.
16:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:49 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:49 INFO  : System reset is completed.
16:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:26:56 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:26:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:57 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:26:57 INFO  : 'ps7_init' command is executed.
16:26:57 INFO  : 'ps7_post_config' command is executed.
16:26:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:26:58 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:59 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:26:59 INFO  : Memory regions updated for context APU
16:39:28 INFO  : Disconnected from the channel tcfchan#3.
16:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:28 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:39:28 INFO  : System reset is completed.
16:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:39:35 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:39:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:39:36 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:39:36 INFO  : 'ps7_init' command is executed.
16:39:36 INFO  : 'ps7_post_config' command is executed.
16:39:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:39:37 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:37 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:39:37 INFO  : Memory regions updated for context APU
16:41:13 INFO  : Disconnected from the channel tcfchan#4.
16:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:13 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:41:14 INFO  : System reset is completed.
16:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:41:20 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:41:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:41:21 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:41:22 INFO  : 'ps7_init' command is executed.
16:41:22 INFO  : 'ps7_post_config' command is executed.
16:41:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:41:22 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:23 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:41:23 INFO  : Memory regions updated for context APU
16:47:32 INFO  : Disconnected from the channel tcfchan#5.
16:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:33 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:47:33 INFO  : System reset is completed.
16:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:47:40 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:47:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:47:41 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:47:41 INFO  : 'ps7_init' command is executed.
16:47:41 INFO  : 'ps7_post_config' command is executed.
16:47:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:47:42 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:42 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:47:42 INFO  : Memory regions updated for context APU
16:53:18 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:53:18 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:53:20 INFO  : Bootgen command execution is done.
17:04:29 INFO  : Disconnected from the channel tcfchan#6.
13:14:40 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:14:44 INFO  : XSDB server has started successfully.
13:14:44 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:14:12 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:14:14 INFO  : XSDB server has started successfully.
09:14:15 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:33:35 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:33:45 INFO  : XSDB server has started successfully.
11:33:45 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:56 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:08 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:29 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:53:29 INFO  : System reset is completed.
11:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:53:36 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:53:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:53:36 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:53:37 INFO  : 'ps7_init' command is executed.
11:53:37 INFO  : 'ps7_post_config' command is executed.
11:53:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:53:37 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:38 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:53:39 INFO  : Memory regions updated for context APU
12:00:50 INFO  : Disconnected from the channel tcfchan#1.
12:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:50 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:00:51 INFO  : System reset is completed.
12:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
12:00:58 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
12:00:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
12:00:58 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
12:00:59 INFO  : 'ps7_init' command is executed.
12:00:59 INFO  : 'ps7_post_config' command is executed.
12:00:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:00:59 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:00 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

12:01:00 INFO  : Memory regions updated for context APU
13:37:39 INFO  : Disconnected from the channel tcfchan#2.
13:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:39 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

13:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:54 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:37:54 INFO  : System reset is completed.
13:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:38:01 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:38:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:38:01 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:38:02 INFO  : 'ps7_init' command is executed.
13:38:02 INFO  : 'ps7_post_config' command is executed.
13:38:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:38:02 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:03 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:38:03 INFO  : Memory regions updated for context APU
13:46:48 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
13:46:48 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
13:46:49 INFO  : Bootgen command execution is done.
17:16:46 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:16:46 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:16:47 INFO  : Bootgen command execution is done.
17:40:03 INFO  : Disconnected from the channel tcfchan#3.
15:41:33 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:41:35 INFO  : XSDB server has started successfully.
15:41:37 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:41:37 INFO  : Processing command line option -hwspec F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
15:42:33 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:42:38 INFO  : XSDB server has started successfully.
15:42:38 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:42:38 INFO  : Processing command line option -hwspec F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
15:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:02 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:47:03 INFO  : System reset is completed.
15:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:47:09 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:47:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:47:10 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:47:10 INFO  : 'ps7_init' command is executed.
15:47:10 INFO  : 'ps7_post_config' command is executed.
15:47:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:47:11 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:12 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:47:12 INFO  : Memory regions updated for context APU
16:03:10 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:03:10 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:03:11 INFO  : Bootgen command execution is done.
16:08:39 INFO  : Refreshed build settings on project amp_fsbl
16:10:00 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:10:00 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:10:01 INFO  : Bootgen command execution is done.
16:49:45 INFO  : Disconnected from the channel tcfchan#1.
16:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:46 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:49:46 INFO  : System reset is completed.
16:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:49:53 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:49:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:49:53 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:49:54 INFO  : 'ps7_init' command is executed.
16:49:54 INFO  : 'ps7_post_config' command is executed.
16:49:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:49:55 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:55 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:49:55 INFO  : Memory regions updated for context APU
16:59:14 INFO  : Disconnected from the channel tcfchan#2.
16:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:15 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:59:15 INFO  : System reset is completed.
16:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:59:22 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:59:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:59:22 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:59:23 INFO  : 'ps7_init' command is executed.
16:59:23 INFO  : 'ps7_post_config' command is executed.
16:59:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:59:23 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:24 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:59:24 INFO  : Memory regions updated for context APU
16:59:58 INFO  : Disconnected from the channel tcfchan#3.
16:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:59 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:59:59 INFO  : System reset is completed.
17:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:00:06 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:00:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:00:07 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:00:07 INFO  : 'ps7_init' command is executed.
17:00:07 INFO  : 'ps7_post_config' command is executed.
17:00:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:00:08 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:09 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:00:09 INFO  : Memory regions updated for context APU
17:01:31 INFO  : Disconnected from the channel tcfchan#4.
17:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:31 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:01:32 INFO  : System reset is completed.
17:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:01:39 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:01:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:01:39 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:01:40 INFO  : 'ps7_init' command is executed.
17:01:40 INFO  : 'ps7_post_config' command is executed.
17:01:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:01:40 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:41 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:01:41 INFO  : Memory regions updated for context APU
17:01:57 INFO  : Disconnected from the channel tcfchan#5.
17:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:58 INFO  : Sourcing of 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:01:58 INFO  : System reset is completed.
17:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:02:05 INFO  : FPGA configured successfully with bitstream "F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:02:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:05 INFO  : Hardware design information is loaded from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:02:06 INFO  : 'ps7_init' command is executed.
17:02:06 INFO  : 'ps7_post_config' command is executed.
17:02:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:02:06 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:07 INFO  : The application 'F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:02:07 INFO  : Memory regions updated for context APU
17:12:42 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:12:42 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:12:43 INFO  : Bootgen command execution is done.
17:47:30 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 1059 xsdb eval "disconnect tcfchan#6"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
09:50:18 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:50:20 INFO  : XSDB server has started successfully.
09:50:22 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:55:59 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
09:55:59 INFO  : Overwriting existing bif file F:\Work\2017\ZGDL-2017-YF-012\cpu\V1.2-FPGA\YF-012-V1.2-FPGA_bk2018_0224\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
09:56:00 INFO  : Bootgen command execution is done.
09:22:48 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:22:49 INFO  : XSDB server has started successfully.
09:22:49 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:46 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:34:46 INFO  : System reset is completed.
09:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:34:53 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:34:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:34:54 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:34:54 INFO  : 'ps7_init' command is executed.
09:34:54 INFO  : 'ps7_post_config' command is executed.
09:34:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:34:55 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:55 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:34:55 INFO  : Memory regions updated for context APU
09:37:04 INFO  : Disconnected from the channel tcfchan#1.
09:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:04 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:37:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:37:05 INFO  : System reset is completed.
09:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:37:11 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:37:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:37:12 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:37:12 INFO  : 'ps7_init' command is executed.
09:37:12 INFO  : 'ps7_post_config' command is executed.
09:37:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:37:13 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:14 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:37:14 INFO  : Memory regions updated for context APU
09:52:59 INFO  : Disconnected from the channel tcfchan#2.
09:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:00 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:53:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:53:00 INFO  : System reset is completed.
09:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:53:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:53:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:53:07 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:53:08 INFO  : 'ps7_init' command is executed.
09:53:08 INFO  : 'ps7_post_config' command is executed.
09:53:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:53:08 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:09 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:53:09 INFO  : Memory regions updated for context APU
11:47:22 INFO  : Disconnected from the channel tcfchan#3.
11:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:22 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:47:22 INFO  : System reset is completed.
11:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:47:29 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:47:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:47:30 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:47:30 INFO  : 'ps7_init' command is executed.
11:47:30 INFO  : 'ps7_post_config' command is executed.
11:47:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:47:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:47:31 INFO  : Memory regions updated for context APU
13:02:10 INFO  : Disconnected from the channel tcfchan#4.
13:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:10 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:02:11 INFO  : System reset is completed.
13:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:02:18 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:02:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:02:18 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:02:19 INFO  : 'ps7_init' command is executed.
13:02:19 INFO  : 'ps7_post_config' command is executed.
13:02:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:02:19 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:20 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:02:20 INFO  : Memory regions updated for context APU
13:04:13 INFO  : Disconnected from the channel tcfchan#5.
13:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:14 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:04:14 INFO  : System reset is completed.
13:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:04:21 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:04:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:04:21 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:04:22 INFO  : 'ps7_init' command is executed.
13:04:22 INFO  : 'ps7_post_config' command is executed.
13:04:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:04:22 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:23 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:04:23 INFO  : Memory regions updated for context APU
13:13:11 INFO  : Disconnected from the channel tcfchan#6.
13:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:12 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:12 INFO  : System reset is completed.
13:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:13:19 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:13:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:20 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:13:20 INFO  : 'ps7_init' command is executed.
13:13:20 INFO  : 'ps7_post_config' command is executed.
13:13:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:13:21 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:21 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:13:21 INFO  : Memory regions updated for context APU
13:20:19 INFO  : Disconnected from the channel tcfchan#7.
13:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:19 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:20:20 INFO  : System reset is completed.
13:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:20:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:20:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:20:27 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:20:28 INFO  : 'ps7_init' command is executed.
13:20:28 INFO  : 'ps7_post_config' command is executed.
13:20:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:20:28 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:20:29 INFO  : Memory regions updated for context APU
13:25:37 INFO  : Disconnected from the channel tcfchan#8.
13:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:38 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:25:38 INFO  : System reset is completed.
13:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:25:45 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:25:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:25:46 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:25:46 INFO  : 'ps7_init' command is executed.
13:25:46 INFO  : 'ps7_post_config' command is executed.
13:25:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:25:47 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:47 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:25:47 INFO  : Memory regions updated for context APU
13:27:28 INFO  : Disconnected from the channel tcfchan#9.
13:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:29 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:27:29 INFO  : System reset is completed.
13:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:27:36 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:27:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:27:36 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:27:37 INFO  : 'ps7_init' command is executed.
13:27:37 INFO  : 'ps7_post_config' command is executed.
13:27:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:27:37 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:38 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:27:38 INFO  : Memory regions updated for context APU
13:35:46 INFO  : Disconnected from the channel tcfchan#10.
13:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:47 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:35:47 INFO  : System reset is completed.
13:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:35:54 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:35:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:35:54 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:35:55 INFO  : 'ps7_init' command is executed.
13:35:55 INFO  : 'ps7_post_config' command is executed.
13:35:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:35:55 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:56 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:35:56 INFO  : Memory regions updated for context APU
13:42:41 INFO  : Disconnected from the channel tcfchan#11.
13:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:41 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:42:42 INFO  : System reset is completed.
13:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:42:49 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:42:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:42:49 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:42:50 INFO  : 'ps7_init' command is executed.
13:42:50 INFO  : 'ps7_post_config' command is executed.
13:42:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:42:50 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:51 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:42:51 INFO  : Memory regions updated for context APU
13:45:17 INFO  : Disconnected from the channel tcfchan#12.
13:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:18 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:45:18 INFO  : System reset is completed.
13:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:45:25 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:45:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:45:26 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:45:26 INFO  : 'ps7_init' command is executed.
13:45:26 INFO  : 'ps7_post_config' command is executed.
13:45:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:45:27 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:27 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:45:27 INFO  : Memory regions updated for context APU
13:48:15 INFO  : Disconnected from the channel tcfchan#13.
13:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:16 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:48:17 INFO  : System reset is completed.
13:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:48:23 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:48:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:48:24 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:48:24 INFO  : 'ps7_init' command is executed.
13:48:24 INFO  : 'ps7_post_config' command is executed.
13:48:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:48:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:26 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:48:26 INFO  : Memory regions updated for context APU
13:52:53 INFO  : Disconnected from the channel tcfchan#14.
13:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:53 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:52:54 INFO  : System reset is completed.
13:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:53:00 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:53:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:53:01 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:53:01 INFO  : 'ps7_init' command is executed.
13:53:01 INFO  : 'ps7_post_config' command is executed.
13:53:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:53:02 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:03 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:53:03 INFO  : Memory regions updated for context APU
17:44:23 INFO  : Disconnected from the channel tcfchan#15.
14:26:04 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:26:06 INFO  : XSDB server has started successfully.
14:26:07 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
15:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:06 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:33:07 INFO  : System reset is completed.
15:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:33:14 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:33:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:33:14 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:33:15 INFO  : 'ps7_init' command is executed.
15:33:15 INFO  : 'ps7_post_config' command is executed.
15:33:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:33:15 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:16 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:33:16 INFO  : Memory regions updated for context APU
15:37:22 INFO  : Disconnected from the channel tcfchan#1.
15:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:23 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:37:23 INFO  : System reset is completed.
15:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:37:30 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:37:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:37:31 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:37:31 INFO  : 'ps7_init' command is executed.
15:37:31 INFO  : 'ps7_post_config' command is executed.
15:37:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:37:32 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:32 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:37:32 INFO  : Memory regions updated for context APU
15:39:16 INFO  : Disconnected from the channel tcfchan#2.
15:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:16 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:39:17 INFO  : System reset is completed.
15:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:39:23 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:39:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:39:24 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:39:24 INFO  : 'ps7_init' command is executed.
15:39:24 INFO  : 'ps7_post_config' command is executed.
15:39:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:39:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:39:25 INFO  : Memory regions updated for context APU
16:05:16 INFO  : Disconnected from the channel tcfchan#3.
16:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:17 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:05:17 INFO  : System reset is completed.
16:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:05:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:05:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:05:24 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:05:25 INFO  : 'ps7_init' command is executed.
16:05:25 INFO  : 'ps7_post_config' command is executed.
16:05:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:05:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:26 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:05:26 INFO  : Memory regions updated for context APU
16:07:53 INFO  : Disconnected from the channel tcfchan#4.
16:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:54 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:07:54 INFO  : System reset is completed.
16:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:08:01 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:08:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:08:01 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:08:02 INFO  : 'ps7_init' command is executed.
16:08:02 INFO  : 'ps7_post_config' command is executed.
16:08:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:08:02 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:03 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:08:03 INFO  : Memory regions updated for context APU
16:21:20 INFO  : Disconnected from the channel tcfchan#5.
16:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:20 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:21:21 INFO  : System reset is completed.
16:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:21:28 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:21:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:21:28 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:21:29 INFO  : 'ps7_init' command is executed.
16:21:29 INFO  : 'ps7_post_config' command is executed.
16:21:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:21:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:21:30 INFO  : Memory regions updated for context APU
16:30:46 INFO  : Disconnected from the channel tcfchan#6.
16:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:47 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:30:47 INFO  : System reset is completed.
16:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:30:54 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:30:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:30:55 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:30:55 INFO  : 'ps7_init' command is executed.
16:30:55 INFO  : 'ps7_post_config' command is executed.
16:30:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:30:56 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:30:57 INFO  : Memory regions updated for context APU
16:31:55 INFO  : Disconnected from the channel tcfchan#7.
16:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:55 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:31:55 INFO  : System reset is completed.
16:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:32:02 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:32:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:32:03 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:32:03 INFO  : 'ps7_init' command is executed.
16:32:03 INFO  : 'ps7_post_config' command is executed.
16:32:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:32:04 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:32:05 INFO  : Memory regions updated for context APU
16:33:32 INFO  : Disconnected from the channel tcfchan#8.
16:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:32 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:33:33 INFO  : System reset is completed.
16:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:33:39 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:33:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:33:40 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:33:40 INFO  : 'ps7_init' command is executed.
16:33:40 INFO  : 'ps7_post_config' command is executed.
16:33:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:33:41 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:42 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:33:42 INFO  : Memory regions updated for context APU
16:37:43 INFO  : Disconnected from the channel tcfchan#9.
16:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:44 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:37:45 INFO  : System reset is completed.
16:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:37:52 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:37:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:37:52 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:37:52 INFO  : 'ps7_init' command is executed.
16:37:52 INFO  : 'ps7_post_config' command is executed.
16:37:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:37:53 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:54 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:37:54 INFO  : Memory regions updated for context APU
16:40:20 INFO  : Disconnected from the channel tcfchan#10.
16:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:20 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:40:20 INFO  : System reset is completed.
16:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:40:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:40:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:40:28 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:40:28 INFO  : 'ps7_init' command is executed.
16:40:28 INFO  : 'ps7_post_config' command is executed.
16:40:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:40:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:40:29 INFO  : Memory regions updated for context APU
17:25:04 INFO  : Disconnected from the channel tcfchan#11.
17:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:04 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:25:04 INFO  : System reset is completed.
17:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:25:11 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:25:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:25:12 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:25:12 INFO  : 'ps7_init' command is executed.
17:25:12 INFO  : 'ps7_post_config' command is executed.
17:25:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:25:13 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:14 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:25:14 INFO  : Memory regions updated for context APU
17:28:22 INFO  : Disconnected from the channel tcfchan#12.
17:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:22 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:28:23 INFO  : System reset is completed.
17:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:28:30 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:28:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:28:30 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:28:31 INFO  : 'ps7_init' command is executed.
17:28:31 INFO  : 'ps7_post_config' command is executed.
17:28:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:28:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:32 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:28:32 INFO  : Memory regions updated for context APU
17:37:06 INFO  : Disconnected from the channel tcfchan#13.
17:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:07 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:37:07 INFO  : System reset is completed.
17:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:37:14 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:37:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:37:14 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:37:15 INFO  : 'ps7_init' command is executed.
17:37:15 INFO  : 'ps7_post_config' command is executed.
17:37:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:37:15 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:16 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:37:16 INFO  : Memory regions updated for context APU
17:52:09 INFO  : Disconnected from the channel tcfchan#14.
17:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:10 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:52:10 INFO  : System reset is completed.
17:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:52:17 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:52:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:52:17 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:52:18 INFO  : 'ps7_init' command is executed.
17:52:18 INFO  : 'ps7_post_config' command is executed.
17:52:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:52:18 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:52:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:19 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:52:19 INFO  : Memory regions updated for context APU
17:54:35 INFO  : Disconnected from the channel tcfchan#15.
17:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:35 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:54:35 INFO  : System reset is completed.
17:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:54:42 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:54:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:54:43 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:54:43 INFO  : 'ps7_init' command is executed.
17:54:43 INFO  : 'ps7_post_config' command is executed.
17:54:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:54:44 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:44 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:54:44 INFO  : Memory regions updated for context APU
17:55:22 INFO  : Disconnected from the channel tcfchan#16.
17:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:22 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:55:23 INFO  : System reset is completed.
17:55:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:55:30 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:55:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:55:30 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:55:31 INFO  : 'ps7_init' command is executed.
17:55:31 INFO  : 'ps7_post_config' command is executed.
17:55:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:55:32 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:32 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:55:33 INFO  : Memory regions updated for context APU
09:20:20 INFO  : Disconnected from the channel tcfchan#17.
09:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:21 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

09:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:24 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:21:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:21:25 INFO  : System reset is completed.
09:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:21:31 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:21:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:21:32 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:21:32 INFO  : 'ps7_init' command is executed.
09:21:32 INFO  : 'ps7_post_config' command is executed.
09:21:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:21:33 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:34 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:21:34 INFO  : Memory regions updated for context APU
09:25:15 INFO  : Disconnected from the channel tcfchan#18.
09:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:15 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:25:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:25:16 INFO  : System reset is completed.
09:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:25:23 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:25:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:25:23 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:25:23 INFO  : 'ps7_init' command is executed.
09:25:23 INFO  : 'ps7_post_config' command is executed.
09:25:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:25:24 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:25:25 INFO  : Memory regions updated for context APU
10:11:36 INFO  : Disconnected from the channel tcfchan#19.
10:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:36 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:11:37 INFO  : System reset is completed.
10:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:11:44 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:11:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:11:44 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:11:44 INFO  : 'ps7_init' command is executed.
10:11:45 INFO  : 'ps7_post_config' command is executed.
10:11:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:11:45 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:46 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:11:46 INFO  : Memory regions updated for context APU
11:59:23 INFO  : Disconnected from the channel tcfchan#20.
11:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:24 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:59:24 INFO  : System reset is completed.
11:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:59:31 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:59:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:59:32 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:59:32 INFO  : 'ps7_init' command is executed.
11:59:32 INFO  : 'ps7_post_config' command is executed.
11:59:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:59:33 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:33 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:59:33 INFO  : Memory regions updated for context APU
13:08:44 INFO  : Disconnected from the channel tcfchan#21.
13:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:44 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:08:45 INFO  : System reset is completed.
13:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:08:52 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:08:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:08:52 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:08:53 INFO  : 'ps7_init' command is executed.
13:08:53 INFO  : 'ps7_post_config' command is executed.
13:08:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:08:53 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:54 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:08:54 INFO  : Memory regions updated for context APU
14:19:17 INFO  : Disconnected from the channel tcfchan#22.
14:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:18 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:19:18 INFO  : System reset is completed.
14:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:19:25 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:19:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:19:25 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:19:26 INFO  : 'ps7_init' command is executed.
14:19:26 INFO  : 'ps7_post_config' command is executed.
14:19:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:19:27 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:27 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:19:27 INFO  : Memory regions updated for context APU
10:51:36 INFO  : Disconnected from the channel tcfchan#23.
10:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:36 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:51:36 INFO  : System reset is completed.
10:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:51:43 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:51:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:51:44 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:51:44 INFO  : 'ps7_init' command is executed.
10:51:44 INFO  : 'ps7_post_config' command is executed.
10:51:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:51:45 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:45 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:51:45 INFO  : Memory regions updated for context APU
14:16:07 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
14:16:07 INFO  : Overwriting existing bif file F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:16:08 INFO  : Bootgen command execution is done.
14:19:21 INFO  : Disconnected from the channel tcfchan#24.
14:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:21 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:19:22 INFO  : System reset is completed.
14:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:19:29 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:19:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:19:29 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:19:29 INFO  : 'ps7_init' command is executed.
14:19:30 INFO  : 'ps7_post_config' command is executed.
14:19:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:19:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:19:31 INFO  : Memory regions updated for context APU
14:19:55 INFO  : Disconnected from the channel tcfchan#25.
14:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:55 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:19:56 INFO  : System reset is completed.
14:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:20:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:20:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:20:04 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:20:04 INFO  : 'ps7_init' command is executed.
14:20:04 INFO  : 'ps7_post_config' command is executed.
14:20:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:20:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:20:05 INFO  : Memory regions updated for context APU
14:20:53 INFO  : Disconnected from the channel tcfchan#26.
14:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:53 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:20:54 INFO  : System reset is completed.
14:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:21:01 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:21:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:21:01 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:21:01 INFO  : 'ps7_init' command is executed.
14:21:02 INFO  : 'ps7_post_config' command is executed.
14:21:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:21:02 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:03 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:21:03 INFO  : Memory regions updated for context APU
14:24:57 INFO  : Disconnected from the channel tcfchan#27.
14:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:58 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:24:58 INFO  : System reset is completed.
14:25:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:25:05 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:25:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:06 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:25:06 INFO  : 'ps7_init' command is executed.
14:25:06 INFO  : 'ps7_post_config' command is executed.
14:25:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:25:07 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:08 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:25:08 INFO  : Memory regions updated for context APU
14:37:02 INFO  : Disconnected from the channel tcfchan#28.
14:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:02 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:37:02 INFO  : System reset is completed.
14:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:37:09 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:37:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:37:10 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:37:10 INFO  : 'ps7_init' command is executed.
14:37:10 INFO  : 'ps7_post_config' command is executed.
14:37:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:37:11 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:11 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:37:11 INFO  : Memory regions updated for context APU
14:39:31 INFO  : Disconnected from the channel tcfchan#29.
14:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:32 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:39:32 INFO  : System reset is completed.
14:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:39:39 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:39:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:39:40 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:39:40 INFO  : 'ps7_init' command is executed.
14:39:40 INFO  : 'ps7_post_config' command is executed.
14:39:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:39:41 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:42 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:39:42 INFO  : Memory regions updated for context APU
14:40:19 INFO  : Disconnected from the channel tcfchan#30.
14:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:20 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:40:20 INFO  : System reset is completed.
14:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:40:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:40:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:40:28 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:40:28 INFO  : 'ps7_init' command is executed.
14:40:29 INFO  : 'ps7_post_config' command is executed.
14:40:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:40:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:40:30 INFO  : Memory regions updated for context APU
14:45:25 INFO  : Disconnected from the channel tcfchan#31.
14:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:25 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:45:26 INFO  : System reset is completed.
14:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:45:32 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:45:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:45:33 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:45:33 INFO  : 'ps7_init' command is executed.
14:45:33 INFO  : 'ps7_post_config' command is executed.
14:45:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:45:34 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:34 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:45:35 INFO  : Memory regions updated for context APU
14:47:36 INFO  : Disconnected from the channel tcfchan#32.
14:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:36 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:47:36 INFO  : System reset is completed.
14:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:47:43 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:47:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:47:44 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:47:44 INFO  : 'ps7_init' command is executed.
14:47:44 INFO  : 'ps7_post_config' command is executed.
14:47:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:47:45 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:46 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:47:46 INFO  : Memory regions updated for context APU
14:51:29 INFO  : Disconnected from the channel tcfchan#33.
14:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:30 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

14:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:39 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

14:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:52 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

14:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:05 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

14:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:30 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

14:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:51 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

14:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:30 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:53:30 INFO  : System reset is completed.
14:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:53:37 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:53:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:53:38 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:53:38 INFO  : 'ps7_init' command is executed.
14:53:38 INFO  : 'ps7_post_config' command is executed.
14:53:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:53:39 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:39 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:53:39 INFO  : Memory regions updated for context APU
15:01:57 INFO  : Disconnected from the channel tcfchan#34.
15:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:57 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:01:57 INFO  : System reset is completed.
15:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:02:04 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:02:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:05 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:02:05 INFO  : 'ps7_init' command is executed.
15:02:05 INFO  : 'ps7_post_config' command is executed.
15:02:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:02:06 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:02:06 INFO  : Memory regions updated for context APU
15:04:03 INFO  : Disconnected from the channel tcfchan#35.
15:04:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:03 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:04:04 INFO  : System reset is completed.
15:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:04:10 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:04:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:04:11 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:04:11 INFO  : 'ps7_init' command is executed.
15:04:11 INFO  : 'ps7_post_config' command is executed.
15:04:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:04:12 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:12 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:04:13 INFO  : Memory regions updated for context APU
15:05:55 INFO  : Disconnected from the channel tcfchan#36.
15:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:55 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:05:56 INFO  : System reset is completed.
15:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:06:02 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:06:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:06:03 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:06:03 INFO  : 'ps7_init' command is executed.
15:06:03 INFO  : 'ps7_post_config' command is executed.
15:06:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:06:04 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:06:05 INFO  : Memory regions updated for context APU
17:52:15 INFO  : Disconnected from the channel tcfchan#37.
09:20:43 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:20:45 INFO  : XSDB server has started successfully.
09:20:47 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
10:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:30 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

10:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:54 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:28:55 INFO  : System reset is completed.
10:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:29:02 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:29:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:29:02 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:29:03 INFO  : 'ps7_init' command is executed.
10:29:03 INFO  : 'ps7_post_config' command is executed.
10:29:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:29:03 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:04 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:29:04 INFO  : Memory regions updated for context APU
10:49:08 INFO  : Disconnected from the channel tcfchan#1.
10:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:09 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:49:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:49:09 INFO  : System reset is completed.
10:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:49:16 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:49:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:49:16 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:49:17 INFO  : 'ps7_init' command is executed.
10:49:17 INFO  : 'ps7_post_config' command is executed.
10:49:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:49:18 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:18 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:49:18 INFO  : Memory regions updated for context APU
10:53:20 INFO  : Disconnected from the channel tcfchan#2.
10:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:20 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:53:21 INFO  : System reset is completed.
10:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:53:28 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:53:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:53:28 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:53:29 INFO  : 'ps7_init' command is executed.
10:53:29 INFO  : 'ps7_post_config' command is executed.
10:53:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:53:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:53:30 INFO  : Memory regions updated for context APU
11:49:56 INFO  : Disconnected from the channel tcfchan#3.
11:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:57 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:49:57 INFO  : System reset is completed.
11:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:50:04 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:50:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:50:04 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:50:05 INFO  : 'ps7_init' command is executed.
11:50:05 INFO  : 'ps7_post_config' command is executed.
11:50:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:50:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:06 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:50:06 INFO  : Memory regions updated for context APU
13:04:34 INFO  : Disconnected from the channel tcfchan#4.
13:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:35 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:04:35 INFO  : System reset is completed.
13:04:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:04:42 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:04:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:04:42 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:04:43 INFO  : 'ps7_init' command is executed.
13:04:43 INFO  : 'ps7_post_config' command is executed.
13:04:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:04:43 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:44 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:04:44 INFO  : Memory regions updated for context APU
15:57:55 INFO  : Disconnected from the channel tcfchan#5.
15:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:55 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:57:56 INFO  : System reset is completed.
15:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:58:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:58:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:58:03 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:58:04 INFO  : 'ps7_init' command is executed.
15:58:04 INFO  : 'ps7_post_config' command is executed.
15:58:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:58:04 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:58:05 INFO  : Memory regions updated for context APU
16:32:04 INFO  : Disconnected from the channel tcfchan#6.
16:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:04 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:32:05 INFO  : System reset is completed.
16:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:32:12 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:32:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:32:12 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:32:12 INFO  : 'ps7_init' command is executed.
16:32:12 INFO  : 'ps7_post_config' command is executed.
16:32:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:32:13 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:14 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:32:14 INFO  : Memory regions updated for context APU
16:52:00 INFO  : Disconnected from the channel tcfchan#7.
16:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:01 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:52:01 INFO  : System reset is completed.
16:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:52:08 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:52:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:52:08 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:52:09 INFO  : 'ps7_init' command is executed.
16:52:09 INFO  : 'ps7_post_config' command is executed.
16:52:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:52:09 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:10 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:52:10 INFO  : Memory regions updated for context APU
13:29:19 INFO  : Disconnected from the channel tcfchan#8.
13:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:20 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:29:20 INFO  : System reset is completed.
13:29:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:29:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:29:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:29:27 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:29:28 INFO  : 'ps7_init' command is executed.
13:29:28 INFO  : 'ps7_post_config' command is executed.
13:29:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:29:28 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:29:29 INFO  : Memory regions updated for context APU
13:46:51 INFO  : Disconnected from the channel tcfchan#9.
13:46:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:52 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:46:52 INFO  : System reset is completed.
13:46:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:46:59 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:47:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:47:00 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:47:00 INFO  : 'ps7_init' command is executed.
13:47:00 INFO  : 'ps7_post_config' command is executed.
13:47:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:47:01 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:01 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:47:02 INFO  : Memory regions updated for context APU
13:54:43 INFO  : Disconnected from the channel tcfchan#10.
13:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:43 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:54:44 INFO  : System reset is completed.
13:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:54:50 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:54:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:54:51 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:54:51 INFO  : 'ps7_init' command is executed.
13:54:51 INFO  : 'ps7_post_config' command is executed.
13:54:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:54:52 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:53 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:54:53 INFO  : Memory regions updated for context APU
14:25:11 INFO  : Disconnected from the channel tcfchan#11.
14:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:11 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:12 INFO  : System reset is completed.
14:25:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:25:18 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:25:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:19 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:25:19 INFO  : 'ps7_init' command is executed.
14:25:19 INFO  : 'ps7_post_config' command is executed.
14:25:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:25:20 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:20 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:25:21 INFO  : Memory regions updated for context APU
14:41:07 INFO  : Disconnected from the channel tcfchan#12.
14:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:08 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:41:08 INFO  : System reset is completed.
14:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:41:15 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:41:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:41:15 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:41:16 INFO  : 'ps7_init' command is executed.
14:41:16 INFO  : 'ps7_post_config' command is executed.
14:41:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:41:16 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:17 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:41:18 INFO  : Memory regions updated for context APU
14:43:14 INFO  : Disconnected from the channel tcfchan#13.
14:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:14 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:14 INFO  : System reset is completed.
14:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:43:21 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:43:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:22 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:43:22 INFO  : 'ps7_init' command is executed.
14:43:22 INFO  : 'ps7_post_config' command is executed.
14:43:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:43:23 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:24 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:43:24 INFO  : Memory regions updated for context APU
14:46:19 INFO  : Disconnected from the channel tcfchan#14.
14:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:19 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:46:20 INFO  : System reset is completed.
14:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:46:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:46:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:46:27 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:46:28 INFO  : 'ps7_init' command is executed.
14:46:28 INFO  : 'ps7_post_config' command is executed.
14:46:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:46:28 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:46:29 INFO  : Memory regions updated for context APU
14:49:19 INFO  : Disconnected from the channel tcfchan#15.
14:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:19 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:49:19 INFO  : System reset is completed.
14:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:49:26 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:49:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:49:27 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:49:28 INFO  : 'ps7_init' command is executed.
14:49:28 INFO  : 'ps7_post_config' command is executed.
14:49:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:49:28 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:49:29 INFO  : Memory regions updated for context APU
14:52:50 INFO  : Disconnected from the channel tcfchan#16.
14:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:50 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:52:51 INFO  : System reset is completed.
14:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:52:58 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:52:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:52:58 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:52:58 INFO  : 'ps7_init' command is executed.
14:52:58 INFO  : 'ps7_post_config' command is executed.
14:52:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:52:59 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:00 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:53:00 INFO  : Memory regions updated for context APU
15:20:04 INFO  : Disconnected from the channel tcfchan#17.
15:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:05 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:05 INFO  : System reset is completed.
15:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:20:12 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:20:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:13 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:20:13 INFO  : 'ps7_init' command is executed.
15:20:14 INFO  : 'ps7_post_config' command is executed.
15:20:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:20:14 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:15 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:20:15 INFO  : Memory regions updated for context APU
15:28:21 INFO  : Disconnected from the channel tcfchan#18.
15:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:22 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:28:22 INFO  : System reset is completed.
15:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:28:29 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:28:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:28:29 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:28:30 INFO  : 'ps7_init' command is executed.
15:28:30 INFO  : 'ps7_post_config' command is executed.
15:28:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:28:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:28:32 INFO  : Memory regions updated for context APU
10:02:37 INFO  : Disconnected from the channel tcfchan#19.
10:02:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:37 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:02:38 INFO  : System reset is completed.
10:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:02:44 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:02:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:02:45 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:02:45 INFO  : 'ps7_init' command is executed.
10:02:45 INFO  : 'ps7_post_config' command is executed.
10:02:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:02:46 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:47 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:02:47 INFO  : Memory regions updated for context APU
09:19:36 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
09:19:36 INFO  : Overwriting existing bif file F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
09:19:38 INFO  : Bootgen command execution is done.
09:21:43 INFO  : Disconnected from the channel tcfchan#20.
09:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:43 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:21:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:21:44 INFO  : System reset is completed.
09:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:21:49 ERROR : 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
09:21:49 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
09:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

09:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:59 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:21:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:22:00 INFO  : System reset is completed.
09:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:22:06 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:22:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:22:07 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:22:08 INFO  : 'ps7_init' command is executed.
09:22:08 INFO  : 'ps7_post_config' command is executed.
09:22:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:22:08 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:09 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:22:09 INFO  : Memory regions updated for context APU
10:33:47 INFO  : Disconnected from the channel tcfchan#21.
11:16:51 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:16:53 INFO  : XSDB server has started successfully.
11:16:55 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
16:20:35 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:20:37 INFO  : XSDB server has started successfully.
16:20:37 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
16:20:37 INFO  : Processing command line option -hwspec F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0710/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
16:25:12 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:25:14 INFO  : XSDB server has started successfully.
16:25:14 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
16:25:14 INFO  : Processing command line option -hwspec F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
16:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:31 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:31 INFO  : System reset is completed.
16:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:26:37 ERROR : 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
16:26:37 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
16:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

17:45:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531302220094,  Project:1528357112065
17:45:53 INFO  : Project design_ps_wrapper_hw_platform_0's source hardware specification located at F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:46:14 INFO  : Project design_ps_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
17:46:55 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:47:02 INFO  : XSDB server has started successfully.
17:47:03 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
17:47:05 INFO  : Processing command line option -hwspec F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
17:48:18 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:48:19 INFO  : XSDB server has started successfully.
17:48:19 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
17:48:19 INFO  : Processing command line option -hwspec F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
17:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:53 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:51:54 INFO  : System reset is completed.
17:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:51:59 ERROR : 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
17:51:59 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
17:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

09:28:20 INFO  : Refreshed build settings on project amp_fsbl
09:29:46 INFO  : Refreshed build settings on project app_cpu1
09:32:19 INFO  : Refreshed build settings on project project_pd
09:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:00 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:33:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:33:00 INFO  : System reset is completed.
09:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:33:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:33:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:33:08 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:33:08 INFO  : 'ps7_init' command is executed.
09:33:08 INFO  : 'ps7_post_config' command is executed.
09:33:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:33:09 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:09 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:33:10 INFO  : Memory regions updated for context APU
09:36:36 INFO  : Disconnected from the channel tcfchan#1.
09:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:36 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:36:37 INFO  : System reset is completed.
09:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:36:42 ERROR : 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
09:36:42 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
09:36:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

09:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:56 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:36:56 INFO  : System reset is completed.
09:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:37:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:37:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:37:03 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:37:04 INFO  : 'ps7_init' command is executed.
09:37:04 INFO  : 'ps7_post_config' command is executed.
09:37:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:37:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:37:05 INFO  : Memory regions updated for context APU
09:42:19 INFO  : Disconnected from the channel tcfchan#2.
09:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:19 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:42:20 INFO  : System reset is completed.
09:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:42:27 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:42:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:42:27 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:42:28 INFO  : 'ps7_init' command is executed.
09:42:28 INFO  : 'ps7_post_config' command is executed.
09:42:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:42:28 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:42:29 INFO  : Memory regions updated for context APU
09:42:56 INFO  : Disconnected from the channel tcfchan#3.
09:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:56 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:42:57 INFO  : System reset is completed.
09:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:43:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:43:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:43:04 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:43:04 INFO  : 'ps7_init' command is executed.
09:43:04 INFO  : 'ps7_post_config' command is executed.
09:43:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:43:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:06 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:43:06 INFO  : Memory regions updated for context APU
14:43:46 INFO  : Disconnected from the channel tcfchan#4.
14:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:47 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:47 INFO  : System reset is completed.
14:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:43:54 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:43:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:55 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:43:55 INFO  : 'ps7_init' command is executed.
14:43:55 INFO  : 'ps7_post_config' command is executed.
14:43:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:43:56 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:57 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:43:57 INFO  : Memory regions updated for context APU
14:44:31 INFO  : Disconnected from the channel tcfchan#5.
14:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:31 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:44:32 INFO  : System reset is completed.
14:44:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:44:39 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:44:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:44:39 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:44:40 INFO  : 'ps7_init' command is executed.
14:44:40 INFO  : 'ps7_post_config' command is executed.
14:44:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:44:40 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:41 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:44:41 INFO  : Memory regions updated for context APU
14:55:16 INFO  : Disconnected from the channel tcfchan#6.
14:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:16 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:55:17 INFO  : System reset is completed.
14:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:55:23 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:55:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:55:24 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:55:24 INFO  : 'ps7_init' command is executed.
14:55:24 INFO  : 'ps7_post_config' command is executed.
14:55:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:55:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:26 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:55:26 INFO  : Memory regions updated for context APU
14:58:20 INFO  : Disconnected from the channel tcfchan#7.
14:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:20 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:58:21 INFO  : System reset is completed.
14:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:58:28 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:58:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:58:28 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:58:29 INFO  : 'ps7_init' command is executed.
14:58:29 INFO  : 'ps7_post_config' command is executed.
14:58:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:58:29 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:58:30 INFO  : Memory regions updated for context APU
15:01:21 INFO  : Disconnected from the channel tcfchan#8.
15:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:21 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:01:22 INFO  : System reset is completed.
15:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:01:29 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:01:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:01:29 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:01:29 INFO  : 'ps7_init' command is executed.
15:01:30 INFO  : 'ps7_post_config' command is executed.
15:01:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:01:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:01:31 INFO  : Memory regions updated for context APU
15:45:31 INFO  : Disconnected from the channel tcfchan#9.
15:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:31 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

15:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:50 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:45:51 INFO  : System reset is completed.
15:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:45:58 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:45:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:45:58 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:45:58 INFO  : 'ps7_init' command is executed.
15:45:58 INFO  : 'ps7_post_config' command is executed.
15:45:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:45:59 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:00 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:46:00 INFO  : Memory regions updated for context APU
15:55:24 INFO  : Disconnected from the channel tcfchan#10.
15:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:24 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:55:25 INFO  : System reset is completed.
15:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:55:31 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:55:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:55:32 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:55:32 INFO  : 'ps7_init' command is executed.
15:55:32 INFO  : 'ps7_post_config' command is executed.
15:55:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:55:33 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:34 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:55:34 INFO  : Memory regions updated for context APU
17:24:07 INFO  : Disconnected from the channel tcfchan#11.
09:16:40 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:16:42 INFO  : XSDB server has started successfully.
09:16:43 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:22 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:49:22 INFO  : System reset is completed.
09:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:49:29 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:49:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:49:30 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:49:30 INFO  : 'ps7_init' command is executed.
09:49:30 INFO  : 'ps7_post_config' command is executed.
09:49:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:49:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:49:32 INFO  : Memory regions updated for context APU
14:07:10 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:07:14 INFO  : XSDB server has started successfully.
14:07:16 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:02 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

15:44:35 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:44:36 INFO  : XSDB server has started successfully.
15:44:36 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
17:13:56 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:13:57 INFO  : XSDB server has started successfully.
17:13:57 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
17:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:16 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:14:16 INFO  : System reset is completed.
17:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:14:23 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:14:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:14:23 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:14:24 INFO  : 'ps7_init' command is executed.
17:14:24 INFO  : 'ps7_post_config' command is executed.
17:14:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:14:25 INFO  : Memory regions updated for context APU
17:29:22 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:29:22 INFO  : Overwriting existing bif file F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:29:23 INFO  : Bootgen command execution is done.
17:40:53 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 212 xsdb eval "disconnect tcfchan#1"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
12:59:57 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:00:00 INFO  : XSDB server has started successfully.
13:00:02 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
13:00:02 ERROR : Internal error. Unable to add F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo as a repository.
13:00:03 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:03:03 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
09:39:00 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:39:02 INFO  : XSDB server has started successfully.
09:39:03 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:08:32 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:08:36 INFO  : XSDB server has started successfully.
11:08:36 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:25:11 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
11:25:11 INFO  : Overwriting existing bif file F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
11:25:11 INFO  : Bootgen command execution is done.
11:43:57 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:43:58 INFO  : XSDB server has started successfully.
11:43:58 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:49:27 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:49:31 INFO  : XSDB server has started successfully.
11:49:32 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:15 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

13:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:29 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:06:30 INFO  : System reset is completed.
13:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:06:37 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:06:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:06:37 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:06:38 INFO  : 'ps7_init' command is executed.
13:06:38 INFO  : 'ps7_post_config' command is executed.
13:06:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:06:38 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:39 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:06:39 INFO  : Memory regions updated for context APU
13:07:44 INFO  : Disconnected from the channel tcfchan#1.
13:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:44 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:45 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"". available targets:
  1  DAP (Invalid DAP ACK value: 7)
  2  xc7z020
13:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
----------------End of Script----------------

13:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:52 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:52 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"". available targets:
  1  DAP (Invalid DAP ACK value: 7)
  2  xc7z020
13:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
----------------End of Script----------------

13:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:16 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:08:17 INFO  : System reset is completed.
13:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:08:23 ERROR : 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
13:08:23 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
13:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

13:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:55 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:08:56 INFO  : System reset is completed.
13:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:09:02 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:09:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:09:03 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:09:03 INFO  : 'ps7_init' command is executed.
13:09:03 INFO  : 'ps7_post_config' command is executed.
13:09:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:09:04 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:09:05 INFO  : Memory regions updated for context APU
13:12:55 INFO  : Disconnected from the channel tcfchan#2.
13:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:56 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:12:56 INFO  : System reset is completed.
13:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:13:03 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:13:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:03 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:13:04 INFO  : 'ps7_init' command is executed.
13:13:04 INFO  : 'ps7_post_config' command is executed.
13:13:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:13:04 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:05 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:13:05 INFO  : Memory regions updated for context APU
13:13:50 INFO  : Disconnected from the channel tcfchan#3.
13:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:50 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:51 INFO  : System reset is completed.
13:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:13:57 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:13:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:58 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:13:58 INFO  : 'ps7_init' command is executed.
13:13:58 INFO  : 'ps7_post_config' command is executed.
13:13:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:13:59 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:59 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:14:00 INFO  : Memory regions updated for context APU
13:14:59 INFO  : Disconnected from the channel tcfchan#4.
13:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:59 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:15:00 INFO  : System reset is completed.
13:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:15:07 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:15:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:15:07 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:15:08 INFO  : 'ps7_init' command is executed.
13:15:08 INFO  : 'ps7_post_config' command is executed.
13:15:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:15:08 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:09 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:15:09 INFO  : Memory regions updated for context APU
13:15:32 INFO  : Disconnected from the channel tcfchan#5.
13:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:32 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:15:33 INFO  : System reset is completed.
13:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:15:39 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:15:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:15:40 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:15:40 INFO  : 'ps7_init' command is executed.
13:15:41 INFO  : 'ps7_post_config' command is executed.
13:15:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:15:41 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:42 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:15:42 INFO  : Memory regions updated for context APU
14:04:39 INFO  : Disconnected from the channel tcfchan#6.
14:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:39 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:39 INFO  : System reset is completed.
14:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:04:46 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:04:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:47 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:04:47 INFO  : 'ps7_init' command is executed.
14:04:47 INFO  : 'ps7_post_config' command is executed.
14:04:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:04:48 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:48 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:04:48 INFO  : Memory regions updated for context APU
14:06:40 INFO  : Disconnected from the channel tcfchan#7.
14:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:40 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:06:40 INFO  : System reset is completed.
14:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:06:47 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:06:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:06:48 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:06:48 INFO  : 'ps7_init' command is executed.
14:06:48 INFO  : 'ps7_post_config' command is executed.
14:06:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:06:49 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:49 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:06:49 INFO  : Memory regions updated for context APU
14:17:21 INFO  : Disconnected from the channel tcfchan#8.
14:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:21 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:22 INFO  : System reset is completed.
14:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:17:29 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:17:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:29 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:17:30 INFO  : 'ps7_init' command is executed.
14:17:30 INFO  : 'ps7_post_config' command is executed.
14:17:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:17:30 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:31 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:17:31 INFO  : Memory regions updated for context APU
14:25:42 INFO  : Disconnected from the channel tcfchan#9.
14:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:43 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:43 INFO  : System reset is completed.
14:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:25:50 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:25:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:50 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:25:51 INFO  : 'ps7_init' command is executed.
14:25:51 INFO  : 'ps7_post_config' command is executed.
14:25:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:25:51 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:52 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:25:52 INFO  : Memory regions updated for context APU
14:46:16 INFO  : Disconnected from the channel tcfchan#10.
14:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:17 INFO  : Sourcing of 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:46:17 INFO  : System reset is completed.
14:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:46:24 INFO  : FPGA configured successfully with bitstream "F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:46:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:46:24 INFO  : Hardware design information is loaded from 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:46:25 INFO  : 'ps7_init' command is executed.
14:46:25 INFO  : 'ps7_post_config' command is executed.
14:46:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:46:25 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:26 INFO  : The application 'F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Work/2018/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:46:26 INFO  : Memory regions updated for context APU
18:01:09 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 2010 xsdb eval "disconnect tcfchan#11"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
13:33:07 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:33:09 INFO  : XSDB server has started successfully.
13:33:11 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
13:38:46 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
13:38:46 INFO  : Overwriting existing bif file F:\Work\2018\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
13:38:47 INFO  : Bootgen command execution is done.
17:08:51 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:08:54 INFO  : XSDB server has started successfully.
17:08:54 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
11:09:52 INFO  : Launching XSDB server: xsdb.bat D:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:09:54 INFO  : XSDB server has started successfully.
11:09:55 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:01:22 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:01:23 INFO  : XSDB server has started successfully.
14:01:23 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:01:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1550] Repository Directory F:/Work/2017/ZGDL-2017-YF-012/cpu/sdk_repo doesn't exist in the disk

14:01:23 ERROR : Internal error. Unable to add F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo as a repository.
14:07:30 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:07:31 INFO  : XSDB server has started successfully.
14:07:31 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
14:07:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1550] Repository Directory F:/Work/2017/ZGDL-2017-YF-012/cpu/sdk_repo doesn't exist in the disk

14:07:31 ERROR : Internal error. Unable to add F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo as a repository.
13:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:54 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:07:54 INFO  : System reset is completed.
13:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:08:01 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:08:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:08:02 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:08:02 INFO  : 'ps7_init' command is executed.
13:08:02 INFO  : 'ps7_post_config' command is executed.
13:08:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:08:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:08:04 INFO  : Memory regions updated for context APU
13:09:01 INFO  : Disconnected from the channel tcfchan#1.
13:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:09:02 INFO  : System reset is completed.
13:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:09:09 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:09:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:09:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:09:10 INFO  : 'ps7_init' command is executed.
13:09:11 INFO  : 'ps7_post_config' command is executed.
13:09:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:09:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:09:12 INFO  : Memory regions updated for context APU
13:09:41 INFO  : Disconnected from the channel tcfchan#2.
13:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:41 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:09:41 INFO  : System reset is completed.
13:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:09:48 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:09:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:09:49 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:09:49 INFO  : 'ps7_init' command is executed.
13:09:49 INFO  : 'ps7_post_config' command is executed.
13:09:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:09:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:09:51 INFO  : Memory regions updated for context APU
13:10:48 INFO  : Disconnected from the channel tcfchan#3.
13:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:48 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:10:49 INFO  : System reset is completed.
13:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:10:55 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:10:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:10:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:10:57 INFO  : 'ps7_init' command is executed.
13:10:57 INFO  : 'ps7_post_config' command is executed.
13:10:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:10:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:10:59 INFO  : Memory regions updated for context APU
13:12:04 INFO  : Disconnected from the channel tcfchan#4.
13:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:12:05 INFO  : System reset is completed.
13:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:12:12 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:12:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:12:12 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:12:14 INFO  : 'ps7_init' command is executed.
13:12:14 INFO  : 'ps7_post_config' command is executed.
13:12:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:12:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:12:15 INFO  : Memory regions updated for context APU
13:15:29 INFO  : Disconnected from the channel tcfchan#5.
13:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:29 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:15:30 INFO  : System reset is completed.
13:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:15:37 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:15:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:15:37 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:15:38 INFO  : 'ps7_init' command is executed.
13:15:38 INFO  : 'ps7_post_config' command is executed.
13:15:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:15:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:15:39 INFO  : Memory regions updated for context APU
13:18:43 INFO  : Disconnected from the channel tcfchan#6.
13:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:43 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:18:44 INFO  : System reset is completed.
13:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:18:51 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:18:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:18:51 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:18:51 INFO  : 'ps7_init' command is executed.
13:18:52 INFO  : 'ps7_post_config' command is executed.
13:18:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:18:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:18:53 INFO  : Memory regions updated for context APU
13:23:59 INFO  : Disconnected from the channel tcfchan#7.
13:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:00 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:24:00 INFO  : System reset is completed.
13:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:24:07 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:24:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:24:08 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:24:08 INFO  : 'ps7_init' command is executed.
13:24:08 INFO  : 'ps7_post_config' command is executed.
13:24:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:24:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:24:10 INFO  : Memory regions updated for context APU
13:26:46 INFO  : Disconnected from the channel tcfchan#8.
13:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:47 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:26:47 INFO  : System reset is completed.
13:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:26:54 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:26:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:26:54 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:26:55 INFO  : 'ps7_init' command is executed.
13:26:55 INFO  : 'ps7_post_config' command is executed.
13:26:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:26:55 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:26:56 INFO  : Memory regions updated for context APU
13:29:58 INFO  : Disconnected from the channel tcfchan#9.
13:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:58 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:29:59 INFO  : System reset is completed.
13:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:30:06 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:30:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:30:06 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:30:08 INFO  : 'ps7_init' command is executed.
13:30:08 INFO  : 'ps7_post_config' command is executed.
13:30:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:30:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:10 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:30:10 INFO  : Memory regions updated for context APU
09:24:02 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:24:06 INFO  : XSDB server has started successfully.
09:24:12 INFO  : Restoring local repository preferences: 
		 F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo
09:24:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1550] Repository Directory F:/Work/2017/ZGDL-2017-YF-012/cpu/sdk_repo doesn't exist in the disk

09:24:12 ERROR : Internal error. Unable to add F:\Work\2017\ZGDL-2017-YF-012\cpu\sdk_repo as a repository.
09:25:06 INFO  : Saving repository preferences.
09:25:06 INFO  : Reading in cores from local repositories: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:25:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1550] Repository Directory F:/Work/2017/ZGDL-2017-YF-012/cpu/sdk_repo doesn't exist in the disk

09:25:06 ERROR : Internal error. Unable to add F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo as a repository.
09:25:06 INFO  : Cleaning BSP projects in the workspace.
09:31:21 INFO  : Refreshed build settings on project amp_fsbl
10:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:26 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:00:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:00:27 INFO  : System reset is completed.
10:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:00:34 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:00:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:00:34 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:00:35 INFO  : 'ps7_init' command is executed.
10:00:35 INFO  : 'ps7_post_config' command is executed.
10:00:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:00:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:00:36 INFO  : Memory regions updated for context APU
10:16:01 INFO  : Disconnected from the channel tcfchan#1.
10:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:16:02 INFO  : System reset is completed.
10:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:16:09 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:16:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:16:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:16:10 INFO  : 'ps7_init' command is executed.
10:16:10 INFO  : 'ps7_post_config' command is executed.
10:16:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:16:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:16:11 INFO  : Memory regions updated for context APU
10:26:04 INFO  : Disconnected from the channel tcfchan#2.
10:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:26:05 INFO  : System reset is completed.
10:26:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:26:12 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:26:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:26:12 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:26:12 INFO  : 'ps7_init' command is executed.
10:26:13 INFO  : 'ps7_post_config' command is executed.
10:26:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:26:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:26:14 INFO  : Memory regions updated for context APU
16:23:06 INFO  : Disconnected from the channel tcfchan#3.
16:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:23:06 INFO  : System reset is completed.
16:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:23:13 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:23:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:23:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:23:14 INFO  : 'ps7_init' command is executed.
16:23:14 INFO  : 'ps7_post_config' command is executed.
16:23:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:23:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:23:15 INFO  : Memory regions updated for context APU
09:09:51 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:09:54 INFO  : XSDB server has started successfully.
09:09:56 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:29 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:55:30 INFO  : System reset is completed.
09:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:55:37 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:55:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:55:37 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:55:38 INFO  : 'ps7_init' command is executed.
09:55:38 INFO  : 'ps7_post_config' command is executed.
09:55:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:55:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.0-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:55:40 INFO  : Memory regions updated for context APU
10:21:13 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 212 xsdb eval "disconnect tcfchan#1"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
13:04:42 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:04:45 INFO  : XSDB server has started successfully.
13:04:48 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:04:48 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
13:05:40 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:05:42 INFO  : XSDB server has started successfully.
13:05:42 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:05:42 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
13:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:52 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:12:53 INFO  : System reset is completed.
13:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:12:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:13:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:00 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:13:00 INFO  : 'ps7_init' command is executed.
13:13:00 INFO  : 'ps7_post_config' command is executed.
13:13:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:13:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:02 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:13:02 INFO  : Memory regions updated for context APU
13:36:58 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:06:54 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:06:58 INFO  : XSDB server has started successfully.
16:57:03 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:57:06 INFO  : XSDB server has started successfully.
16:57:07 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
16:57:07 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
16:57:07 INFO  : Checking for hwspec changes in the project design_ps_wrapper_hw_platform_0.
16:57:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1535014545483,  Project:1535000410141
16:57:10 INFO  : The hardware specification for project 'design_ps_wrapper_hw_platform_0' is different from F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
16:57:10 INFO  : Copied contents of F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf into \design_ps_wrapper_hw_platform_0\system.hdf.
16:57:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:57:21 INFO  : 
16:57:29 INFO  : 
16:57:33 INFO  : 
16:57:34 INFO  : Updating hardware inferred compiler options for amp_fsbl.
16:57:35 INFO  : Updating hardware inferred compiler options for app_cpu1.
16:57:36 INFO  : Updating hardware inferred compiler options for project_pd.
16:57:36 INFO  : Clearing existing target manager status.
17:04:03 INFO  : Refreshed build settings on project project_pd
17:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:24:05 INFO  : System reset is completed.
17:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:24:12 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:24:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:24:13 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:24:13 INFO  : 'ps7_init' command is executed.
17:24:13 INFO  : 'ps7_post_config' command is executed.
17:24:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:24:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:24:15 INFO  : Memory regions updated for context APU
17:28:34 INFO  : Refreshed build settings on project app_cpu1
17:28:58 INFO  : Refreshed build settings on project app_cpu1
17:30:19 INFO  : Disconnected from the channel tcfchan#1.
17:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:20 INFO  : System reset is completed.
17:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:30:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:30:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:30:28 INFO  : 'ps7_init' command is executed.
17:30:28 INFO  : 'ps7_post_config' command is executed.
17:30:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:30:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:30:29 INFO  : Memory regions updated for context APU
17:32:31 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:33:57 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:33:59 INFO  : XSDB server has started successfully.
17:34:00 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:34:52 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:34:54 INFO  : XSDB server has started successfully.
17:34:54 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:37:21 INFO  : System reset is completed.
17:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:37:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:37:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:37:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:37:29 INFO  : 'ps7_init' command is executed.
17:37:29 INFO  : 'ps7_post_config' command is executed.
17:37:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:37:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:37:30 INFO  : Memory regions updated for context APU
17:38:15 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 127 xsdb eval "disconnect tcfchan#1"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
10:06:24 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:06:27 INFO  : XSDB server has started successfully.
10:06:27 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:06:28 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
10:06:28 INFO  : Checking for hwspec changes in the project design_ps_wrapper_hw_platform_0.
10:06:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1535076316378,  Project:1535014545483
10:06:30 INFO  : The hardware specification for project 'design_ps_wrapper_hw_platform_0' is different from F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
10:06:30 INFO  : Copied contents of F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf into \design_ps_wrapper_hw_platform_0\system.hdf.
10:06:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:06:45 INFO  : 
10:06:51 INFO  : 
10:06:55 INFO  : 
10:06:56 INFO  : Updating hardware inferred compiler options for amp_fsbl.
10:06:57 INFO  : Updating hardware inferred compiler options for app_cpu1.
10:06:57 INFO  : Updating hardware inferred compiler options for project_pd.
10:06:57 INFO  : Clearing existing target manager status.
10:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:26 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

10:12:10 INFO  : Refreshed build settings on project app_cpu1
10:16:00 INFO  : Refreshed build settings on project project_pd
10:16:33 INFO  : Refreshed build settings on project app_cpu1
10:17:46 INFO  : Refreshed build settings on project project_pd
10:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:43 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

10:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:13 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:19:13 INFO  : System reset is completed.
10:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:19:20 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:19:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:19:20 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:19:21 INFO  : 'ps7_init' command is executed.
10:19:21 INFO  : 'ps7_post_config' command is executed.
10:19:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:19:22 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:19:23 INFO  : Memory regions updated for context APU
10:20:13 INFO  : Disconnected from the channel tcfchan#1.
10:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:13 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:20:14 INFO  : System reset is completed.
10:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:20:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:20:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:20:21 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:20:22 INFO  : 'ps7_init' command is executed.
10:20:22 INFO  : 'ps7_post_config' command is executed.
10:20:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:20:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:20:24 INFO  : Memory regions updated for context APU
10:21:45 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:21:45 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:22:06 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:22:08 INFO  : XSDB server has started successfully.
10:22:09 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:22:09 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
10:23:34 INFO  : Refreshed build settings on project amp_fsbl
10:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:37 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:24:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:24:38 INFO  : System reset is completed.
10:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:24:45 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
10:24:45 WARN  : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
10:24:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:24:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:24:45 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:24:46 INFO  : 'ps7_init' command is executed.
10:24:46 INFO  : 'ps7_post_config' command is executed.
10:24:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:24:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:24:47 INFO  : Memory regions updated for context APU
10:27:12 INFO  : Disconnected from the channel tcfchan#1.
10:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:13 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:27:13 INFO  : System reset is completed.
10:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:27:20 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:27:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:27:21 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:27:22 INFO  : 'ps7_init' command is executed.
10:27:22 INFO  : 'ps7_post_config' command is executed.
10:27:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:27:22 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:27:23 INFO  : Memory regions updated for context APU
10:30:37 INFO  : Disconnected from the channel tcfchan#2.
10:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:37 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:30:38 INFO  : System reset is completed.
10:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:30:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:30:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:30:45 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:30:46 INFO  : 'ps7_init' command is executed.
10:30:46 INFO  : 'ps7_post_config' command is executed.
10:30:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:30:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:30:47 INFO  : Memory regions updated for context APU
10:32:25 INFO  : Disconnected from the channel tcfchan#3.
10:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:32:26 INFO  : System reset is completed.
10:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:32:33 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:32:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:32:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:32:34 INFO  : 'ps7_init' command is executed.
10:32:34 INFO  : 'ps7_post_config' command is executed.
10:32:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:32:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:32:36 INFO  : Memory regions updated for context APU
10:34:06 INFO  : Refreshed build settings on project app_cpu1
10:34:34 INFO  : Refreshed build settings on project project_pd
10:35:18 INFO  : Disconnected from the channel tcfchan#4.
10:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:35:19 INFO  : System reset is completed.
10:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:35:26 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:35:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:35:26 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:35:27 INFO  : 'ps7_init' command is executed.
10:35:28 INFO  : 'ps7_post_config' command is executed.
10:35:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:35:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:35:29 INFO  : Memory regions updated for context APU
13:19:19 INFO  : Disconnected from the channel tcfchan#5.
13:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:19:20 INFO  : System reset is completed.
13:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:19:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:19:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:19:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:19:29 INFO  : 'ps7_init' command is executed.
13:19:29 INFO  : 'ps7_post_config' command is executed.
13:19:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:19:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:19:30 INFO  : Memory regions updated for context APU
14:25:29 INFO  : Disconnected from the channel tcfchan#6.
14:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:29 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:30 INFO  : System reset is completed.
14:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:25:36 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:25:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:37 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:25:38 INFO  : 'ps7_init' command is executed.
14:25:38 INFO  : 'ps7_post_config' command is executed.
14:25:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:25:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:25:39 INFO  : Memory regions updated for context APU
14:26:41 INFO  : Disconnected from the channel tcfchan#7.
14:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:41 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:26:42 INFO  : System reset is completed.
14:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:26:49 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:26:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:26:49 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:26:50 INFO  : 'ps7_init' command is executed.
14:26:50 INFO  : 'ps7_post_config' command is executed.
14:26:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:26:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:26:51 INFO  : Memory regions updated for context APU
14:40:26 INFO  : Disconnected from the channel tcfchan#8.
14:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:26 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:40:27 INFO  : System reset is completed.
14:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:40:34 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:40:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:40:34 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:40:35 INFO  : 'ps7_init' command is executed.
14:40:35 INFO  : 'ps7_post_config' command is executed.
14:40:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:40:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:40:37 INFO  : Memory regions updated for context APU
14:43:22 INFO  : Disconnected from the channel tcfchan#9.
14:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:22 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:23 INFO  : System reset is completed.
14:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:43:30 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:43:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:43:30 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:43:31 INFO  : 'ps7_init' command is executed.
14:43:31 INFO  : 'ps7_post_config' command is executed.
14:43:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:43:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:43:33 INFO  : Memory regions updated for context APU
14:44:16 INFO  : Disconnected from the channel tcfchan#10.
14:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:16 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:44:17 INFO  : System reset is completed.
14:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:44:24 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:44:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:44:24 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:44:25 INFO  : 'ps7_init' command is executed.
14:44:25 INFO  : 'ps7_post_config' command is executed.
14:44:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:44:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:44:27 INFO  : Memory regions updated for context APU
14:49:17 INFO  : Disconnected from the channel tcfchan#11.
14:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:49:18 INFO  : System reset is completed.
14:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:49:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:49:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:49:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:49:26 INFO  : 'ps7_init' command is executed.
14:49:27 INFO  : 'ps7_post_config' command is executed.
14:49:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:49:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:49:28 INFO  : Memory regions updated for context APU
15:00:48 INFO  : Disconnected from the channel tcfchan#12.
15:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:49 INFO  : System reset is completed.
15:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:00:57 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:00:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:57 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:00:58 INFO  : 'ps7_init' command is executed.
15:00:58 INFO  : 'ps7_post_config' command is executed.
15:00:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:00:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:01:00 INFO  : Memory regions updated for context APU
15:02:21 INFO  : Disconnected from the channel tcfchan#13.
15:02:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:22 INFO  : System reset is completed.
15:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:02:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:02:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:02:30 INFO  : 'ps7_init' command is executed.
15:02:30 INFO  : 'ps7_post_config' command is executed.
15:02:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:02:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:02:32 INFO  : Memory regions updated for context APU
15:19:21 INFO  : Disconnected from the channel tcfchan#14.
15:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:22 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:19:22 INFO  : System reset is completed.
15:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:19:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:19:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:19:30 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:19:30 INFO  : 'ps7_init' command is executed.
15:19:30 INFO  : 'ps7_post_config' command is executed.
15:19:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:19:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:19:32 INFO  : Memory regions updated for context APU
15:20:37 INFO  : Disconnected from the channel tcfchan#15.
15:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:38 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:38 INFO  : System reset is completed.
15:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:20:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:20:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:20:46 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:20:47 INFO  : 'ps7_init' command is executed.
15:20:47 INFO  : 'ps7_post_config' command is executed.
15:20:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:20:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:20:48 INFO  : Memory regions updated for context APU
15:22:53 INFO  : Disconnected from the channel tcfchan#16.
15:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:53 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:22:54 INFO  : System reset is completed.
15:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:23:01 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:23:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:23:01 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:23:03 INFO  : 'ps7_init' command is executed.
15:23:03 INFO  : 'ps7_post_config' command is executed.
15:23:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:23:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:23:05 INFO  : Memory regions updated for context APU
15:23:21 INFO  : Disconnected from the channel tcfchan#17.
15:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:23:22 INFO  : System reset is completed.
15:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:23:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:23:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:23:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:23:30 INFO  : 'ps7_init' command is executed.
15:23:30 INFO  : 'ps7_post_config' command is executed.
15:23:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:23:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:23:32 INFO  : Memory regions updated for context APU
15:24:05 INFO  : Disconnected from the channel tcfchan#18.
15:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:05 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:24:06 INFO  : System reset is completed.
15:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:24:13 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:24:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:24:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:24:14 INFO  : 'ps7_init' command is executed.
15:24:14 INFO  : 'ps7_post_config' command is executed.
15:24:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:24:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:24:16 INFO  : Memory regions updated for context APU
15:33:04 INFO  : Disconnected from the channel tcfchan#19.
15:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:05 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

15:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:13 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

15:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:31 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:33:31 INFO  : System reset is completed.
15:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:33:38 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:33:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:33:39 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:33:40 INFO  : 'ps7_init' command is executed.
15:33:40 INFO  : 'ps7_post_config' command is executed.
15:33:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:33:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:42 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:33:42 INFO  : Memory regions updated for context APU
15:36:32 INFO  : Disconnected from the channel tcfchan#20.
15:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:32 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:36:33 INFO  : System reset is completed.
15:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:36:40 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:36:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:36:40 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:36:41 INFO  : 'ps7_init' command is executed.
15:36:41 INFO  : 'ps7_post_config' command is executed.
15:36:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:36:42 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:43 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:36:43 INFO  : Memory regions updated for context APU
15:39:17 INFO  : Disconnected from the channel tcfchan#21.
15:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:39:18 INFO  : System reset is completed.
15:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:39:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:39:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:39:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:39:27 INFO  : 'ps7_init' command is executed.
15:39:27 INFO  : 'ps7_post_config' command is executed.
15:39:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:39:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:39:29 INFO  : Memory regions updated for context APU
15:41:24 INFO  : Disconnected from the channel tcfchan#22.
15:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:41:25 INFO  : System reset is completed.
15:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:41:32 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:41:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:41:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:41:34 INFO  : 'ps7_init' command is executed.
15:41:35 INFO  : 'ps7_post_config' command is executed.
15:41:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:41:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:41:36 INFO  : Memory regions updated for context APU
15:42:52 INFO  : Disconnected from the channel tcfchan#23.
15:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:52 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:42:53 INFO  : System reset is completed.
15:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:43:00 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:43:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:43:00 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:43:02 INFO  : 'ps7_init' command is executed.
15:43:02 INFO  : 'ps7_post_config' command is executed.
15:43:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:43:02 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:43:03 INFO  : Memory regions updated for context APU
15:49:50 INFO  : Disconnected from the channel tcfchan#24.
15:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:50 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:49:51 INFO  : System reset is completed.
15:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:49:58 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:49:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:49:58 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:50:00 INFO  : 'ps7_init' command is executed.
15:50:00 INFO  : 'ps7_post_config' command is executed.
15:50:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:50:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:50:01 INFO  : Memory regions updated for context APU
16:54:27 INFO  : Disconnected from the channel tcfchan#25.
16:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:27 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:27 INFO  : System reset is completed.
16:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:54:34 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:54:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:35 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:54:36 INFO  : 'ps7_init' command is executed.
16:54:36 INFO  : 'ps7_post_config' command is executed.
16:54:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:54:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:54:37 INFO  : Memory regions updated for context APU
17:00:29 INFO  : Disconnected from the channel tcfchan#26.
17:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:29 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:00:30 INFO  : System reset is completed.
17:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:00:37 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:00:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:00:37 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:00:38 INFO  : 'ps7_init' command is executed.
17:00:38 INFO  : 'ps7_post_config' command is executed.
17:00:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:00:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:00:40 INFO  : Memory regions updated for context APU
17:02:47 INFO  : Disconnected from the channel tcfchan#27.
17:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:47 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:47 INFO  : System reset is completed.
17:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:02:54 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:02:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:55 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:02:56 INFO  : 'ps7_init' command is executed.
17:02:56 INFO  : 'ps7_post_config' command is executed.
17:02:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:02:57 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:02:58 INFO  : Memory regions updated for context APU
17:09:20 INFO  : Disconnected from the channel tcfchan#28.
17:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:09:21 INFO  : System reset is completed.
17:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:09:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:09:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:09:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:09:30 INFO  : 'ps7_init' command is executed.
17:09:30 INFO  : 'ps7_post_config' command is executed.
17:09:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:09:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:09:31 INFO  : Memory regions updated for context APU
17:18:22 INFO  : Disconnected from the channel tcfchan#29.
17:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:18:23 INFO  : System reset is completed.
17:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:18:29 ERROR : 'fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
17:18:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit' is cancelled.
17:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
----------------End of Script----------------

17:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:40 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:18:41 INFO  : System reset is completed.
17:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:18:48 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:18:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:18:48 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:18:48 INFO  : 'ps7_init' command is executed.
17:18:49 INFO  : 'ps7_post_config' command is executed.
17:18:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:18:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:18:50 INFO  : Memory regions updated for context APU
17:22:45 INFO  : Disconnected from the channel tcfchan#30.
17:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:45 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:22:46 INFO  : System reset is completed.
17:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:22:53 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:22:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:22:53 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:22:55 INFO  : 'ps7_init' command is executed.
17:22:55 INFO  : 'ps7_post_config' command is executed.
17:22:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:22:55 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:22:56 INFO  : Memory regions updated for context APU
17:26:28 INFO  : Disconnected from the channel tcfchan#31.
17:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:28 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:26:28 INFO  : System reset is completed.
17:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:26:35 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:26:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:26:36 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:26:37 INFO  : 'ps7_init' command is executed.
17:26:37 INFO  : 'ps7_post_config' command is executed.
17:26:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:26:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:26:38 INFO  : Memory regions updated for context APU
17:27:21 INFO  : Disconnected from the channel tcfchan#32.
17:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:22 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:27:22 INFO  : System reset is completed.
17:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:27:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:27:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:27:30 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:27:31 INFO  : 'ps7_init' command is executed.
17:27:31 INFO  : 'ps7_post_config' command is executed.
17:27:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:27:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:27:32 INFO  : Memory regions updated for context APU
17:31:38 INFO  : Disconnected from the channel tcfchan#33.
17:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:38 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:31:38 INFO  : System reset is completed.
17:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:31:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:31:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:31:46 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:31:47 INFO  : 'ps7_init' command is executed.
17:31:47 INFO  : 'ps7_post_config' command is executed.
17:31:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:31:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:31:48 INFO  : Memory regions updated for context APU
17:39:49 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 9348 xsdb eval "disconnect tcfchan#34"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
09:21:20 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:21:23 INFO  : XSDB server has started successfully.
09:21:26 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:52 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:54:53 INFO  : System reset is completed.
10:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:55:00 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:55:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:55:01 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:55:01 INFO  : 'ps7_init' command is executed.
10:55:01 INFO  : 'ps7_post_config' command is executed.
10:55:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:55:02 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:55:03 INFO  : Memory regions updated for context APU
10:59:10 INFO  : Disconnected from the channel tcfchan#1.
10:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:11 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:59:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:59:11 INFO  : System reset is completed.
10:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:59:18 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:59:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:59:19 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:59:19 INFO  : 'ps7_init' command is executed.
10:59:19 INFO  : 'ps7_post_config' command is executed.
10:59:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:59:20 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:21 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:59:21 INFO  : Memory regions updated for context APU
14:48:21 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
14:48:21 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:48:22 INFO  : Bootgen command execution is done.
17:28:28 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:28:28 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:28:29 INFO  : Bootgen command execution is done.
17:42:09 INFO  : Disconnected from the channel tcfchan#2.
09:23:48 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:23:51 INFO  : XSDB server has started successfully.
09:23:54 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:14:40 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
10:14:40 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
10:14:41 INFO  : Bootgen command execution is done.
09:23:23 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:23:26 INFO  : XSDB server has started successfully.
09:23:29 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:23:01 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:23:04 INFO  : XSDB server has started successfully.
17:23:07 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:47:36 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:47:38 INFO  : XSDB server has started successfully.
14:47:38 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:41:56 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
15:41:56 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
15:41:57 INFO  : Bootgen command execution is done.
16:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:06:20 INFO  : System reset is completed.
16:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:06:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:06:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:06:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:06:28 INFO  : 'ps7_init' command is executed.
16:06:28 INFO  : 'ps7_post_config' command is executed.
16:06:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:06:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:06:30 INFO  : Memory regions updated for context APU
18:03:10 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:51:20 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:51:24 INFO  : XSDB server has started successfully.
13:51:25 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:07:18 INFO  : System reset is completed.
14:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:07:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:07:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:07:26 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:07:26 INFO  : 'ps7_init' command is executed.
14:07:26 INFO  : 'ps7_post_config' command is executed.
14:07:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:07:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:07:28 INFO  : Memory regions updated for context APU
17:28:27 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:28:27 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:28:29 INFO  : Bootgen command execution is done.
17:47:51 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 592 xsdb eval "disconnect tcfchan#1"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
09:27:00 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:27:03 INFO  : XSDB server has started successfully.
09:27:06 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:34:34 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
09:34:34 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
09:34:36 INFO  : Bootgen command execution is done.
10:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:43 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

10:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:31 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:28:31 INFO  : System reset is completed.
10:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:28:38 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:28:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:28:38 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:28:39 INFO  : 'ps7_init' command is executed.
10:28:39 INFO  : 'ps7_post_config' command is executed.
10:28:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:28:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:28:40 INFO  : Memory regions updated for context APU
10:32:58 INFO  : Disconnected from the channel tcfchan#1.
10:32:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:59 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:32:59 INFO  : System reset is completed.
10:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:33:06 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:33:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:33:06 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:33:07 INFO  : 'ps7_init' command is executed.
10:33:07 INFO  : 'ps7_post_config' command is executed.
10:33:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:33:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:08 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:33:08 INFO  : Memory regions updated for context APU
10:37:08 INFO  : Disconnected from the channel tcfchan#2.
10:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:09 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:37:09 INFO  : System reset is completed.
10:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:37:16 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:37:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:37:16 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:37:17 INFO  : 'ps7_init' command is executed.
10:37:17 INFO  : 'ps7_post_config' command is executed.
10:37:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:37:18 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:19 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:37:19 INFO  : Memory regions updated for context APU
10:43:22 INFO  : Disconnected from the channel tcfchan#3.
10:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:43:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:43:24 INFO  : System reset is completed.
10:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:43:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:43:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:43:31 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:43:32 INFO  : 'ps7_init' command is executed.
10:43:32 INFO  : 'ps7_post_config' command is executed.
10:43:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:43:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:43:34 INFO  : Memory regions updated for context APU
10:47:39 INFO  : Disconnected from the channel tcfchan#4.
10:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:39 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:47:40 INFO  : System reset is completed.
10:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:47:47 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:47:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:47:47 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:47:48 INFO  : 'ps7_init' command is executed.
10:47:48 INFO  : 'ps7_post_config' command is executed.
10:47:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:47:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:47:49 INFO  : Memory regions updated for context APU
10:48:51 INFO  : Disconnected from the channel tcfchan#5.
10:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:48:51 INFO  : System reset is completed.
10:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:48:58 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:48:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:48:59 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:48:59 INFO  : 'ps7_init' command is executed.
10:48:59 INFO  : 'ps7_post_config' command is executed.
10:49:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:49:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:49:01 INFO  : Memory regions updated for context APU
10:49:27 INFO  : Disconnected from the channel tcfchan#6.
10:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:28 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:49:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:49:28 INFO  : System reset is completed.
10:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:49:35 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:49:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:49:35 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:49:36 INFO  : 'ps7_init' command is executed.
10:49:36 INFO  : 'ps7_post_config' command is executed.
10:49:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:49:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:49:38 INFO  : Memory regions updated for context APU
10:51:44 INFO  : Disconnected from the channel tcfchan#7.
10:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:44 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:51:44 INFO  : System reset is completed.
10:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:51:51 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:51:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:51:52 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:51:52 INFO  : 'ps7_init' command is executed.
10:51:52 INFO  : 'ps7_post_config' command is executed.
10:51:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:51:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:51:53 INFO  : Memory regions updated for context APU
10:56:00 INFO  : Disconnected from the channel tcfchan#8.
10:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:00 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

10:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:13 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:56:14 INFO  : System reset is completed.
10:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:56:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:56:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:56:21 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:56:22 INFO  : 'ps7_init' command is executed.
10:56:22 INFO  : 'ps7_post_config' command is executed.
10:56:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:56:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:56:24 INFO  : Memory regions updated for context APU
10:57:57 INFO  : Disconnected from the channel tcfchan#9.
10:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:57:57 INFO  : System reset is completed.
10:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:58:04 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:58:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:58:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:58:06 INFO  : 'ps7_init' command is executed.
10:58:06 INFO  : 'ps7_post_config' command is executed.
10:58:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:58:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:58:07 INFO  : Memory regions updated for context APU
11:05:09 INFO  : Disconnected from the channel tcfchan#10.
11:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:09 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:05:10 INFO  : System reset is completed.
11:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:05:17 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:05:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:05:17 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:05:18 INFO  : 'ps7_init' command is executed.
11:05:18 INFO  : 'ps7_post_config' command is executed.
11:05:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:05:19 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:20 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:05:20 INFO  : Memory regions updated for context APU
11:06:07 INFO  : Disconnected from the channel tcfchan#11.
11:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:07 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:06:08 INFO  : System reset is completed.
11:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:06:15 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:06:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:06:15 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:06:16 INFO  : 'ps7_init' command is executed.
11:06:16 INFO  : 'ps7_post_config' command is executed.
11:06:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:06:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:06:17 INFO  : Memory regions updated for context APU
11:07:49 INFO  : Disconnected from the channel tcfchan#12.
11:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:07:49 INFO  : System reset is completed.
11:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:07:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:07:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:07:57 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:07:57 INFO  : 'ps7_init' command is executed.
11:07:57 INFO  : 'ps7_post_config' command is executed.
11:07:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:07:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:07:58 INFO  : Memory regions updated for context APU
13:30:54 INFO  : Disconnected from the channel tcfchan#13.
13:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:55 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:30:55 INFO  : System reset is completed.
13:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:31:02 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:31:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:31:03 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:31:04 INFO  : 'ps7_init' command is executed.
13:31:04 INFO  : 'ps7_post_config' command is executed.
13:31:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:31:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:31:05 INFO  : Memory regions updated for context APU
13:31:46 INFO  : Disconnected from the channel tcfchan#14.
13:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:46 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:31:47 INFO  : System reset is completed.
13:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:31:54 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:31:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:31:54 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:31:55 INFO  : 'ps7_init' command is executed.
13:31:55 INFO  : 'ps7_post_config' command is executed.
13:31:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:31:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:57 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:31:57 INFO  : Memory regions updated for context APU
14:06:10 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
14:06:10 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:06:11 INFO  : Bootgen command execution is done.
14:28:36 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
14:28:36 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:28:37 INFO  : Bootgen command execution is done.
17:20:45 INFO  : Disconnected from the channel tcfchan#15.
17:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:45 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:20:46 INFO  : System reset is completed.
17:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:20:53 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:20:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:20:53 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:20:54 INFO  : 'ps7_init' command is executed.
17:20:54 INFO  : 'ps7_post_config' command is executed.
17:20:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:20:55 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:20:56 INFO  : Memory regions updated for context APU
17:30:38 INFO  : Disconnected from the channel tcfchan#16.
17:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:39 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:39 INFO  : System reset is completed.
17:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:30:46 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:30:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:47 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:30:47 INFO  : 'ps7_init' command is executed.
17:30:47 INFO  : 'ps7_post_config' command is executed.
17:30:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:30:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:30:49 INFO  : Memory regions updated for context APU
17:31:56 INFO  : Disconnected from the channel tcfchan#17.
17:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:31:58 INFO  : System reset is completed.
17:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:32:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:32:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:32:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:32:06 INFO  : 'ps7_init' command is executed.
17:32:06 INFO  : 'ps7_post_config' command is executed.
17:32:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:32:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:32:07 INFO  : Memory regions updated for context APU
17:43:46 INFO  : Disconnected from the channel tcfchan#18.
09:32:48 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:32:52 INFO  : XSDB server has started successfully.
09:32:56 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:07 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

09:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:56:21 INFO  : System reset is completed.
09:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:56:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:56:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:56:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:56:29 INFO  : 'ps7_init' command is executed.
09:56:29 INFO  : 'ps7_post_config' command is executed.
09:56:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:56:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:56:31 INFO  : Memory regions updated for context APU
15:48:55 INFO  : Disconnected from the channel tcfchan#1.
15:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:55 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:48:56 INFO  : System reset is completed.
15:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:49:02 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:49:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:49:03 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:49:03 INFO  : 'ps7_init' command is executed.
15:49:03 INFO  : 'ps7_post_config' command is executed.
15:49:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:49:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:49:05 INFO  : Memory regions updated for context APU
16:23:08 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
16:23:08 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
16:23:09 INFO  : Bootgen command execution is done.
17:30:24 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:30:24 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:30:25 INFO  : Bootgen command execution is done.
17:51:07 INFO  : Disconnected from the channel tcfchan#2.
09:34:32 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:34:35 INFO  : XSDB server has started successfully.
09:34:38 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:52 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:03:53 INFO  : System reset is completed.
14:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:04:00 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:04:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:00 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:04:00 INFO  : 'ps7_init' command is executed.
14:04:01 INFO  : 'ps7_post_config' command is executed.
14:04:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:04:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:02 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:04:02 INFO  : Memory regions updated for context APU
14:17:43 INFO  : Disconnected from the channel tcfchan#1.
14:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:43 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:44 INFO  : System reset is completed.
14:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:17:51 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:17:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:51 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:17:52 INFO  : 'ps7_init' command is executed.
14:17:52 INFO  : 'ps7_post_config' command is executed.
14:17:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:17:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:17:53 INFO  : Memory regions updated for context APU
15:26:19 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
15:26:19 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
15:26:20 INFO  : Bootgen command execution is done.
17:50:54 INFO  : Disconnected from the channel tcfchan#2.
10:22:07 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:22:11 INFO  : XSDB server has started successfully.
10:22:18 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:45 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:35:46 INFO  : System reset is completed.
15:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:35:53 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:35:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:35:53 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:35:54 INFO  : 'ps7_init' command is executed.
15:35:54 INFO  : 'ps7_post_config' command is executed.
15:35:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:35:54 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:55 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:35:55 INFO  : Memory regions updated for context APU
15:39:29 INFO  : Disconnected from the channel tcfchan#1.
15:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:30 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:39:30 INFO  : System reset is completed.
15:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:39:37 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:39:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:39:38 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:39:39 INFO  : 'ps7_init' command is executed.
15:39:39 INFO  : 'ps7_post_config' command is executed.
15:39:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:39:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:39:41 INFO  : Memory regions updated for context APU
15:44:20 INFO  : Disconnected from the channel tcfchan#2.
15:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:44:20 INFO  : System reset is completed.
15:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:44:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:44:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:44:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:44:29 INFO  : 'ps7_init' command is executed.
15:44:29 INFO  : 'ps7_post_config' command is executed.
15:44:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:44:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:44:30 INFO  : Memory regions updated for context APU
15:46:10 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:46:12 INFO  : XSDB server has started successfully.
15:46:12 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:41 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:46:41 INFO  : System reset is completed.
15:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:46:48 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:46:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:46:49 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:46:50 INFO  : 'ps7_init' command is executed.
15:46:50 INFO  : 'ps7_post_config' command is executed.
15:46:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:46:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:46:52 INFO  : Memory regions updated for context APU
15:50:22 INFO  : Disconnected from the channel tcfchan#1.
15:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:22 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:50:22 INFO  : System reset is completed.
15:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:50:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:50:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:50:30 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:50:31 INFO  : 'ps7_init' command is executed.
15:50:31 INFO  : 'ps7_post_config' command is executed.
15:50:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:50:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:50:33 INFO  : Memory regions updated for context APU
16:28:53 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:38:55 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:38:57 INFO  : XSDB server has started successfully.
16:39:00 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:19:04 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:19:07 INFO  : XSDB server has started successfully.
14:19:09 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:34:11 INFO  : Example project standalone_bsp_0_xadcps_polled_printf_example_1 has been created successfully.
13:37:57 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:38:00 INFO  : XSDB server has started successfully.
13:38:02 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:53:19 INFO  : System reset is completed.
13:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:53:26 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:53:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:53:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:53:27 INFO  : 'ps7_init' command is executed.
13:53:27 INFO  : 'ps7_post_config' command is executed.
13:53:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:53:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:53:29 INFO  : Memory regions updated for context APU
14:00:57 INFO  : Disconnected from the channel tcfchan#1.
14:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:58 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:00:58 INFO  : System reset is completed.
14:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:01:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:01:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:01:06 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:01:06 INFO  : 'ps7_init' command is executed.
14:01:06 INFO  : 'ps7_post_config' command is executed.
14:01:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:01:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:01:08 INFO  : Memory regions updated for context APU
14:05:06 INFO  : Disconnected from the channel tcfchan#2.
14:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:05:07 INFO  : System reset is completed.
14:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:05:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:05:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:05:15 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:05:15 INFO  : 'ps7_init' command is executed.
14:05:15 INFO  : 'ps7_post_config' command is executed.
14:05:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:05:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:05:16 INFO  : Memory regions updated for context APU
14:13:19 INFO  : Disconnected from the channel tcfchan#3.
14:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:13:20 INFO  : System reset is completed.
14:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:13:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:13:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:13:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:13:28 INFO  : 'ps7_init' command is executed.
14:13:28 INFO  : 'ps7_post_config' command is executed.
14:13:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:13:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:13:29 INFO  : Memory regions updated for context APU
15:03:23 INFO  : Disconnected from the channel tcfchan#4.
15:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:03:24 INFO  : System reset is completed.
15:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:03:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:03:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:03:31 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:03:32 INFO  : 'ps7_init' command is executed.
15:03:32 INFO  : 'ps7_post_config' command is executed.
15:03:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:03:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:03:33 INFO  : Memory regions updated for context APU
15:32:07 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
15:32:07 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
15:32:08 INFO  : Bootgen command execution is done.
15:51:23 INFO  : Disconnected from the channel tcfchan#5.
15:51:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:51:24 INFO  : System reset is completed.
15:51:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:51:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:51:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:51:31 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:51:31 INFO  : 'ps7_init' command is executed.
15:51:32 INFO  : 'ps7_post_config' command is executed.
15:51:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:51:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:51:33 INFO  : Memory regions updated for context APU
17:47:26 INFO  : Disconnected from the channel tcfchan#6.
10:02:56 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:03:08 INFO  : XSDB server has started successfully.
10:03:09 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:41 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:14:41 INFO  : System reset is completed.
17:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:14:48 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:14:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:14:49 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:14:49 INFO  : 'ps7_init' command is executed.
17:14:49 INFO  : 'ps7_post_config' command is executed.
17:14:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:14:51 INFO  : Memory regions updated for context APU
09:20:51 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:20:56 INFO  : XSDB server has started successfully.
09:21:05 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:28:51 INFO  : System reset is completed.
09:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:53 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:28:54 INFO  : System reset is completed.
09:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:28:58 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:29:02 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:29:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:29:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:29:03 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:29:03 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:29:03 INFO  : 'ps7_init' command is executed.
09:29:03 INFO  : 'ps7_post_config' command is executed.
09:29:03 INFO  : 'ps7_init' command is executed.
09:29:03 INFO  : 'ps7_post_config' command is executed.
09:29:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:29:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:29:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:29:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:29:06 INFO  : Memory regions updated for context APU
09:29:06 INFO  : Memory regions updated for context APU
10:49:47 INFO  : Disconnected from the channel tcfchan#1.
10:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:47 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:49:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:49:47 INFO  : System reset is completed.
10:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:49:54 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:49:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:49:55 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:49:55 INFO  : 'ps7_init' command is executed.
10:49:55 INFO  : 'ps7_post_config' command is executed.
10:49:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:49:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:49:57 INFO  : Memory regions updated for context APU
11:11:25 INFO  : Disconnected from the channel tcfchan#2.
11:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:11:26 INFO  : System reset is completed.
11:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:11:33 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:11:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:11:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:11:34 INFO  : 'ps7_init' command is executed.
11:11:34 INFO  : 'ps7_post_config' command is executed.
11:11:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:11:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:11:35 INFO  : Memory regions updated for context APU
11:36:42 INFO  : Disconnected from the channel tcfchan#3.
11:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:42 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:36:43 INFO  : System reset is completed.
11:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:36:49 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:36:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:36:50 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:36:50 INFO  : 'ps7_init' command is executed.
11:36:51 INFO  : 'ps7_post_config' command is executed.
11:36:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:36:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:36:52 INFO  : Memory regions updated for context APU
11:47:11 INFO  : Disconnected from the channel tcfchan#4.
11:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:11 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:47:12 INFO  : System reset is completed.
11:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:47:19 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:47:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:47:19 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:47:19 INFO  : 'ps7_init' command is executed.
11:47:20 INFO  : 'ps7_post_config' command is executed.
11:47:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:47:20 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:21 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:47:21 INFO  : Memory regions updated for context APU
13:06:28 INFO  : Disconnected from the channel tcfchan#5.
13:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:28 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:06:29 INFO  : System reset is completed.
13:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:06:36 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:06:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:06:36 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:06:37 INFO  : 'ps7_init' command is executed.
13:06:37 INFO  : 'ps7_post_config' command is executed.
13:06:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:06:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:06:39 INFO  : Memory regions updated for context APU
14:02:30 INFO  : Disconnected from the channel tcfchan#6.
14:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:30 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:02:31 INFO  : System reset is completed.
14:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:02:38 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:02:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:02:38 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:02:39 INFO  : 'ps7_init' command is executed.
14:02:39 INFO  : 'ps7_post_config' command is executed.
14:02:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:02:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:02:40 INFO  : Memory regions updated for context APU
14:46:54 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 4166 xsdb eval "disconnect tcfchan#7"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
14:55:32 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:55:34 INFO  : XSDB server has started successfully.
14:55:34 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:32 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:32 INFO  : System reset is completed.
15:00:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:00:39 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:00:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:40 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:00:40 INFO  : 'ps7_init' command is executed.
15:00:40 INFO  : 'ps7_post_config' command is executed.
15:00:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:00:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:42 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:00:42 INFO  : Memory regions updated for context APU
16:16:20 INFO  : Disconnected from the channel tcfchan#1.
16:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:16:21 INFO  : System reset is completed.
16:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:16:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:16:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:16:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:16:29 INFO  : 'ps7_init' command is executed.
16:16:29 INFO  : 'ps7_post_config' command is executed.
16:16:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:16:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:16:30 INFO  : Memory regions updated for context APU
16:18:06 INFO  : Disconnected from the channel tcfchan#2.
16:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:07 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:18:07 INFO  : System reset is completed.
16:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:18:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:18:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:18:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:18:15 INFO  : 'ps7_init' command is executed.
16:18:15 INFO  : 'ps7_post_config' command is executed.
16:18:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:18:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:18:16 INFO  : Memory regions updated for context APU
16:49:05 INFO  : Disconnected from the channel tcfchan#3.
16:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:49:06 INFO  : System reset is completed.
16:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:49:13 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:49:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:49:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:49:14 INFO  : 'ps7_init' command is executed.
16:49:14 INFO  : 'ps7_post_config' command is executed.
16:49:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:49:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:49:16 INFO  : Memory regions updated for context APU
17:35:16 INFO  : Disconnected from the channel tcfchan#4.
09:46:08 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:46:15 INFO  : XSDB server has started successfully.
09:46:40 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:52 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

10:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:15 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:07:15 INFO  : System reset is completed.
10:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:07:22 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:07:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:07:23 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:07:23 INFO  : 'ps7_init' command is executed.
10:07:23 INFO  : 'ps7_post_config' command is executed.
10:07:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:07:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:07:25 INFO  : Memory regions updated for context APU
13:18:50 INFO  : Disconnected from the channel tcfchan#1.
13:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:18:51 INFO  : System reset is completed.
13:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:18:58 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:18:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:18:58 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:18:59 INFO  : 'ps7_init' command is executed.
13:18:59 INFO  : 'ps7_post_config' command is executed.
13:18:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:18:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:19:00 INFO  : Memory regions updated for context APU
13:32:11 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 549 xsdb eval "disconnect tcfchan#2"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
13:46:26 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:46:29 INFO  : XSDB server has started successfully.
13:46:31 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:48:55 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:48:57 INFO  : XSDB server has started successfully.
13:48:58 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:16 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:55:17 INFO  : System reset is completed.
13:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:55:24 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:55:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:55:24 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:55:25 INFO  : 'ps7_init' command is executed.
13:55:25 INFO  : 'ps7_post_config' command is executed.
13:55:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:55:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:55:26 INFO  : Memory regions updated for context APU
13:56:25 INFO  : Disconnected from the channel tcfchan#1.
13:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:56:26 INFO  : System reset is completed.
13:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:56:33 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:56:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:56:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:56:33 INFO  : 'ps7_init' command is executed.
13:56:34 INFO  : 'ps7_post_config' command is executed.
13:56:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:56:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:56:35 INFO  : Memory regions updated for context APU
13:59:31 INFO  : Disconnected from the channel tcfchan#2.
13:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:32 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:59:32 INFO  : System reset is completed.
13:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:59:39 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:59:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:59:40 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:59:40 INFO  : 'ps7_init' command is executed.
13:59:40 INFO  : 'ps7_post_config' command is executed.
13:59:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:59:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:42 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:59:42 INFO  : Memory regions updated for context APU
14:02:23 INFO  : Disconnected from the channel tcfchan#3.
14:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:24 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:02:24 INFO  : System reset is completed.
14:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:02:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:02:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:02:32 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:02:32 INFO  : 'ps7_init' command is executed.
14:02:32 INFO  : 'ps7_post_config' command is executed.
14:02:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:02:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:02:33 INFO  : Memory regions updated for context APU
14:04:17 INFO  : Disconnected from the channel tcfchan#4.
14:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:18 INFO  : System reset is completed.
14:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:04:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:04:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:04:26 INFO  : 'ps7_init' command is executed.
14:04:26 INFO  : 'ps7_post_config' command is executed.
14:04:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:04:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:04:27 INFO  : Memory regions updated for context APU
14:05:51 INFO  : Disconnected from the channel tcfchan#5.
14:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:05:52 INFO  : System reset is completed.
14:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:05:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:05:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:05:59 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:06:00 INFO  : 'ps7_init' command is executed.
14:06:00 INFO  : 'ps7_post_config' command is executed.
14:06:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:06:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:06:01 INFO  : Memory regions updated for context APU
14:08:48 INFO  : Disconnected from the channel tcfchan#6.
14:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:48 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:08:49 INFO  : System reset is completed.
14:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:08:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:08:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:08:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:08:57 INFO  : 'ps7_init' command is executed.
14:08:57 INFO  : 'ps7_post_config' command is executed.
14:08:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:08:57 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:08:58 INFO  : Memory regions updated for context APU
14:09:16 INFO  : Disconnected from the channel tcfchan#7.
14:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:16 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:09:17 INFO  : System reset is completed.
14:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:09:24 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:09:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:09:24 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:09:25 INFO  : 'ps7_init' command is executed.
14:09:25 INFO  : 'ps7_post_config' command is executed.
14:09:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:09:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:09:26 INFO  : Memory regions updated for context APU
14:23:16 INFO  : Disconnected from the channel tcfchan#8.
14:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:16 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:23:16 INFO  : System reset is completed.
14:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:23:23 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:23:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:23:24 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:23:24 INFO  : 'ps7_init' command is executed.
14:23:24 INFO  : 'ps7_post_config' command is executed.
14:23:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:23:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:23:25 INFO  : Memory regions updated for context APU
15:15:46 INFO  : Disconnected from the channel tcfchan#9.
15:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:47 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:15:47 INFO  : System reset is completed.
15:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:15:54 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:15:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:15:54 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:15:55 INFO  : 'ps7_init' command is executed.
15:15:55 INFO  : 'ps7_post_config' command is executed.
15:15:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:15:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:15:56 INFO  : Memory regions updated for context APU
15:16:57 INFO  : Disconnected from the channel tcfchan#10.
15:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:16:57 INFO  : System reset is completed.
15:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:17:04 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:17:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:17:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:17:05 INFO  : 'ps7_init' command is executed.
15:17:05 INFO  : 'ps7_post_config' command is executed.
15:17:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:17:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:17:07 INFO  : Memory regions updated for context APU
15:30:28 INFO  : Disconnected from the channel tcfchan#11.
15:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:28 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:30:29 INFO  : System reset is completed.
15:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:30:36 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:30:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:30:36 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:30:37 INFO  : 'ps7_init' command is executed.
15:30:37 INFO  : 'ps7_post_config' command is executed.
15:30:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:30:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:30:38 INFO  : Memory regions updated for context APU
16:03:28 INFO  : Disconnected from the channel tcfchan#12.
16:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:28 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:03:29 INFO  : System reset is completed.
16:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:03:36 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:03:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:03:36 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:03:37 INFO  : 'ps7_init' command is executed.
16:03:37 INFO  : 'ps7_post_config' command is executed.
16:03:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:03:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:03:38 INFO  : Memory regions updated for context APU
16:04:19 INFO  : Disconnected from the channel tcfchan#13.
16:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:04:20 INFO  : System reset is completed.
16:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:04:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:04:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:04:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:04:27 INFO  : 'ps7_init' command is executed.
16:04:28 INFO  : 'ps7_post_config' command is executed.
16:04:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:04:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:04:29 INFO  : Memory regions updated for context APU
16:08:54 INFO  : Disconnected from the channel tcfchan#14.
16:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:54 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:08:55 INFO  : System reset is completed.
16:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:09:02 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:09:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:09:02 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:09:03 INFO  : 'ps7_init' command is executed.
16:09:03 INFO  : 'ps7_post_config' command is executed.
16:09:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:09:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:09:04 INFO  : Memory regions updated for context APU
16:10:36 INFO  : Disconnected from the channel tcfchan#15.
16:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:36 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:10:37 INFO  : System reset is completed.
16:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:10:44 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:10:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:10:44 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:10:45 INFO  : 'ps7_init' command is executed.
16:10:45 INFO  : 'ps7_post_config' command is executed.
16:10:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:10:45 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:46 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:10:46 INFO  : Memory regions updated for context APU
16:16:25 INFO  : Disconnected from the channel tcfchan#16.
16:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:16:26 INFO  : System reset is completed.
16:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:16:33 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:16:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:16:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:16:34 INFO  : 'ps7_init' command is executed.
16:16:34 INFO  : 'ps7_post_config' command is executed.
16:16:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:16:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:16:35 INFO  : Memory regions updated for context APU
16:26:24 INFO  : Disconnected from the channel tcfchan#17.
16:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:24 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:25 INFO  : System reset is completed.
16:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:26:32 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:26:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:32 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:26:33 INFO  : 'ps7_init' command is executed.
16:26:33 INFO  : 'ps7_post_config' command is executed.
16:26:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:26:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:26:34 INFO  : Memory regions updated for context APU
16:57:28 INFO  : Disconnected from the channel tcfchan#18.
16:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:28 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:57:29 INFO  : System reset is completed.
16:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:57:35 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:57:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:57:36 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:57:36 INFO  : 'ps7_init' command is executed.
16:57:36 INFO  : 'ps7_post_config' command is executed.
16:57:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:57:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:57:38 INFO  : Memory regions updated for context APU
16:59:57 INFO  : Disconnected from the channel tcfchan#19.
16:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:58 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:59:58 INFO  : System reset is completed.
17:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:00:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:00:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:00:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:00:06 INFO  : 'ps7_init' command is executed.
17:00:06 INFO  : 'ps7_post_config' command is executed.
17:00:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:00:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:00:07 INFO  : Memory regions updated for context APU
17:02:37 INFO  : Disconnected from the channel tcfchan#20.
17:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:38 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:38 INFO  : System reset is completed.
17:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:02:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:02:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:46 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:02:46 INFO  : 'ps7_init' command is executed.
17:02:46 INFO  : 'ps7_post_config' command is executed.
17:02:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:02:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:02:47 INFO  : Memory regions updated for context APU
17:10:31 INFO  : Disconnected from the channel tcfchan#21.
17:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:32 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:10:32 INFO  : System reset is completed.
17:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:10:39 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:10:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:10:40 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:10:40 INFO  : 'ps7_init' command is executed.
17:10:40 INFO  : 'ps7_post_config' command is executed.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:10:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:10:42 INFO  : Memory regions updated for context APU
17:12:13 INFO  : Disconnected from the channel tcfchan#22.
17:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:12:14 INFO  : System reset is completed.
17:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:12:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:12:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:12:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:12:22 INFO  : 'ps7_init' command is executed.
17:12:22 INFO  : 'ps7_post_config' command is executed.
17:12:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:12:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:12:23 INFO  : Memory regions updated for context APU
17:13:31 INFO  : Disconnected from the channel tcfchan#23.
17:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:31 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:13:32 INFO  : System reset is completed.
17:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:13:38 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:13:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:13:39 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:13:39 INFO  : 'ps7_init' command is executed.
17:13:40 INFO  : 'ps7_post_config' command is executed.
17:13:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:13:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:13:41 INFO  : Memory regions updated for context APU
17:14:48 INFO  : Disconnected from the channel tcfchan#24.
17:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:14:49 INFO  : System reset is completed.
17:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:14:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:14:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:14:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:14:57 INFO  : 'ps7_init' command is executed.
17:14:57 INFO  : 'ps7_post_config' command is executed.
17:14:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:14:58 INFO  : Memory regions updated for context APU
17:16:13 INFO  : Disconnected from the channel tcfchan#25.
17:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:13 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:16:14 INFO  : System reset is completed.
17:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:16:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:16:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:16:21 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:16:21 INFO  : 'ps7_init' command is executed.
17:16:22 INFO  : 'ps7_post_config' command is executed.
17:16:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:16:22 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:16:23 INFO  : Memory regions updated for context APU
17:18:31 INFO  : Disconnected from the channel tcfchan#26.
17:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:31 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:18:32 INFO  : System reset is completed.
17:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:18:38 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:18:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:18:39 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:18:40 INFO  : 'ps7_init' command is executed.
17:18:40 INFO  : 'ps7_post_config' command is executed.
17:18:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:18:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:18:41 INFO  : Memory regions updated for context APU
17:20:14 INFO  : Disconnected from the channel tcfchan#27.
17:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:20:15 INFO  : System reset is completed.
17:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:20:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:20:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:20:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:20:22 INFO  : 'ps7_init' command is executed.
17:20:23 INFO  : 'ps7_post_config' command is executed.
17:20:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:20:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:20:24 INFO  : Memory regions updated for context APU
17:22:06 INFO  : Disconnected from the channel tcfchan#28.
17:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:22:07 INFO  : System reset is completed.
17:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:22:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:22:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:22:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:22:14 INFO  : 'ps7_init' command is executed.
17:22:15 INFO  : 'ps7_post_config' command is executed.
17:22:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:22:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:22:16 INFO  : Memory regions updated for context APU
17:28:17 INFO  : Disconnected from the channel tcfchan#29.
17:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:28:18 INFO  : System reset is completed.
17:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:28:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:28:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:28:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:28:25 INFO  : 'ps7_init' command is executed.
17:28:25 INFO  : 'ps7_post_config' command is executed.
17:28:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:28:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:28:27 INFO  : Memory regions updated for context APU
17:30:39 INFO  : Disconnected from the channel tcfchan#30.
17:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:40 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:40 INFO  : System reset is completed.
17:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:30:47 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:30:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:47 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:30:48 INFO  : 'ps7_init' command is executed.
17:30:48 INFO  : 'ps7_post_config' command is executed.
17:30:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:30:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:30:49 INFO  : Memory regions updated for context APU
17:36:54 INFO  : Disconnected from the channel tcfchan#31.
17:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:55 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:36:55 INFO  : System reset is completed.
17:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:37:02 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:37:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:37:02 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:37:03 INFO  : 'ps7_init' command is executed.
17:37:03 INFO  : 'ps7_post_config' command is executed.
17:37:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:37:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:37:04 INFO  : Memory regions updated for context APU
17:38:06 INFO  : Disconnected from the channel tcfchan#32.
17:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:07 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:38:07 INFO  : System reset is completed.
17:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:38:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:38:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:38:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:38:15 INFO  : 'ps7_init' command is executed.
17:38:15 INFO  : 'ps7_post_config' command is executed.
17:38:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:38:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:38:16 INFO  : Memory regions updated for context APU
17:39:21 INFO  : Disconnected from the channel tcfchan#33.
17:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:22 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:39:22 INFO  : System reset is completed.
17:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:39:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:39:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:39:30 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:39:30 INFO  : 'ps7_init' command is executed.
17:39:30 INFO  : 'ps7_post_config' command is executed.
17:39:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:39:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:39:31 INFO  : Memory regions updated for context APU
17:42:48 INFO  : Disconnected from the channel tcfchan#34.
17:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:42:49 INFO  : System reset is completed.
17:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:42:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:42:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:42:57 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:42:57 INFO  : 'ps7_init' command is executed.
17:42:57 INFO  : 'ps7_post_config' command is executed.
17:42:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:42:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:42:59 INFO  : Memory regions updated for context APU
17:44:59 INFO  : Disconnected from the channel tcfchan#35.
17:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:59 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:45:00 INFO  : System reset is completed.
17:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:45:06 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:45:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:45:07 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:45:07 INFO  : 'ps7_init' command is executed.
17:45:07 INFO  : 'ps7_post_config' command is executed.
17:45:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:45:08 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:45:09 INFO  : Memory regions updated for context APU
17:47:26 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 5534 xsdb eval "disconnect tcfchan#36"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
09:15:27 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:15:32 INFO  : XSDB server has started successfully.
09:15:33 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:35:52 INFO  : System reset is completed.
09:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:35:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:35:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:36:00 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:36:00 INFO  : 'ps7_init' command is executed.
09:36:00 INFO  : 'ps7_post_config' command is executed.
09:36:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:36:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:02 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:36:02 INFO  : Memory regions updated for context APU
13:26:49 INFO  : Disconnected from the channel tcfchan#1.
13:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:50 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:26:50 INFO  : System reset is completed.
13:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:26:57 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:26:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:26:58 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:26:58 INFO  : 'ps7_init' command is executed.
13:26:58 INFO  : 'ps7_post_config' command is executed.
13:26:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:26:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:27:00 INFO  : Memory regions updated for context APU
14:06:17 INFO  : Disconnected from the channel tcfchan#2.
14:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:06:18 INFO  : System reset is completed.
14:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:06:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:06:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:06:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:06:26 INFO  : 'ps7_init' command is executed.
14:06:26 INFO  : 'ps7_post_config' command is executed.
14:06:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:06:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:06:27 INFO  : Memory regions updated for context APU
14:39:23 INFO  : Disconnected from the channel tcfchan#3.
14:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:39:23 INFO  : System reset is completed.
14:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:39:30 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:39:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:39:31 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:39:32 INFO  : 'ps7_init' command is executed.
14:39:32 INFO  : 'ps7_post_config' command is executed.
14:39:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:39:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:39:33 INFO  : Memory regions updated for context APU
18:14:19 INFO  : Disconnected from the channel tcfchan#4.
15:01:46 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:01:49 INFO  : XSDB server has started successfully.
15:01:54 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
16:58:45 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:58:48 INFO  : XSDB server has started successfully.
16:58:51 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:39 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:05:39 INFO  : System reset is completed.
17:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1' command is executed.
17:05:46 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:06:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:06:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:06:27 INFO  : 'ps7_init' command is executed.
17:06:27 INFO  : 'ps7_post_config' command is executed.
17:06:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:06:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:06:28 INFO  : Memory regions updated for context APU
17:08:10 INFO  : Disconnected from the channel tcfchan#1.
17:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:11 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:08:11 INFO  : System reset is completed.
17:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1' command is executed.
17:08:18 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:08:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:08:19 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:08:20 INFO  : 'ps7_init' command is executed.
17:08:20 INFO  : 'ps7_post_config' command is executed.
17:08:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:08:21 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:22 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:08:22 INFO  : Memory regions updated for context APU
17:12:17 INFO  : Disconnected from the channel tcfchan#2.
17:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:12:18 INFO  : System reset is completed.
17:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1' command is executed.
17:12:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:12:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:12:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:12:28 INFO  : 'ps7_init' command is executed.
17:12:28 INFO  : 'ps7_post_config' command is executed.
17:12:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:12:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:12:30 INFO  : Memory regions updated for context APU
17:14:02 INFO  : Disconnected from the channel tcfchan#3.
17:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:14:03 INFO  : System reset is completed.
17:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1' command is executed.
17:14:10 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:14:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:14:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:14:12 INFO  : 'ps7_init' command is executed.
17:14:12 INFO  : 'ps7_post_config' command is executed.
17:14:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:14:14 INFO  : Memory regions updated for context APU
17:16:06 INFO  : Disconnected from the channel tcfchan#4.
17:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:16:06 INFO  : System reset is completed.
17:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1' command is executed.
17:16:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:16:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:16:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:16:16 INFO  : 'ps7_init' command is executed.
17:16:16 INFO  : 'ps7_post_config' command is executed.
17:16:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:16:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:18 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:16:18 INFO  : Memory regions updated for context APU
17:17:47 INFO  : Disconnected from the channel tcfchan#5.
17:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:48 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:17:48 INFO  : System reset is completed.
17:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1' command is executed.
17:17:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:17:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0' command is executed.
17:17:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:17:58 INFO  : 'ps7_init' command is executed.
17:17:58 INFO  : 'ps7_post_config' command is executed.
17:17:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:17:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855818" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855818"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:18:00 INFO  : Memory regions updated for context APU
13:33:34 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:33:37 INFO  : XSDB server has started successfully.
13:33:40 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:04:40 INFO  : Refreshed build settings on project project_pd
15:05:18 INFO  : Refreshed build settings on project app_cpu1
15:05:49 INFO  : Refreshed build settings on project project_pd
15:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:53 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:06:54 INFO  : System reset is completed.
15:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:07:01 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:07:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:07:01 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:07:02 INFO  : 'ps7_init' command is executed.
15:07:02 INFO  : 'ps7_post_config' command is executed.
15:07:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:07:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:07:04 INFO  : Memory regions updated for context APU
15:08:43 INFO  : Disconnected from the channel tcfchan#1.
15:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:44 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:08:44 INFO  : System reset is completed.
15:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:08:51 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:08:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:08:52 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:08:52 INFO  : 'ps7_init' command is executed.
15:08:52 INFO  : 'ps7_post_config' command is executed.
15:08:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:08:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:54 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:08:54 INFO  : Memory regions updated for context APU
09:22:19 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:22:23 INFO  : XSDB server has started successfully.
09:22:29 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:24:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:24:50 INFO  : System reset is completed.
09:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:24:57 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:24:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:24:57 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:24:58 INFO  : 'ps7_init' command is executed.
09:24:58 INFO  : 'ps7_post_config' command is executed.
09:24:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:24:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:25:00 INFO  : Memory regions updated for context APU
17:00:53 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:00:55 INFO  : XSDB server has started successfully.
17:00:56 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:08:46 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:08:53 INFO  : XSDB server has started successfully.
17:08:54 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:17:29 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:17:33 INFO  : XSDB server has started successfully.
09:17:35 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:23:09 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:23:11 INFO  : XSDB server has started successfully.
17:23:12 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:38:21 INFO  : System reset is completed.
17:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:38:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:38:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:38:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:38:29 INFO  : 'ps7_init' command is executed.
17:38:29 INFO  : 'ps7_post_config' command is executed.
17:38:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:38:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:38:30 INFO  : Memory regions updated for context APU
13:24:55 INFO  : Refreshed build settings on project app_cpu1
13:25:37 INFO  : Refreshed build settings on project project_pd
13:33:59 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
13:33:59 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
13:34:02 INFO  : Bootgen command execution is done.
14:19:27 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:19:29 INFO  : XSDB server has started successfully.
14:19:30 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:24:50 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:24:58 INFO  : XSDB server has started successfully.
14:25:00 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:24 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:29:25 INFO  : System reset is completed.
14:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:29:32 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:29:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:29:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:29:33 INFO  : 'ps7_init' command is executed.
14:29:33 INFO  : 'ps7_post_config' command is executed.
14:29:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:29:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:29:35 INFO  : Memory regions updated for context APU
14:35:20 INFO  : Disconnected from the channel tcfchan#1.
14:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:21 INFO  : System reset is completed.
14:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:35:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:35:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:35:29 INFO  : 'ps7_init' command is executed.
14:35:29 INFO  : 'ps7_post_config' command is executed.
14:35:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:35:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:35:30 INFO  : Memory regions updated for context APU
15:00:54 INFO  : Disconnected from the channel tcfchan#2.
15:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:54 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:55 INFO  : System reset is completed.
15:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:01:02 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:01:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:01:02 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:01:03 INFO  : 'ps7_init' command is executed.
15:01:03 INFO  : 'ps7_post_config' command is executed.
15:01:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:01:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:01:04 INFO  : Memory regions updated for context APU
15:02:21 INFO  : Disconnected from the channel tcfchan#3.
15:02:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:22 INFO  : System reset is completed.
15:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:02:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:02:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:02:29 INFO  : 'ps7_init' command is executed.
15:02:29 INFO  : 'ps7_post_config' command is executed.
15:02:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:02:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:02:31 INFO  : Memory regions updated for context APU
15:12:04 INFO  : Disconnected from the channel tcfchan#4.
15:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:12:05 INFO  : System reset is completed.
15:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:12:12 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:12:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:12:12 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:12:13 INFO  : 'ps7_init' command is executed.
15:12:13 INFO  : 'ps7_post_config' command is executed.
15:12:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:12:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:12:14 INFO  : Memory regions updated for context APU
15:15:17 INFO  : Disconnected from the channel tcfchan#5.
15:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:15:18 INFO  : System reset is completed.
15:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:15:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:15:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:15:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:15:26 INFO  : 'ps7_init' command is executed.
15:15:26 INFO  : 'ps7_post_config' command is executed.
15:15:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:15:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:15:27 INFO  : Memory regions updated for context APU
15:18:17 INFO  : Disconnected from the channel tcfchan#6.
15:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:18:18 INFO  : System reset is completed.
15:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:18:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:18:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:18:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:18:26 INFO  : 'ps7_init' command is executed.
15:18:26 INFO  : 'ps7_post_config' command is executed.
15:18:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:18:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:18:27 INFO  : Memory regions updated for context APU
15:23:03 INFO  : Disconnected from the channel tcfchan#7.
15:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:03 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:23:04 INFO  : System reset is completed.
15:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:23:11 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:23:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:23:11 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:23:11 INFO  : 'ps7_init' command is executed.
15:23:11 INFO  : 'ps7_post_config' command is executed.
15:23:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:23:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:23:13 INFO  : Memory regions updated for context APU
15:24:37 INFO  : Disconnected from the channel tcfchan#8.
15:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:37 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:24:38 INFO  : System reset is completed.
15:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:24:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:24:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:24:45 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:24:46 INFO  : 'ps7_init' command is executed.
15:24:46 INFO  : 'ps7_post_config' command is executed.
15:24:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:24:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:24:47 INFO  : Memory regions updated for context APU
16:19:46 INFO  : Disconnected from the channel tcfchan#9.
16:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:47 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:19:47 INFO  : System reset is completed.
16:19:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:19:54 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:19:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:19:54 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:19:55 INFO  : 'ps7_init' command is executed.
16:19:55 INFO  : 'ps7_post_config' command is executed.
16:19:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:19:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:19:56 INFO  : Memory regions updated for context APU
16:26:10 INFO  : Disconnected from the channel tcfchan#10.
16:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:11 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:11 INFO  : System reset is completed.
16:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:26:18 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:26:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:26:19 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:26:19 INFO  : 'ps7_init' command is executed.
16:26:19 INFO  : 'ps7_post_config' command is executed.
16:26:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:26:20 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:21 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:26:21 INFO  : Memory regions updated for context APU
17:42:51 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 3135 xsdb eval "disconnect tcfchan#11"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
09:19:35 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:19:41 INFO  : XSDB server has started successfully.
09:19:42 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:06:38 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:06:40 INFO  : XSDB server has started successfully.
10:06:41 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:15:40 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:15:42 INFO  : XSDB server has started successfully.
10:15:42 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
11:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:45 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:48:46 INFO  : System reset is completed.
11:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:48:53 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:48:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:48:54 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:48:55 INFO  : 'ps7_init' command is executed.
11:48:55 INFO  : 'ps7_post_config' command is executed.
11:48:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:48:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:57 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:48:58 INFO  : Memory regions updated for context APU
11:49:40 INFO  : Disconnected from the channel tcfchan#1.
11:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:41 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:49:41 INFO  : System reset is completed.
11:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:49:48 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:49:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:49:49 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:49:50 INFO  : 'ps7_init' command is executed.
11:49:50 INFO  : 'ps7_post_config' command is executed.
11:49:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:49:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:49:52 INFO  : Memory regions updated for context APU
13:08:21 INFO  : Disconnected from the channel tcfchan#2.
13:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:08:22 INFO  : System reset is completed.
13:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:08:29 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:08:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:08:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:08:31 INFO  : 'ps7_init' command is executed.
13:08:31 INFO  : 'ps7_post_config' command is executed.
13:08:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:08:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:08:33 INFO  : Memory regions updated for context APU
13:09:00 INFO  : Disconnected from the channel tcfchan#3.
13:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:00 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:09:00 INFO  : System reset is completed.
13:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:09:08 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:09:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:09:08 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:09:10 INFO  : 'ps7_init' command is executed.
13:09:10 INFO  : 'ps7_post_config' command is executed.
13:09:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:09:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:09:12 INFO  : Memory regions updated for context APU
13:12:57 INFO  : Disconnected from the channel tcfchan#4.
13:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:12:58 INFO  : System reset is completed.
13:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:13:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:13:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:13:08 INFO  : 'ps7_init' command is executed.
13:13:08 INFO  : 'ps7_post_config' command is executed.
13:13:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:13:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:10 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:13:10 INFO  : Memory regions updated for context APU
13:24:19 INFO  : Disconnected from the channel tcfchan#5.
13:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:24:20 INFO  : System reset is completed.
13:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:24:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:24:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:24:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:24:30 INFO  : 'ps7_init' command is executed.
13:24:30 INFO  : 'ps7_post_config' command is executed.
13:24:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:24:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:24:31 INFO  : Memory regions updated for context APU
13:27:20 INFO  : Disconnected from the channel tcfchan#6.
13:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:27:21 INFO  : System reset is completed.
13:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:27:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:27:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:27:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:27:30 INFO  : 'ps7_init' command is executed.
13:27:30 INFO  : 'ps7_post_config' command is executed.
13:27:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:27:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:27:32 INFO  : Memory regions updated for context APU
13:47:59 INFO  : Disconnected from the channel tcfchan#7.
13:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:12 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
13:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:54:16 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
13:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:54:35 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
13:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:54:49 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:54:51 INFO  : XSDB server has started successfully.
13:54:52 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:55:58 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
13:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:55:58 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
13:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:58:12 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:58:22 INFO  : XSDB server has started successfully.
13:58:23 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:55 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:08:56 INFO  : System reset is completed.
14:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:09:03 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:09:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:09:03 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:09:04 INFO  : 'ps7_init' command is executed.
14:09:04 INFO  : 'ps7_post_config' command is executed.
14:09:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:09:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:09:06 INFO  : Memory regions updated for context APU
14:35:14 INFO  : Disconnected from the channel tcfchan#1.
14:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:15 INFO  : System reset is completed.
14:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:35:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:35:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:35:22 INFO  : 'ps7_init' command is executed.
14:35:22 INFO  : 'ps7_post_config' command is executed.
14:35:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:35:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:35:24 INFO  : Memory regions updated for context APU
14:57:21 INFO  : Disconnected from the channel tcfchan#2.
14:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:21 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:57:21 INFO  : System reset is completed.
14:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:57:28 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:57:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:57:29 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:57:29 INFO  : 'ps7_init' command is executed.
14:57:29 INFO  : 'ps7_post_config' command is executed.
14:57:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:31 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:57:31 INFO  : Memory regions updated for context APU
14:58:17 INFO  : Disconnected from the channel tcfchan#3.
14:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:58:18 INFO  : System reset is completed.
14:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:58:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:58:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:58:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:58:26 INFO  : 'ps7_init' command is executed.
14:58:26 INFO  : 'ps7_post_config' command is executed.
14:58:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:58:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:58:28 INFO  : Memory regions updated for context APU
15:09:25 INFO  : Disconnected from the channel tcfchan#4.
15:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:09:26 INFO  : System reset is completed.
15:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:09:33 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:09:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:09:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:09:34 INFO  : 'ps7_init' command is executed.
15:09:34 INFO  : 'ps7_post_config' command is executed.
15:09:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:09:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:09:36 INFO  : Memory regions updated for context APU
17:43:25 INFO  : Disconnected from the channel tcfchan#5.
17:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:43:26 INFO  : System reset is completed.
17:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:43:33 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:43:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:43:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:43:34 INFO  : 'ps7_init' command is executed.
17:43:34 INFO  : 'ps7_post_config' command is executed.
17:43:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:43:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:43:35 INFO  : Memory regions updated for context APU
09:37:07 INFO  : Disconnected from the channel tcfchan#6.
09:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:07 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:37:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:37:08 INFO  : System reset is completed.
09:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:37:15 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:37:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:37:15 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:37:16 INFO  : 'ps7_init' command is executed.
09:37:16 INFO  : 'ps7_post_config' command is executed.
09:37:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:37:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:37:17 INFO  : Memory regions updated for context APU
10:29:03 INFO  : Disconnected from the channel tcfchan#7.
10:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:29:04 INFO  : System reset is completed.
10:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:29:11 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:29:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:29:11 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:29:12 INFO  : 'ps7_init' command is executed.
10:29:12 INFO  : 'ps7_post_config' command is executed.
10:29:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:29:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:29:13 INFO  : Memory regions updated for context APU
14:04:17 INFO  : Disconnected from the channel tcfchan#8.
14:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:18 INFO  : System reset is completed.
14:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:04:24 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:04:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:04:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:04:25 INFO  : 'ps7_init' command is executed.
14:04:26 INFO  : 'ps7_post_config' command is executed.
14:04:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:04:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:04:27 INFO  : Memory regions updated for context APU
14:06:48 INFO  : Disconnected from the channel tcfchan#9.
14:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:48 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:06:49 INFO  : System reset is completed.
14:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:06:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:06:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:06:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:06:57 INFO  : 'ps7_init' command is executed.
14:06:57 INFO  : 'ps7_post_config' command is executed.
14:06:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:06:57 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:06:58 INFO  : Memory regions updated for context APU
14:10:10 INFO  : Disconnected from the channel tcfchan#10.
14:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:10 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:10:11 INFO  : System reset is completed.
14:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:10:18 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:10:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:10:18 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:10:19 INFO  : 'ps7_init' command is executed.
14:10:19 INFO  : 'ps7_post_config' command is executed.
14:10:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:10:19 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:20 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:10:20 INFO  : Memory regions updated for context APU
14:15:38 INFO  : Disconnected from the channel tcfchan#11.
14:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:38 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:15:39 INFO  : System reset is completed.
14:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:15:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:15:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:15:46 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:15:46 INFO  : 'ps7_init' command is executed.
14:15:46 INFO  : 'ps7_post_config' command is executed.
14:15:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:15:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:15:48 INFO  : Memory regions updated for context APU
14:17:17 INFO  : Disconnected from the channel tcfchan#12.
14:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:18 INFO  : System reset is completed.
14:17:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:17:24 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:17:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:17:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:17:26 INFO  : 'ps7_init' command is executed.
14:17:26 INFO  : 'ps7_post_config' command is executed.
14:17:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:17:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:17:27 INFO  : Memory regions updated for context APU
14:18:09 INFO  : Disconnected from the channel tcfchan#13.
14:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:10 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:18:10 INFO  : System reset is completed.
14:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:18:17 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:18:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:18:18 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:18:18 INFO  : 'ps7_init' command is executed.
14:18:18 INFO  : 'ps7_post_config' command is executed.
14:18:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:18:19 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:19 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:18:19 INFO  : Memory regions updated for context APU
14:19:14 INFO  : Disconnected from the channel tcfchan#14.
14:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:19:15 INFO  : System reset is completed.
14:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:19:22 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:19:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:19:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:19:22 INFO  : 'ps7_init' command is executed.
14:19:22 INFO  : 'ps7_post_config' command is executed.
14:19:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:19:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:19:24 INFO  : Memory regions updated for context APU
14:20:20 INFO  : Disconnected from the channel tcfchan#15.
14:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:20:20 INFO  : System reset is completed.
14:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:20:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:20:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:20:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:20:28 INFO  : 'ps7_init' command is executed.
14:20:28 INFO  : 'ps7_post_config' command is executed.
14:20:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:20:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:20:30 INFO  : Memory regions updated for context APU
14:22:42 INFO  : Disconnected from the channel tcfchan#16.
14:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:42 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:22:42 INFO  : System reset is completed.
14:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:22:49 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:22:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:22:50 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:22:50 INFO  : 'ps7_init' command is executed.
14:22:50 INFO  : 'ps7_post_config' command is executed.
14:22:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:22:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:22:52 INFO  : Memory regions updated for context APU
14:24:11 INFO  : Disconnected from the channel tcfchan#17.
14:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:12 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:24:12 INFO  : System reset is completed.
14:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:24:19 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:24:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:24:19 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:24:20 INFO  : 'ps7_init' command is executed.
14:24:20 INFO  : 'ps7_post_config' command is executed.
14:24:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:24:21 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:21 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:24:21 INFO  : Memory regions updated for context APU
14:25:02 INFO  : Disconnected from the channel tcfchan#18.
14:25:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:03 INFO  : System reset is completed.
14:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:25:10 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:25:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:25:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:25:11 INFO  : 'ps7_init' command is executed.
14:25:11 INFO  : 'ps7_post_config' command is executed.
14:25:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:25:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:25:12 INFO  : Memory regions updated for context APU
14:26:28 INFO  : Disconnected from the channel tcfchan#19.
14:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:28 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:26:28 INFO  : System reset is completed.
14:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:26:35 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:26:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:26:36 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:26:36 INFO  : 'ps7_init' command is executed.
14:26:36 INFO  : 'ps7_post_config' command is executed.
14:26:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:26:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:26:38 INFO  : Memory regions updated for context APU
14:33:39 INFO  : Disconnected from the channel tcfchan#20.
14:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:39 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:33:40 INFO  : System reset is completed.
14:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:33:47 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:33:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:33:47 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:33:48 INFO  : 'ps7_init' command is executed.
14:33:48 INFO  : 'ps7_post_config' command is executed.
14:33:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:33:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:33:49 INFO  : Memory regions updated for context APU
14:34:27 INFO  : Disconnected from the channel tcfchan#21.
14:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:27 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:34:27 INFO  : System reset is completed.
14:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:34:34 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:34:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:34:35 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:34:36 INFO  : 'ps7_init' command is executed.
14:34:36 INFO  : 'ps7_post_config' command is executed.
14:34:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:34:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:34:37 INFO  : Memory regions updated for context APU
14:35:06 INFO  : Disconnected from the channel tcfchan#22.
14:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:07 INFO  : System reset is completed.
14:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:35:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:35:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:35:15 INFO  : 'ps7_init' command is executed.
14:35:15 INFO  : 'ps7_post_config' command is executed.
14:35:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:35:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:35:16 INFO  : Memory regions updated for context APU
14:36:07 INFO  : Disconnected from the channel tcfchan#23.
14:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:08 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:36:08 INFO  : System reset is completed.
14:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:36:15 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:36:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:36:15 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:36:16 INFO  : 'ps7_init' command is executed.
14:36:16 INFO  : 'ps7_post_config' command is executed.
14:36:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:36:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:36:17 INFO  : Memory regions updated for context APU
15:11:24 INFO  : Disconnected from the channel tcfchan#24.
15:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:24 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:11:25 INFO  : System reset is completed.
15:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:11:32 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:11:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:11:32 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:11:33 INFO  : 'ps7_init' command is executed.
15:11:33 INFO  : 'ps7_post_config' command is executed.
15:11:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:11:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:11:35 INFO  : Memory regions updated for context APU
15:21:09 INFO  : Disconnected from the channel tcfchan#25.
15:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:10 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:21:10 INFO  : System reset is completed.
15:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:21:17 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:21:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:21:17 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:21:18 INFO  : 'ps7_init' command is executed.
15:21:18 INFO  : 'ps7_post_config' command is executed.
15:21:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:21:19 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:20 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:21:20 INFO  : Memory regions updated for context APU
15:27:37 INFO  : Disconnected from the channel tcfchan#26.
15:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:38 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:27:38 INFO  : System reset is completed.
15:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:27:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:27:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:27:45 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:27:46 INFO  : 'ps7_init' command is executed.
15:27:46 INFO  : 'ps7_post_config' command is executed.
15:27:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:27:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:27:48 INFO  : Memory regions updated for context APU
15:28:32 INFO  : Disconnected from the channel tcfchan#27.
15:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:32 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:28:32 INFO  : System reset is completed.
15:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:28:39 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:28:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:28:40 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:28:40 INFO  : 'ps7_init' command is executed.
15:28:41 INFO  : 'ps7_post_config' command is executed.
15:28:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:28:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:42 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:28:42 INFO  : Memory regions updated for context APU
15:34:34 INFO  : Disconnected from the channel tcfchan#28.
15:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:34 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:34:35 INFO  : System reset is completed.
15:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:34:42 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:34:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:34:42 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:34:43 INFO  : 'ps7_init' command is executed.
15:34:43 INFO  : 'ps7_post_config' command is executed.
15:34:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:34:43 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:44 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:34:44 INFO  : Memory regions updated for context APU
15:35:17 INFO  : Disconnected from the channel tcfchan#29.
15:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:35:18 INFO  : System reset is completed.
15:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:35:24 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:35:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:35:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:35:26 INFO  : 'ps7_init' command is executed.
15:35:26 INFO  : 'ps7_post_config' command is executed.
15:35:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:35:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:35:27 INFO  : Memory regions updated for context APU
15:35:53 INFO  : Disconnected from the channel tcfchan#30.
15:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:53 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:35:54 INFO  : System reset is completed.
15:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:36:00 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:36:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:36:01 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:36:01 INFO  : 'ps7_init' command is executed.
15:36:02 INFO  : 'ps7_post_config' command is executed.
15:36:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:36:02 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:36:03 INFO  : Memory regions updated for context APU
15:59:50 INFO  : Disconnected from the channel tcfchan#31.
15:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:50 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:59:51 INFO  : System reset is completed.
15:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:59:57 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:59:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:59:58 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:59:58 INFO  : 'ps7_init' command is executed.
15:59:59 INFO  : 'ps7_post_config' command is executed.
15:59:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:59:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:00:00 INFO  : Memory regions updated for context APU
17:26:53 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:26:53 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:26:55 INFO  : Bootgen command execution is done.
17:28:39 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:28:39 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:28:40 INFO  : Bootgen command execution is done.
17:32:06 INFO  : Disconnected from the channel tcfchan#32.
17:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:32:07 INFO  : System reset is completed.
17:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:32:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:32:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:32:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:32:15 INFO  : 'ps7_init' command is executed.
17:32:15 INFO  : 'ps7_post_config' command is executed.
17:32:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:32:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:32:16 INFO  : Memory regions updated for context APU
18:13:06 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:24:06 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:24:12 INFO  : XSDB server has started successfully.
09:24:28 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
11:14:51 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
11:14:51 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
11:14:52 INFO  : Bootgen command execution is done.
13:36:40 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
13:36:40 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
13:36:41 INFO  : Bootgen command execution is done.
14:38:25 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\boot_history\boot_xuk\BOOT.bin -w on
14:38:25 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:38:26 INFO  : Bootgen command execution is done.
17:35:56 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\boot_history\boot_xuk\BOOT.bin -w on
17:35:56 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:35:57 INFO  : Bootgen command execution is done.
17:38:16 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:38:16 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:38:17 INFO  : Bootgen command execution is done.
09:29:31 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:29:35 INFO  : XSDB server has started successfully.
09:29:43 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:56 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

09:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:37 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

09:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:56 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:54:56 INFO  : System reset is completed.
09:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:55:03 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:55:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:55:04 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:55:04 INFO  : 'ps7_init' command is executed.
09:55:04 INFO  : 'ps7_post_config' command is executed.
09:55:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:55:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:55:06 INFO  : Memory regions updated for context APU
10:08:44 INFO  : Disconnected from the channel tcfchan#1.
10:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:44 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:08:45 INFO  : System reset is completed.
10:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:08:52 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:08:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:08:52 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:08:53 INFO  : 'ps7_init' command is executed.
10:08:53 INFO  : 'ps7_post_config' command is executed.
10:08:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:08:54 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:54 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:08:54 INFO  : Memory regions updated for context APU
10:11:47 INFO  : Disconnected from the channel tcfchan#2.
10:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:47 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:11:48 INFO  : System reset is completed.
10:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:11:55 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:11:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:11:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:11:56 INFO  : 'ps7_init' command is executed.
10:11:56 INFO  : 'ps7_post_config' command is executed.
10:11:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:11:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:57 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:11:57 INFO  : Memory regions updated for context APU
10:15:08 INFO  : Disconnected from the channel tcfchan#3.
10:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:08 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:15:09 INFO  : System reset is completed.
10:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:15:16 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:15:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:15:16 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:15:16 INFO  : 'ps7_init' command is executed.
10:15:17 INFO  : 'ps7_post_config' command is executed.
10:15:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:15:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:18 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:15:18 INFO  : Memory regions updated for context APU
10:19:24 INFO  : Disconnected from the channel tcfchan#4.
10:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:25 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:19:25 INFO  : System reset is completed.
10:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:19:32 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:19:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:19:33 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:19:33 INFO  : 'ps7_init' command is executed.
10:19:33 INFO  : 'ps7_post_config' command is executed.
10:19:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:19:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:19:35 INFO  : Memory regions updated for context APU
10:20:59 INFO  : Disconnected from the channel tcfchan#5.
10:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:00 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:21:00 INFO  : System reset is completed.
10:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:21:07 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:21:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:21:07 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:21:08 INFO  : 'ps7_init' command is executed.
10:21:08 INFO  : 'ps7_post_config' command is executed.
10:21:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:21:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:21:09 INFO  : Memory regions updated for context APU
10:23:22 INFO  : Disconnected from the channel tcfchan#6.
10:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:23:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:23:23 INFO  : System reset is completed.
10:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:23:30 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:23:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:23:31 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:23:31 INFO  : 'ps7_init' command is executed.
10:23:31 INFO  : 'ps7_post_config' command is executed.
10:23:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:23:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:23:33 INFO  : Memory regions updated for context APU
10:26:51 INFO  : Disconnected from the channel tcfchan#7.
10:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:26:52 INFO  : System reset is completed.
10:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:26:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:26:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:26:59 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:27:00 INFO  : 'ps7_init' command is executed.
10:27:00 INFO  : 'ps7_post_config' command is executed.
10:27:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:27:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:27:01 INFO  : Memory regions updated for context APU
10:32:14 INFO  : Disconnected from the channel tcfchan#8.
10:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:32:15 INFO  : System reset is completed.
10:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:32:22 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:32:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:32:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:32:23 INFO  : 'ps7_init' command is executed.
10:32:23 INFO  : 'ps7_post_config' command is executed.
10:32:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:32:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:32:24 INFO  : Memory regions updated for context APU
10:37:33 INFO  : Disconnected from the channel tcfchan#9.
10:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:33 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:37:33 INFO  : System reset is completed.
10:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:37:40 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:37:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:37:41 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:37:41 INFO  : 'ps7_init' command is executed.
10:37:41 INFO  : 'ps7_post_config' command is executed.
10:37:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:37:42 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:43 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:37:43 INFO  : Memory regions updated for context APU
10:46:15 INFO  : Disconnected from the channel tcfchan#10.
10:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:15 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:46:15 INFO  : System reset is completed.
10:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:46:23 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:46:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:46:23 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:46:24 INFO  : 'ps7_init' command is executed.
10:46:24 INFO  : 'ps7_post_config' command is executed.
10:46:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:46:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:46:25 INFO  : Memory regions updated for context APU
10:47:31 INFO  : Disconnected from the channel tcfchan#11.
10:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:31 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:47:32 INFO  : System reset is completed.
10:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:47:39 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:47:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:47:39 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:47:40 INFO  : 'ps7_init' command is executed.
10:47:40 INFO  : 'ps7_post_config' command is executed.
10:47:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:47:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:47:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:47:41 INFO  : Memory regions updated for context APU
11:03:11 INFO  : Disconnected from the channel tcfchan#12.
11:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:11 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:03:11 INFO  : System reset is completed.
11:03:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:03:18 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:03:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:03:19 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:03:19 INFO  : 'ps7_init' command is executed.
11:03:20 INFO  : 'ps7_post_config' command is executed.
11:03:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:03:20 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:21 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:03:21 INFO  : Memory regions updated for context APU
11:12:04 INFO  : Disconnected from the channel tcfchan#13.
11:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:12:05 INFO  : System reset is completed.
11:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:12:12 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:12:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:12:12 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:12:13 INFO  : 'ps7_init' command is executed.
11:12:13 INFO  : 'ps7_post_config' command is executed.
11:12:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:12:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:12:15 INFO  : Memory regions updated for context APU
11:18:12 INFO  : Disconnected from the channel tcfchan#14.
11:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:13 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:18:13 INFO  : System reset is completed.
11:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:18:20 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:18:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:18:21 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:18:21 INFO  : 'ps7_init' command is executed.
11:18:21 INFO  : 'ps7_post_config' command is executed.
11:18:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:18:22 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:22 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:18:22 INFO  : Memory regions updated for context APU
11:19:04 INFO  : Disconnected from the channel tcfchan#15.
11:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:19:05 INFO  : System reset is completed.
11:19:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:19:12 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:19:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:19:12 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:19:13 INFO  : 'ps7_init' command is executed.
11:19:13 INFO  : 'ps7_post_config' command is executed.
11:19:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:19:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:19:14 INFO  : Memory regions updated for context APU
11:29:48 INFO  : Disconnected from the channel tcfchan#16.
11:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:29:49 INFO  : System reset is completed.
11:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:29:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:29:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:29:57 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:29:57 INFO  : 'ps7_init' command is executed.
11:29:57 INFO  : 'ps7_post_config' command is executed.
11:29:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:29:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:29:59 INFO  : Memory regions updated for context APU
13:13:50 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
13:13:50 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
13:13:52 INFO  : Bootgen command execution is done.
14:11:32 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\boot_history\boot_xuk\BOOT.bin -w on
14:11:32 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:11:33 INFO  : Bootgen command execution is done.
15:49:22 INFO  : Disconnected from the channel tcfchan#17.
16:45:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:27 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:50 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:45:50 INFO  : System reset is completed.
16:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:45:57 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:45:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:45:58 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:45:58 INFO  : 'ps7_init' command is executed.
16:45:58 INFO  : 'ps7_post_config' command is executed.
16:45:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:45:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:45:59 INFO  : Memory regions updated for context APU
17:01:59 INFO  : Disconnected from the channel tcfchan#18.
17:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:00 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:00 INFO  : System reset is completed.
17:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:02:07 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:02:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:02:07 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:02:08 INFO  : 'ps7_init' command is executed.
17:02:08 INFO  : 'ps7_post_config' command is executed.
17:02:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:02:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:09 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:02:09 INFO  : Memory regions updated for context APU
17:04:24 INFO  : Disconnected from the channel tcfchan#19.
17:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:24 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:04:25 INFO  : System reset is completed.
17:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:04:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:04:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:04:32 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:04:33 INFO  : 'ps7_init' command is executed.
17:04:33 INFO  : 'ps7_post_config' command is executed.
17:04:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:04:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:04:34 INFO  : Memory regions updated for context APU
17:06:23 INFO  : Disconnected from the channel tcfchan#20.
17:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:24 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:06:24 INFO  : System reset is completed.
17:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:06:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:06:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:06:32 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:06:32 INFO  : 'ps7_init' command is executed.
17:06:32 INFO  : 'ps7_post_config' command is executed.
17:06:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:06:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:06:34 INFO  : Memory regions updated for context APU
17:11:45 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\boot_history\boot_xuk\BOOT.bin -w on
17:11:45 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:11:46 INFO  : Bootgen command execution is done.
17:21:43 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:21:48 INFO  : XSDB server has started successfully.
17:22:03 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
18:29:34 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
18:29:39 INFO  : XSDB server has started successfully.
18:29:46 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:28:30 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:28:34 INFO  : XSDB server has started successfully.
09:28:36 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:32 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:57:32 INFO  : System reset is completed.
09:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:57:39 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:57:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:57:40 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:57:40 INFO  : 'ps7_init' command is executed.
09:57:40 INFO  : 'ps7_post_config' command is executed.
09:57:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:57:41 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:42 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:57:42 INFO  : Memory regions updated for context APU
10:00:41 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:00:44 INFO  : XSDB server has started successfully.
10:00:44 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:01:31 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
10:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:06:11 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:06:17 INFO  : XSDB server has started successfully.
10:06:18 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:06:52 INFO  : System reset is completed.
10:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:06:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:06:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:06:59 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:07:00 INFO  : 'ps7_init' command is executed.
10:07:00 INFO  : 'ps7_post_config' command is executed.
10:07:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:07:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:07:02 INFO  : Memory regions updated for context APU
10:10:19 INFO  : Disconnected from the channel tcfchan#1.
10:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:10:20 INFO  : System reset is completed.
10:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:10:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:10:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:10:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:10:27 INFO  : 'ps7_init' command is executed.
10:10:28 INFO  : 'ps7_post_config' command is executed.
10:10:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:10:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:10:29 INFO  : Memory regions updated for context APU
10:20:02 INFO  : Disconnected from the channel tcfchan#2.
10:20:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:03 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:20:03 INFO  : System reset is completed.
10:20:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:20:10 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:20:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:20:11 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:20:11 INFO  : 'ps7_init' command is executed.
10:20:11 INFO  : 'ps7_post_config' command is executed.
10:20:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:20:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:20:13 INFO  : Memory regions updated for context APU
10:23:57 INFO  : Disconnected from the channel tcfchan#3.
10:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:23:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:23:58 INFO  : System reset is completed.
10:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:24:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:24:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:24:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:24:06 INFO  : 'ps7_init' command is executed.
10:24:06 INFO  : 'ps7_post_config' command is executed.
10:24:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:24:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:24:07 INFO  : Memory regions updated for context APU
11:28:14 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\boot_history\boot_lub\BOOT.bin -w on
11:28:14 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
11:28:15 INFO  : Bootgen command execution is done.
11:30:48 INFO  : Disconnected from the channel tcfchan#4.
11:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:30:49 INFO  : System reset is completed.
11:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:30:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:30:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:30:57 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:30:57 INFO  : 'ps7_init' command is executed.
11:30:57 INFO  : 'ps7_post_config' command is executed.
11:30:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:30:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:30:59 INFO  : Memory regions updated for context APU
16:45:22 INFO  : Disconnected from the channel tcfchan#5.
16:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:36 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:56 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:48:20 INFO  : System reset is completed.
16:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:48:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:48:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:48:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:48:28 INFO  : 'ps7_init' command is executed.
16:48:28 INFO  : 'ps7_post_config' command is executed.
16:48:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:48:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:48:30 INFO  : Memory regions updated for context APU
16:50:48 INFO  : Disconnected from the channel tcfchan#6.
16:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:48 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:50:49 INFO  : System reset is completed.
16:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:50:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:50:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:50:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:50:57 INFO  : 'ps7_init' command is executed.
16:50:57 INFO  : 'ps7_post_config' command is executed.
16:50:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:50:58 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:50:59 INFO  : Memory regions updated for context APU
16:52:18 INFO  : Disconnected from the channel tcfchan#7.
16:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:52:18 INFO  : System reset is completed.
16:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:52:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:52:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:52:26 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:52:26 INFO  : 'ps7_init' command is executed.
16:52:26 INFO  : 'ps7_post_config' command is executed.
16:52:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:52:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:52:28 INFO  : Memory regions updated for context APU
16:53:20 INFO  : Disconnected from the channel tcfchan#8.
16:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:53:20 INFO  : System reset is completed.
16:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:53:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:53:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:53:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:53:28 INFO  : 'ps7_init' command is executed.
16:53:28 INFO  : 'ps7_post_config' command is executed.
16:53:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:53:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:53:30 INFO  : Memory regions updated for context APU
16:54:17 INFO  : Disconnected from the channel tcfchan#9.
16:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:18 INFO  : System reset is completed.
16:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:54:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:54:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:54:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:54:26 INFO  : 'ps7_init' command is executed.
16:54:26 INFO  : 'ps7_post_config' command is executed.
16:54:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:54:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:54:27 INFO  : Memory regions updated for context APU
16:56:26 INFO  : Disconnected from the channel tcfchan#10.
16:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:26 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:56:27 INFO  : System reset is completed.
16:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:56:34 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:56:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:56:34 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:56:35 INFO  : 'ps7_init' command is executed.
16:56:35 INFO  : 'ps7_post_config' command is executed.
16:56:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:56:35 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:56:37 INFO  : Memory regions updated for context APU
16:57:41 INFO  : Disconnected from the channel tcfchan#11.
16:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:41 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:50 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:05 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:37 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:05 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:59:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:29 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:59:30 INFO  : System reset is completed.
16:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:59:37 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:59:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:59:37 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:59:38 INFO  : 'ps7_init' command is executed.
16:59:38 INFO  : 'ps7_post_config' command is executed.
16:59:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:59:38 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:59:39 INFO  : Memory regions updated for context APU
17:01:03 INFO  : Disconnected from the channel tcfchan#12.
17:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:03 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:01:04 INFO  : System reset is completed.
17:01:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:01:11 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:01:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:01:11 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:01:12 INFO  : 'ps7_init' command is executed.
17:01:12 INFO  : 'ps7_post_config' command is executed.
17:01:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:01:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:01:14 INFO  : Memory regions updated for context APU
17:04:56 INFO  : Disconnected from the channel tcfchan#13.
17:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:04:57 INFO  : System reset is completed.
17:05:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:05:04 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:05:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:05:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:05:05 INFO  : 'ps7_init' command is executed.
17:05:05 INFO  : 'ps7_post_config' command is executed.
17:05:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:05:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:05:07 INFO  : Memory regions updated for context APU
17:06:49 INFO  : Disconnected from the channel tcfchan#14.
17:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:06:50 INFO  : System reset is completed.
17:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:06:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:06:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:06:57 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:06:58 INFO  : 'ps7_init' command is executed.
17:06:58 INFO  : 'ps7_post_config' command is executed.
17:06:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:06:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:07:00 INFO  : Memory regions updated for context APU
17:08:57 INFO  : Disconnected from the channel tcfchan#15.
17:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:08:58 INFO  : System reset is completed.
17:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:09:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:09:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:09:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:09:06 INFO  : 'ps7_init' command is executed.
17:09:06 INFO  : 'ps7_post_config' command is executed.
17:09:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:09:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:09:07 INFO  : Memory regions updated for context APU
17:11:24 INFO  : Disconnected from the channel tcfchan#16.
17:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:24 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:11:24 INFO  : System reset is completed.
17:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:11:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:11:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:11:32 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:11:33 INFO  : 'ps7_init' command is executed.
17:11:33 INFO  : 'ps7_post_config' command is executed.
17:11:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:11:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:34 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:11:34 INFO  : Memory regions updated for context APU
17:12:55 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 5514 xsdb eval "disconnect tcfchan#17"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
19:13:30 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
19:13:32 INFO  : XSDB server has started successfully.
19:13:32 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
19:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:05 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:05 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

19:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

09:49:07 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:49:10 INFO  : XSDB server has started successfully.
09:49:10 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
11:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:26 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:04:19 INFO  : System reset is completed.
11:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:04:26 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:04:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:04:27 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:04:27 INFO  : 'ps7_init' command is executed.
11:04:27 INFO  : 'ps7_post_config' command is executed.
11:04:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:04:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:04:29 INFO  : Memory regions updated for context APU
11:07:23 INFO  : Disconnected from the channel tcfchan#1.
11:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:07:24 INFO  : System reset is completed.
11:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:07:31 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:07:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:07:31 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:07:32 INFO  : 'ps7_init' command is executed.
11:07:32 INFO  : 'ps7_post_config' command is executed.
11:07:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:07:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:07:34 INFO  : Memory regions updated for context APU
11:38:51 INFO  : Disconnected from the channel tcfchan#2.
11:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:38:52 INFO  : System reset is completed.
11:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:38:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:38:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:38:59 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:39:00 INFO  : 'ps7_init' command is executed.
11:39:00 INFO  : 'ps7_post_config' command is executed.
11:39:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:39:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:39:01 INFO  : Memory regions updated for context APU
11:47:55 INFO  : Disconnected from the channel tcfchan#3.
11:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:55 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:47:56 INFO  : System reset is completed.
11:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
11:48:03 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
11:48:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
11:48:03 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
11:48:03 INFO  : 'ps7_init' command is executed.
11:48:04 INFO  : 'ps7_post_config' command is executed.
11:48:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
11:48:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
11:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

11:48:05 INFO  : Memory regions updated for context APU
13:06:14 INFO  : Disconnected from the channel tcfchan#4.
13:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:06:15 INFO  : System reset is completed.
13:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:06:22 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:06:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:06:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:06:23 INFO  : 'ps7_init' command is executed.
13:06:23 INFO  : 'ps7_post_config' command is executed.
13:06:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:06:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:06:24 INFO  : Memory regions updated for context APU
13:12:53 INFO  : Disconnected from the channel tcfchan#5.
13:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:54 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:12:54 INFO  : System reset is completed.
13:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:13:01 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:13:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:13:02 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:13:02 INFO  : 'ps7_init' command is executed.
13:13:02 INFO  : 'ps7_post_config' command is executed.
13:13:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:13:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:13:04 INFO  : Memory regions updated for context APU
13:51:42 INFO  : Disconnected from the channel tcfchan#6.
13:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:42 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:51:43 INFO  : System reset is completed.
13:51:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:51:50 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:51:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:51:50 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:51:51 INFO  : 'ps7_init' command is executed.
13:51:51 INFO  : 'ps7_post_config' command is executed.
13:51:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:51:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:51:52 INFO  : Memory regions updated for context APU
15:01:00 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
15:01:00 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
15:01:01 INFO  : Bootgen command execution is done.
16:47:35 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 1603 xsdb eval "disconnect tcfchan#7"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
17:38:51 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:38:54 INFO  : XSDB server has started successfully.
17:38:57 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:23:31 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:23:34 INFO  : XSDB server has started successfully.
13:23:37 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:17:37 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:17:40 INFO  : XSDB server has started successfully.
15:17:44 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
16:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:35 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:45:36 INFO  : System reset is completed.
16:45:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:45:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:45:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:45:45 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:45:46 INFO  : 'ps7_init' command is executed.
16:45:46 INFO  : 'ps7_post_config' command is executed.
16:45:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:45:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:45:48 INFO  : Memory regions updated for context APU
16:58:49 INFO  : Disconnected from the channel tcfchan#1.
16:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:50 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:58:50 INFO  : System reset is completed.
16:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:58:57 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:58:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:58:58 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:58:58 INFO  : 'ps7_init' command is executed.
16:58:58 INFO  : 'ps7_post_config' command is executed.
16:58:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:58:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:59:00 INFO  : Memory regions updated for context APU
17:20:27 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:20:27 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:20:28 INFO  : Bootgen command execution is done.
14:26:39 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:26:41 INFO  : XSDB server has started successfully.
14:26:42 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:19 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:28:20 INFO  : System reset is completed.
14:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:28:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:28:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:28:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:28:28 INFO  : 'ps7_init' command is executed.
14:28:28 INFO  : 'ps7_post_config' command is executed.
14:28:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:28:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:28:30 INFO  : Memory regions updated for context APU
14:29:06 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:29:21 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:29:23 INFO  : XSDB server has started successfully.
14:29:24 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:59:18 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:59:20 INFO  : XSDB server has started successfully.
14:59:21 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:53 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:54 INFO  : System reset is completed.
15:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:01:01 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:01:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:01:01 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:01:01 INFO  : 'ps7_init' command is executed.
15:01:02 INFO  : 'ps7_post_config' command is executed.
15:01:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:01:02 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:01:03 INFO  : Memory regions updated for context APU
15:02:17 INFO  : Disconnected from the channel tcfchan#1.
15:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:18 INFO  : System reset is completed.
15:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:02:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:02:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:02:26 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:02:26 INFO  : 'ps7_init' command is executed.
15:02:26 INFO  : 'ps7_post_config' command is executed.
15:02:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:02:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:02:28 INFO  : Memory regions updated for context APU
15:03:40 INFO  : Disconnected from the channel tcfchan#2.
15:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:41 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:03:41 INFO  : System reset is completed.
15:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:03:48 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:03:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:03:49 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:03:49 INFO  : 'ps7_init' command is executed.
15:03:49 INFO  : 'ps7_post_config' command is executed.
15:03:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:03:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:03:50 INFO  : Memory regions updated for context APU
15:06:06 INFO  : Disconnected from the channel tcfchan#3.
15:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:07 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:06:07 INFO  : System reset is completed.
15:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:06:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:06:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:06:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:06:15 INFO  : 'ps7_init' command is executed.
15:06:15 INFO  : 'ps7_post_config' command is executed.
15:06:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:06:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:06:16 INFO  : Memory regions updated for context APU
15:07:07 INFO  : Disconnected from the channel tcfchan#4.
15:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:07 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:07:07 INFO  : System reset is completed.
15:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:07:14 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:07:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:07:15 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:07:15 INFO  : 'ps7_init' command is executed.
15:07:15 INFO  : 'ps7_post_config' command is executed.
15:07:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:07:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:07:17 INFO  : Memory regions updated for context APU
15:11:02 INFO  : Disconnected from the channel tcfchan#5.
15:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:11:03 INFO  : System reset is completed.
15:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:11:10 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:11:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:11:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:11:11 INFO  : 'ps7_init' command is executed.
15:11:11 INFO  : 'ps7_post_config' command is executed.
15:11:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:11:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:11:12 INFO  : Memory regions updated for context APU
15:12:54 INFO  : Disconnected from the channel tcfchan#6.
15:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:54 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:12:55 INFO  : System reset is completed.
15:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:13:02 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:13:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:13:02 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:13:03 INFO  : 'ps7_init' command is executed.
15:13:03 INFO  : 'ps7_post_config' command is executed.
15:13:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:13:03 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:04 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:13:04 INFO  : Memory regions updated for context APU
15:14:58 INFO  : Disconnected from the channel tcfchan#7.
15:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:59 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:14:59 INFO  : System reset is completed.
15:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:15:06 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:15:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:15:06 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:15:07 INFO  : 'ps7_init' command is executed.
15:15:07 INFO  : 'ps7_post_config' command is executed.
15:15:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:15:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:08 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:15:08 INFO  : Memory regions updated for context APU
15:16:57 INFO  : Disconnected from the channel tcfchan#8.
15:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:57 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:16:57 INFO  : System reset is completed.
15:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:17:04 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:17:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:17:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:17:05 INFO  : 'ps7_init' command is executed.
15:17:05 INFO  : 'ps7_post_config' command is executed.
15:17:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:17:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:17:06 INFO  : Memory regions updated for context APU
15:34:05 INFO  : Disconnected from the channel tcfchan#9.
15:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:05 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:34:06 INFO  : System reset is completed.
15:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:34:13 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:34:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:34:13 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:34:14 INFO  : 'ps7_init' command is executed.
15:34:14 INFO  : 'ps7_post_config' command is executed.
15:34:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:34:14 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:34:15 INFO  : Memory regions updated for context APU
15:38:57 INFO  : Disconnected from the channel tcfchan#10.
15:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:58 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:38:58 INFO  : System reset is completed.
15:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:39:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:39:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:39:06 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:39:06 INFO  : 'ps7_init' command is executed.
15:39:06 INFO  : 'ps7_post_config' command is executed.
15:39:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:39:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:08 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:39:08 INFO  : Memory regions updated for context APU
17:11:29 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
17:11:29 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
17:11:30 INFO  : Bootgen command execution is done.
13:17:30 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:17:42 INFO  : XSDB server has started successfully.
13:17:44 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:06:49 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:06:53 INFO  : XSDB server has started successfully.
17:06:55 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:06:55 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
17:10:07 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:10:09 INFO  : XSDB server has started successfully.
17:10:10 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
17:10:10 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
17:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:16 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:39:16 INFO  : System reset is completed.
17:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:39:23 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:39:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:39:24 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:39:24 INFO  : 'ps7_init' command is executed.
17:39:24 INFO  : 'ps7_post_config' command is executed.
17:39:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:39:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:39:26 INFO  : Memory regions updated for context APU
09:42:54 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:43:01 INFO  : XSDB server has started successfully.
09:43:01 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:43:02 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
09:43:02 INFO  : Checking for hwspec changes in the project design_ps_wrapper_hw_platform_0.
09:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:38 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:43:39 INFO  : System reset is completed.
09:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:40 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:43:40 INFO  : System reset is completed.
09:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:43:46 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:43:50 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:43:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:43:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:43:50 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:43:50 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:43:51 INFO  : 'ps7_init' command is executed.
09:43:51 INFO  : 'ps7_post_config' command is executed.
09:43:51 INFO  : 'ps7_init' command is executed.
09:43:51 INFO  : 'ps7_post_config' command is executed.
09:43:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:43:51 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:43:51 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:43:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:43:52 INFO  : Memory regions updated for context APU
09:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:43:53 INFO  : Memory regions updated for context APU
09:56:04 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:56:23 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:56:26 INFO  : XSDB server has started successfully.
09:56:26 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:56:26 INFO  : Processing command line option -hwspec F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper.hdf.
09:56:27 INFO  : Checking for hwspec changes in the project design_ps_wrapper_hw_platform_0.
09:59:05 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
09:59:05 WARN  : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
10:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:40 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:06:41 INFO  : System reset is completed.
10:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:06:48 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:06:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:06:48 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:06:49 INFO  : 'ps7_init' command is executed.
10:06:49 INFO  : 'ps7_post_config' command is executed.
10:06:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:06:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:06:50 INFO  : Memory regions updated for context APU
10:10:02 INFO  : Disconnected from the channel tcfchan#1.
10:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:03 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:10:03 INFO  : System reset is completed.
10:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:10:10 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:10:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:10:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:10:11 INFO  : 'ps7_init' command is executed.
10:10:11 INFO  : 'ps7_post_config' command is executed.
10:10:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:10:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:10:12 INFO  : Memory regions updated for context APU
10:40:51 INFO  : Disconnected from the channel tcfchan#2.
10:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:40:52 INFO  : System reset is completed.
10:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:40:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:40:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:40:59 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:41:00 INFO  : 'ps7_init' command is executed.
10:41:00 INFO  : 'ps7_post_config' command is executed.
10:41:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:41:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:41:01 INFO  : Memory regions updated for context APU
10:42:07 INFO  : Disconnected from the channel tcfchan#3.
10:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:08 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:42:08 INFO  : System reset is completed.
10:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:42:15 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:42:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:42:16 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:42:16 INFO  : 'ps7_init' command is executed.
10:42:16 INFO  : 'ps7_post_config' command is executed.
10:42:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:42:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:17 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:42:17 INFO  : Memory regions updated for context APU
10:47:35 INFO  : Disconnected from the channel tcfchan#4.
10:50:07 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:50:09 INFO  : XSDB server has started successfully.
10:50:09 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:54:06 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:54:08 INFO  : XSDB server has started successfully.
10:54:09 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:37 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:54:38 INFO  : System reset is completed.
10:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:54:45 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:54:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:54:45 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:54:46 INFO  : 'ps7_init' command is executed.
10:54:46 INFO  : 'ps7_post_config' command is executed.
10:54:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:54:46 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:54:47 INFO  : Memory regions updated for context APU
10:55:05 INFO  : Disconnected from the channel tcfchan#1.
10:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:55:06 INFO  : System reset is completed.
10:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:55:13 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:55:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:55:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:55:14 INFO  : 'ps7_init' command is executed.
10:55:14 INFO  : 'ps7_post_config' command is executed.
10:55:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:55:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:55:16 INFO  : Memory regions updated for context APU
10:57:49 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.2-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
10:57:49 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.2-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
10:57:50 INFO  : Bootgen command execution is done.
14:04:07 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:07:07 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
14:07:07 WARN  : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
16:42:17 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
16:42:25 INFO  : XSDB server has started successfully.
16:42:28 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
16:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:38 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:44:39 INFO  : System reset is completed.
16:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:44:46 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:44:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:44:46 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:44:47 INFO  : 'ps7_init' command is executed.
16:44:47 INFO  : 'ps7_post_config' command is executed.
16:44:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:44:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:44:49 INFO  : Memory regions updated for context APU
16:59:00 INFO  : Disconnected from the channel tcfchan#1.
09:42:24 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:42:27 INFO  : XSDB server has started successfully.
09:42:31 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:10:08 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:10:12 INFO  : XSDB server has started successfully.
09:10:21 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:04:02 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:04:05 INFO  : XSDB server has started successfully.
10:04:08 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:49 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:21:50 INFO  : System reset is completed.
10:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:21:58 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:21:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:21:58 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:21:59 INFO  : 'ps7_init' command is executed.
10:21:59 INFO  : 'ps7_post_config' command is executed.
10:21:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:21:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:22:01 INFO  : Memory regions updated for context APU
10:57:36 INFO  : Disconnected from the channel tcfchan#1.
10:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:36 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:57:37 INFO  : System reset is completed.
10:57:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:57:46 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:57:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:57:46 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:57:47 INFO  : 'ps7_init' command is executed.
10:57:47 INFO  : 'ps7_post_config' command is executed.
10:57:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:57:47 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:48 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:57:48 INFO  : Memory regions updated for context APU
09:58:42 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:58:48 INFO  : XSDB server has started successfully.
09:58:51 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
10:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:52 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:04:53 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:04:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:04:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:04:53 INFO  : System reset is completed.
10:04:53 INFO  : System reset is completed.
10:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:05:01 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:05:04 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:05:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:05:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:05:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:05:05 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:05:05 INFO  : 'ps7_init' command is executed.
10:05:05 INFO  : 'ps7_post_config' command is executed.
10:05:05 INFO  : 'ps7_init' command is executed.
10:05:05 INFO  : 'ps7_post_config' command is executed.
10:05:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:05:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:05:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:05:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:07 INFO  : Memory regions updated for context APU
10:05:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:05:07 INFO  : Memory regions updated for context APU
10:54:47 INFO  : Disconnected from the channel tcfchan#1.
10:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:47 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:54:48 INFO  : System reset is completed.
10:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:54:54 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:54:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:54:55 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:54:56 INFO  : 'ps7_init' command is executed.
10:54:56 INFO  : 'ps7_post_config' command is executed.
10:54:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:54:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:57 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:54:57 INFO  : Memory regions updated for context APU
10:56:15 INFO  : Disconnected from the channel tcfchan#2.
10:56:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:15 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:56:16 INFO  : System reset is completed.
10:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:56:23 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:56:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:56:24 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:56:24 INFO  : 'ps7_init' command is executed.
10:56:24 INFO  : 'ps7_post_config' command is executed.
10:56:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:56:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:56:26 INFO  : Memory regions updated for context APU
13:38:40 INFO  : Disconnected from the channel tcfchan#3.
13:38:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:40 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:38:41 INFO  : System reset is completed.
13:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:38:47 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:38:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:38:48 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:38:48 INFO  : 'ps7_init' command is executed.
13:38:48 INFO  : 'ps7_post_config' command is executed.
13:38:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:38:49 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:50 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:38:50 INFO  : Memory regions updated for context APU
13:39:18 INFO  : Disconnected from the channel tcfchan#4.
13:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:39:18 INFO  : System reset is completed.
13:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
13:39:25 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
13:39:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
13:39:26 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
13:39:26 INFO  : 'ps7_init' command is executed.
13:39:26 INFO  : 'ps7_post_config' command is executed.
13:39:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:39:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

13:39:28 INFO  : Memory regions updated for context APU
14:21:08 INFO  : Disconnected from the channel tcfchan#5.
14:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:09 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:21:09 INFO  : System reset is completed.
14:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:21:16 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:21:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:21:17 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:21:17 INFO  : 'ps7_init' command is executed.
14:21:17 INFO  : 'ps7_post_config' command is executed.
14:21:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:21:18 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:18 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:21:19 INFO  : Memory regions updated for context APU
14:24:46 INFO  : Disconnected from the channel tcfchan#6.
14:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:46 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:24:46 INFO  : System reset is completed.
14:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:24:53 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:24:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:24:54 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:24:54 INFO  : 'ps7_init' command is executed.
14:24:54 INFO  : 'ps7_post_config' command is executed.
14:24:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:24:55 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:56 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:24:56 INFO  : Memory regions updated for context APU
14:35:14 INFO  : Disconnected from the channel tcfchan#7.
14:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:15 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:15 INFO  : System reset is completed.
14:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:35:22 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:35:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:35:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:35:23 INFO  : 'ps7_init' command is executed.
14:35:23 INFO  : 'ps7_post_config' command is executed.
14:35:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:35:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:35:24 INFO  : Memory regions updated for context APU
14:52:14 INFO  : Disconnected from the channel tcfchan#8.
14:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:52:14 INFO  : System reset is completed.
14:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:52:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:52:22 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:52:22 INFO  : 'ps7_init' command is executed.
14:52:23 INFO  : 'ps7_post_config' command is executed.
14:52:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:52:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:24 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:52:24 INFO  : Memory regions updated for context APU
14:55:13 INFO  : Disconnected from the channel tcfchan#9.
14:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:14 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:55:14 INFO  : System reset is completed.
14:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:55:21 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:55:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:55:21 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:55:22 INFO  : 'ps7_init' command is executed.
14:55:22 INFO  : 'ps7_post_config' command is executed.
14:55:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:55:22 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:23 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:55:23 INFO  : Memory regions updated for context APU
14:57:56 INFO  : Disconnected from the channel tcfchan#10.
14:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:56 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:57:56 INFO  : System reset is completed.
14:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:58:03 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:58:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:58:04 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:58:04 INFO  : 'ps7_init' command is executed.
14:58:04 INFO  : 'ps7_post_config' command is executed.
14:58:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:58:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:58:06 INFO  : Memory regions updated for context APU
14:59:02 INFO  : Disconnected from the channel tcfchan#11.
14:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:59:03 INFO  : System reset is completed.
14:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
14:59:09 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
14:59:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
14:59:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
14:59:10 INFO  : 'ps7_init' command is executed.
14:59:10 INFO  : 'ps7_post_config' command is executed.
14:59:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:59:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

14:59:12 INFO  : Memory regions updated for context APU
15:00:02 INFO  : Disconnected from the channel tcfchan#12.
15:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:03 INFO  : System reset is completed.
15:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:00:09 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:00:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:00:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:00:10 INFO  : 'ps7_init' command is executed.
15:00:10 INFO  : 'ps7_post_config' command is executed.
15:00:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:00:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:00:12 INFO  : Memory regions updated for context APU
15:53:42 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:47:09 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:47:12 INFO  : XSDB server has started successfully.
09:47:16 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
15:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:49:03 INFO  : System reset is completed.
15:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:49:10 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:49:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:49:11 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:49:11 INFO  : 'ps7_init' command is executed.
15:49:11 INFO  : 'ps7_post_config' command is executed.
15:49:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:49:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:49:13 INFO  : Memory regions updated for context APU
16:02:18 INFO  : Disconnected from the channel tcfchan#1.
16:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:18 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:02:19 INFO  : System reset is completed.
16:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:02:26 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:02:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:02:26 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:02:27 INFO  : 'ps7_init' command is executed.
16:02:27 INFO  : 'ps7_post_config' command is executed.
16:02:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:02:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:28 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:02:28 INFO  : Memory regions updated for context APU
16:12:51 INFO  : Disconnected from the channel tcfchan#2.
16:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:51 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:12:52 INFO  : System reset is completed.
16:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:12:59 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:12:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:12:59 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:13:00 INFO  : 'ps7_init' command is executed.
16:13:00 INFO  : 'ps7_post_config' command is executed.
16:13:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:13:00 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:01 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:13:01 INFO  : Memory regions updated for context APU
16:29:23 INFO  : Disconnected from the channel tcfchan#3.
16:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:23 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:29:23 INFO  : System reset is completed.
16:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:29:30 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:29:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:29:31 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:29:31 INFO  : 'ps7_init' command is executed.
16:29:31 INFO  : 'ps7_post_config' command is executed.
16:29:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:29:32 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:33 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:29:33 INFO  : Memory regions updated for context APU
16:30:20 INFO  : Disconnected from the channel tcfchan#4.
16:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:20 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:30:20 INFO  : System reset is completed.
16:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:30:27 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:30:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:30:28 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:30:29 INFO  : 'ps7_init' command is executed.
16:30:29 INFO  : 'ps7_post_config' command is executed.
16:30:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:30:29 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:30 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:30:30 INFO  : Memory regions updated for context APU
16:35:48 INFO  : Disconnected from the channel tcfchan#5.
16:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:48 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:35:49 INFO  : System reset is completed.
16:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:35:56 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:35:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:35:56 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:35:58 INFO  : 'ps7_init' command is executed.
16:35:58 INFO  : 'ps7_post_config' command is executed.
16:35:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:35:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:59 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:36:00 INFO  : Memory regions updated for context APU
16:53:02 INFO  : Disconnected from the channel tcfchan#6.
16:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:02 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:53:02 INFO  : System reset is completed.
16:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
16:53:09 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
16:53:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
16:53:10 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
16:53:11 INFO  : 'ps7_init' command is executed.
16:53:11 INFO  : 'ps7_post_config' command is executed.
16:53:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:53:11 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

16:53:12 INFO  : Memory regions updated for context APU
17:03:15 INFO  : Disconnected from the channel tcfchan#7.
17:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:16 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:03:16 INFO  : System reset is completed.
17:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:03:23 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:03:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:03:24 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:03:24 INFO  : 'ps7_init' command is executed.
17:03:24 INFO  : 'ps7_post_config' command is executed.
17:03:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:03:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:03:26 INFO  : Memory regions updated for context APU
17:20:09 INFO  : Disconnected from the channel tcfchan#8.
17:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:09 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:20:09 INFO  : System reset is completed.
17:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:20:16 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:20:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:20:17 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:20:17 INFO  : 'ps7_init' command is executed.
17:20:17 INFO  : 'ps7_post_config' command is executed.
17:20:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:20:18 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:19 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:20:19 INFO  : Memory regions updated for context APU
17:21:26 INFO  : Disconnected from the channel tcfchan#9.
17:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:27 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:21:27 INFO  : System reset is completed.
17:21:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:21:34 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:21:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:21:35 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:21:35 INFO  : 'ps7_init' command is executed.
17:21:35 INFO  : 'ps7_post_config' command is executed.
17:21:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:21:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:36 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:21:36 INFO  : Memory regions updated for context APU
17:30:15 INFO  : Disconnected from the channel tcfchan#10.
17:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:15 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:16 INFO  : System reset is completed.
17:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:30:23 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:30:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:30:23 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:30:24 INFO  : 'ps7_init' command is executed.
17:30:24 INFO  : 'ps7_post_config' command is executed.
17:30:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:30:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:25 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:30:26 INFO  : Memory regions updated for context APU
17:34:06 INFO  : Disconnected from the channel tcfchan#11.
17:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:06 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:34:06 INFO  : System reset is completed.
17:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
17:34:13 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
17:34:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
17:34:14 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
17:34:15 INFO  : 'ps7_init' command is executed.
17:34:15 INFO  : 'ps7_post_config' command is executed.
17:34:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:34:15 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:16 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

17:34:16 INFO  : Memory regions updated for context APU
09:08:07 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:08:12 INFO  : XSDB server has started successfully.
09:08:16 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:44 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:22:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:22:45 INFO  : System reset is completed.
09:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:22:52 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:22:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:22:53 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:22:53 INFO  : 'ps7_init' command is executed.
09:22:53 INFO  : 'ps7_post_config' command is executed.
09:22:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:22:54 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:55 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:22:55 INFO  : Memory regions updated for context APU
09:24:16 INFO  : Disconnected from the channel tcfchan#1.
09:24:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:24:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:24:17 INFO  : System reset is completed.
09:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:24:24 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:24:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:24:25 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:24:25 INFO  : 'ps7_init' command is executed.
09:24:25 INFO  : 'ps7_post_config' command is executed.
09:24:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:24:26 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:27 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:24:27 INFO  : Memory regions updated for context APU
09:28:43 INFO  : Disconnected from the channel tcfchan#2.
09:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:43 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:28:44 INFO  : System reset is completed.
09:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:28:51 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:28:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:28:51 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:28:52 INFO  : 'ps7_init' command is executed.
09:28:52 INFO  : 'ps7_post_config' command is executed.
09:28:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:28:52 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:53 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:28:53 INFO  : Memory regions updated for context APU
09:52:03 INFO  : Disconnected from the channel tcfchan#3.
09:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:04 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:52:04 INFO  : System reset is completed.
09:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
09:52:11 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
09:52:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
09:52:12 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
09:52:12 INFO  : 'ps7_init' command is executed.
09:52:12 INFO  : 'ps7_post_config' command is executed.
09:52:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
09:52:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
09:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:13 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

09:52:13 INFO  : Memory regions updated for context APU
10:11:57 INFO  : Disconnected from the channel tcfchan#4.
10:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:58 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:11:58 INFO  : System reset is completed.
10:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
10:12:05 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:12:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
10:12:06 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:12:06 INFO  : 'ps7_init' command is executed.
10:12:06 INFO  : 'ps7_post_config' command is executed.
10:12:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
10:12:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
10:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:07 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

10:12:07 INFO  : Memory regions updated for context APU
15:26:56 INFO  : Disconnected from the channel tcfchan#5.
15:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:56 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:26:57 INFO  : System reset is completed.
15:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:27:04 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:27:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:27:04 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:27:05 INFO  : 'ps7_init' command is executed.
15:27:05 INFO  : 'ps7_post_config' command is executed.
15:27:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:27:05 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:06 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:27:06 INFO  : Memory regions updated for context APU
15:35:30 INFO  : Disconnected from the channel tcfchan#6.
15:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:30 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:35:30 INFO  : System reset is completed.
15:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:35:37 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:35:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:35:38 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:35:38 INFO  : 'ps7_init' command is executed.
15:35:38 INFO  : 'ps7_post_config' command is executed.
15:35:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:35:39 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:40 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:35:40 INFO  : Memory regions updated for context APU
15:42:02 INFO  : Disconnected from the channel tcfchan#7.
15:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:03 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:42:03 INFO  : System reset is completed.
15:42:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1' command is executed.
15:42:10 INFO  : FPGA configured successfully with bitstream "F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
15:42:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0' command is executed.
15:42:11 INFO  : Hardware design information is loaded from 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
15:42:11 INFO  : 'ps7_init' command is executed.
15:42:11 INFO  : 'ps7_post_config' command is executed.
15:42:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:42:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:12 INFO  : The application 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854280" && level==0} -index 1
fpga -file F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
loadhw F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/app_cpu1/Debug/app_cpu1.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854280"} -index 0
dow F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/project_pd/Debug/project_pd.elf
----------------End of Script----------------

15:42:12 INFO  : Memory regions updated for context APU
09:21:34 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:21:38 INFO  : XSDB server has started successfully.
09:21:42 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:59:48 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:59:51 INFO  : XSDB server has started successfully.
13:59:59 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:04:31 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.2-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
14:04:31 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.2-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
14:04:33 INFO  : Bootgen command execution is done.
10:31:18 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:31:22 INFO  : XSDB server has started successfully.
10:31:23 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
13:55:24 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:55:27 INFO  : XSDB server has started successfully.
13:55:30 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:09:45 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:09:49 INFO  : XSDB server has started successfully.
09:09:55 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:17 INFO  : Sourcing of 'F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.2-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

09:24:03 INFO  : Invoking Bootgen: bootgen -image project_pd.bif -o F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.2-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\BOOT.bin -w on
09:24:03 INFO  : Overwriting existing bif file F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.2-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.sdk\project_pd\bootimg\project_pd.bif
09:24:05 INFO  : Bootgen command execution is done.
11:02:27 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:02:31 INFO  : XSDB server has started successfully.
11:02:32 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:52:07 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:52:11 INFO  : XSDB server has started successfully.
09:52:14 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
09:35:06 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:35:10 INFO  : XSDB server has started successfully.
09:35:13 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:19:53 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:19:57 INFO  : XSDB server has started successfully.
14:19:59 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
14:47:48 INFO  : Launching XSDB server: xsdb.bat D:/Xlinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:47:51 INFO  : XSDB server has started successfully.
14:47:56 INFO  : Restoring local repository preferences: 
		 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.0-FPGA\YF-012-V1.0-FPGA\sdk_repo
