/*BEGIN_HEADER
*
* Copyright (C) 2020 Mahdi Safsafi.
*
* https://github.com/MahdiSafsafi/AMED
*
* See licence file 'LICENCE' for use and distribution rights.
*
*END_HEADER*/


/*===----------------------------------------------------------------------===*\
|*                                                                            *|
|*                Automatically generated file, do not edit!                  *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

static const char* amed_aarch32_sync_op_map[] =
{
  /* AMED_AARCH32_SYNC_OP_NONE */ "NONE",
  /* AMED_AARCH32_SYNC_OP_CSYNC */ "CSYNC",
};

const char* amed_aarch32_sync_op_to_string(uint32_t value)
{
  assert(value >= AMED_AARCH32_SYNC_OP_NONE && value <= AMED_AARCH32_SYNC_OP_CSYNC);
  return amed_aarch32_sync_op_map[value];
}

static const char* amed_aarch32_register_map[] =
{
  /* AMED_AARCH32_REGISTER_NONE */ "NONE",
  /* AMED_AARCH32_REGISTER_R0 */ "R0",
  /* AMED_AARCH32_REGISTER_R1 */ "R1",
  /* AMED_AARCH32_REGISTER_R2 */ "R2",
  /* AMED_AARCH32_REGISTER_R3 */ "R3",
  /* AMED_AARCH32_REGISTER_R4 */ "R4",
  /* AMED_AARCH32_REGISTER_R5 */ "R5",
  /* AMED_AARCH32_REGISTER_R6 */ "R6",
  /* AMED_AARCH32_REGISTER_R7 */ "R7",
  /* AMED_AARCH32_REGISTER_R8 */ "R8",
  /* AMED_AARCH32_REGISTER_R9 */ "R9",
  /* AMED_AARCH32_REGISTER_R10 */ "R10",
  /* AMED_AARCH32_REGISTER_R11 */ "R11",
  /* AMED_AARCH32_REGISTER_R12 */ "R12",
  /* AMED_AARCH32_REGISTER_SP */ "SP",
  /* AMED_AARCH32_REGISTER_LR */ "LR",
  /* AMED_AARCH32_REGISTER_PC */ "PC",
  /* AMED_AARCH32_REGISTER_S0 */ "S0",
  /* AMED_AARCH32_REGISTER_S1 */ "S1",
  /* AMED_AARCH32_REGISTER_S2 */ "S2",
  /* AMED_AARCH32_REGISTER_S3 */ "S3",
  /* AMED_AARCH32_REGISTER_S4 */ "S4",
  /* AMED_AARCH32_REGISTER_S5 */ "S5",
  /* AMED_AARCH32_REGISTER_S6 */ "S6",
  /* AMED_AARCH32_REGISTER_S7 */ "S7",
  /* AMED_AARCH32_REGISTER_S8 */ "S8",
  /* AMED_AARCH32_REGISTER_S9 */ "S9",
  /* AMED_AARCH32_REGISTER_S10 */ "S10",
  /* AMED_AARCH32_REGISTER_S11 */ "S11",
  /* AMED_AARCH32_REGISTER_S12 */ "S12",
  /* AMED_AARCH32_REGISTER_S13 */ "S13",
  /* AMED_AARCH32_REGISTER_S14 */ "S14",
  /* AMED_AARCH32_REGISTER_S15 */ "S15",
  /* AMED_AARCH32_REGISTER_S16 */ "S16",
  /* AMED_AARCH32_REGISTER_S17 */ "S17",
  /* AMED_AARCH32_REGISTER_S18 */ "S18",
  /* AMED_AARCH32_REGISTER_S19 */ "S19",
  /* AMED_AARCH32_REGISTER_S20 */ "S20",
  /* AMED_AARCH32_REGISTER_S21 */ "S21",
  /* AMED_AARCH32_REGISTER_S22 */ "S22",
  /* AMED_AARCH32_REGISTER_S23 */ "S23",
  /* AMED_AARCH32_REGISTER_S24 */ "S24",
  /* AMED_AARCH32_REGISTER_S25 */ "S25",
  /* AMED_AARCH32_REGISTER_S26 */ "S26",
  /* AMED_AARCH32_REGISTER_S27 */ "S27",
  /* AMED_AARCH32_REGISTER_S28 */ "S28",
  /* AMED_AARCH32_REGISTER_S29 */ "S29",
  /* AMED_AARCH32_REGISTER_S30 */ "S30",
  /* AMED_AARCH32_REGISTER_S31 */ "S31",
  /* AMED_AARCH32_REGISTER_D0 */ "D0",
  /* AMED_AARCH32_REGISTER_D1 */ "D1",
  /* AMED_AARCH32_REGISTER_D2 */ "D2",
  /* AMED_AARCH32_REGISTER_D3 */ "D3",
  /* AMED_AARCH32_REGISTER_D4 */ "D4",
  /* AMED_AARCH32_REGISTER_D5 */ "D5",
  /* AMED_AARCH32_REGISTER_D6 */ "D6",
  /* AMED_AARCH32_REGISTER_D7 */ "D7",
  /* AMED_AARCH32_REGISTER_D8 */ "D8",
  /* AMED_AARCH32_REGISTER_D9 */ "D9",
  /* AMED_AARCH32_REGISTER_D10 */ "D10",
  /* AMED_AARCH32_REGISTER_D11 */ "D11",
  /* AMED_AARCH32_REGISTER_D12 */ "D12",
  /* AMED_AARCH32_REGISTER_D13 */ "D13",
  /* AMED_AARCH32_REGISTER_D14 */ "D14",
  /* AMED_AARCH32_REGISTER_D15 */ "D15",
  /* AMED_AARCH32_REGISTER_D16 */ "D16",
  /* AMED_AARCH32_REGISTER_D17 */ "D17",
  /* AMED_AARCH32_REGISTER_D18 */ "D18",
  /* AMED_AARCH32_REGISTER_D19 */ "D19",
  /* AMED_AARCH32_REGISTER_D20 */ "D20",
  /* AMED_AARCH32_REGISTER_D21 */ "D21",
  /* AMED_AARCH32_REGISTER_D22 */ "D22",
  /* AMED_AARCH32_REGISTER_D23 */ "D23",
  /* AMED_AARCH32_REGISTER_D24 */ "D24",
  /* AMED_AARCH32_REGISTER_D25 */ "D25",
  /* AMED_AARCH32_REGISTER_D26 */ "D26",
  /* AMED_AARCH32_REGISTER_D27 */ "D27",
  /* AMED_AARCH32_REGISTER_D28 */ "D28",
  /* AMED_AARCH32_REGISTER_D29 */ "D29",
  /* AMED_AARCH32_REGISTER_D30 */ "D30",
  /* AMED_AARCH32_REGISTER_D31 */ "D31",
  /* AMED_AARCH32_REGISTER_Q0 */ "Q0",
  /* AMED_AARCH32_REGISTER_Q1 */ "Q1",
  /* AMED_AARCH32_REGISTER_Q2 */ "Q2",
  /* AMED_AARCH32_REGISTER_Q3 */ "Q3",
  /* AMED_AARCH32_REGISTER_Q4 */ "Q4",
  /* AMED_AARCH32_REGISTER_Q5 */ "Q5",
  /* AMED_AARCH32_REGISTER_Q6 */ "Q6",
  /* AMED_AARCH32_REGISTER_Q7 */ "Q7",
  /* AMED_AARCH32_REGISTER_Q8 */ "Q8",
  /* AMED_AARCH32_REGISTER_Q9 */ "Q9",
  /* AMED_AARCH32_REGISTER_Q10 */ "Q10",
  /* AMED_AARCH32_REGISTER_Q11 */ "Q11",
  /* AMED_AARCH32_REGISTER_Q12 */ "Q12",
  /* AMED_AARCH32_REGISTER_Q13 */ "Q13",
  /* AMED_AARCH32_REGISTER_Q14 */ "Q14",
  /* AMED_AARCH32_REGISTER_Q15 */ "Q15",
  /* AMED_AARCH32_REGISTER_Q16 */ "Q16",
  /* AMED_AARCH32_REGISTER_Q17 */ "Q17",
  /* AMED_AARCH32_REGISTER_Q18 */ "Q18",
  /* AMED_AARCH32_REGISTER_Q19 */ "Q19",
  /* AMED_AARCH32_REGISTER_Q20 */ "Q20",
  /* AMED_AARCH32_REGISTER_Q21 */ "Q21",
  /* AMED_AARCH32_REGISTER_Q22 */ "Q22",
  /* AMED_AARCH32_REGISTER_Q23 */ "Q23",
  /* AMED_AARCH32_REGISTER_Q24 */ "Q24",
  /* AMED_AARCH32_REGISTER_Q25 */ "Q25",
  /* AMED_AARCH32_REGISTER_Q26 */ "Q26",
  /* AMED_AARCH32_REGISTER_Q27 */ "Q27",
  /* AMED_AARCH32_REGISTER_Q28 */ "Q28",
  /* AMED_AARCH32_REGISTER_Q29 */ "Q29",
  /* AMED_AARCH32_REGISTER_Q30 */ "Q30",
  /* AMED_AARCH32_REGISTER_Q31 */ "Q31",
  /* AMED_AARCH32_REGISTER_R8_usr */ "R8_usr",
  /* AMED_AARCH32_REGISTER_R9_usr */ "R9_usr",
  /* AMED_AARCH32_REGISTER_R10_usr */ "R10_usr",
  /* AMED_AARCH32_REGISTER_R11_usr */ "R11_usr",
  /* AMED_AARCH32_REGISTER_R12_usr */ "R12_usr",
  /* AMED_AARCH32_REGISTER_SP_usr */ "SP_usr",
  /* AMED_AARCH32_REGISTER_LR_usr */ "LR_usr",
  /* AMED_AARCH32_REGISTER_R8_fiq */ "R8_fiq",
  /* AMED_AARCH32_REGISTER_R9_fiq */ "R9_fiq",
  /* AMED_AARCH32_REGISTER_R10_fiq */ "R10_fiq",
  /* AMED_AARCH32_REGISTER_R11_fiq */ "R11_fiq",
  /* AMED_AARCH32_REGISTER_R12_fiq */ "R12_fiq",
  /* AMED_AARCH32_REGISTER_SP_fiq */ "SP_fiq",
  /* AMED_AARCH32_REGISTER_LR_fiq */ "LR_fiq",
  /* AMED_AARCH32_REGISTER_LR_irq */ "LR_irq",
  /* AMED_AARCH32_REGISTER_SP_irq */ "SP_irq",
  /* AMED_AARCH32_REGISTER_LR_svc */ "LR_svc",
  /* AMED_AARCH32_REGISTER_SP_svc */ "SP_svc",
  /* AMED_AARCH32_REGISTER_LR_abt */ "LR_abt",
  /* AMED_AARCH32_REGISTER_SP_abt */ "SP_abt",
  /* AMED_AARCH32_REGISTER_LR_und */ "LR_und",
  /* AMED_AARCH32_REGISTER_SP_und */ "SP_und",
  /* AMED_AARCH32_REGISTER_LR_mon */ "LR_mon",
  /* AMED_AARCH32_REGISTER_SP_mon */ "SP_mon",
  /* AMED_AARCH32_REGISTER_ELR_hyp */ "ELR_hyp",
  /* AMED_AARCH32_REGISTER_SP_hyp */ "SP_hyp",
  /* AMED_AARCH32_REGISTER_SPSR_fiq */ "SPSR_fiq",
  /* AMED_AARCH32_REGISTER_SPSR_irq */ "SPSR_irq",
  /* AMED_AARCH32_REGISTER_SPSR_svc */ "SPSR_svc",
  /* AMED_AARCH32_REGISTER_SPSR_abt */ "SPSR_abt",
  /* AMED_AARCH32_REGISTER_SPSR_und */ "SPSR_und",
  /* AMED_AARCH32_REGISTER_SPSR_mon */ "SPSR_mon",
  /* AMED_AARCH32_REGISTER_SPSR_hyp */ "SPSR_hyp",
  /* AMED_AARCH32_REGISTER_CPSR */ "CPSR",
  /* AMED_AARCH32_REGISTER_APSR */ "APSR",
  /* AMED_AARCH32_REGISTER_SPSR */ "SPSR",
  /* AMED_AARCH32_REGISTER_FPSID */ "FPSID",
  /* AMED_AARCH32_REGISTER_FPSCR */ "FPSCR",
  /* AMED_AARCH32_REGISTER_MVFR2 */ "MVFR2",
  /* AMED_AARCH32_REGISTER_MVFR1 */ "MVFR1",
  /* AMED_AARCH32_REGISTER_MVFR0 */ "MVFR0",
  /* AMED_AARCH32_REGISTER_FPEXC */ "FPEXC",
};

const char* amed_aarch32_register_to_string(uint32_t value)
{
  assert(value >= AMED_AARCH32_REGISTER_NONE && value <= AMED_AARCH32_REGISTER_FPEXC);
  return amed_aarch32_register_map[value];
}

static const char* amed_aarch32_it_op_map[] =
{
  /* AMED_AARCH32_IT_OP_NONE */ "NONE",
  /* AMED_AARCH32_IT_OP_TTT */ "TTT",
  /* AMED_AARCH32_IT_OP_TT */ "TT",
  /* AMED_AARCH32_IT_OP_TTE */ "TTE",
  /* AMED_AARCH32_IT_OP_T */ "T",
  /* AMED_AARCH32_IT_OP_TET */ "TET",
  /* AMED_AARCH32_IT_OP_TE */ "TE",
  /* AMED_AARCH32_IT_OP_TEE */ "TEE",
  /* AMED_AARCH32_IT_OP_ETT */ "ETT",
  /* AMED_AARCH32_IT_OP_ET */ "ET",
  /* AMED_AARCH32_IT_OP_ETE */ "ETE",
  /* AMED_AARCH32_IT_OP_E */ "E",
  /* AMED_AARCH32_IT_OP_EET */ "EET",
  /* AMED_AARCH32_IT_OP_EE */ "EE",
  /* AMED_AARCH32_IT_OP_EEE */ "EEE",
};

const char* amed_aarch32_it_op_to_string(uint32_t value)
{
  assert(value >= AMED_AARCH32_IT_OP_NONE && value <= AMED_AARCH32_IT_OP_EEE);
  return amed_aarch32_it_op_map[value];
}

static const char* amed_aarch32_mnemonic_map[] =
{
  /* AMED_AARCH32_MNEMONIC_NONE */ "NONE",
  /* AMED_AARCH32_MNEMONIC_INVALID */ "INVALID",
  /* AMED_AARCH32_MNEMONIC_ADC */ "ADC",
  /* AMED_AARCH32_MNEMONIC_ADCS */ "ADCS",
  /* AMED_AARCH32_MNEMONIC_ADD */ "ADD",
  /* AMED_AARCH32_MNEMONIC_ADDS */ "ADDS",
  /* AMED_AARCH32_MNEMONIC_ADDW */ "ADDW",
  /* AMED_AARCH32_MNEMONIC_ADR */ "ADR",
  /* AMED_AARCH32_MNEMONIC_AND */ "AND",
  /* AMED_AARCH32_MNEMONIC_ANDS */ "ANDS",
  /* AMED_AARCH32_MNEMONIC_B */ "B",
  /* AMED_AARCH32_MNEMONIC_BFC */ "BFC",
  /* AMED_AARCH32_MNEMONIC_BFI */ "BFI",
  /* AMED_AARCH32_MNEMONIC_BIC */ "BIC",
  /* AMED_AARCH32_MNEMONIC_BICS */ "BICS",
  /* AMED_AARCH32_MNEMONIC_BKPT */ "BKPT",
  /* AMED_AARCH32_MNEMONIC_BL */ "BL",
  /* AMED_AARCH32_MNEMONIC_BLX */ "BLX",
  /* AMED_AARCH32_MNEMONIC_BX */ "BX",
  /* AMED_AARCH32_MNEMONIC_BXJ */ "BXJ",
  /* AMED_AARCH32_MNEMONIC_CBNZ */ "CBNZ",
  /* AMED_AARCH32_MNEMONIC_CBZ */ "CBZ",
  /* AMED_AARCH32_MNEMONIC_CLREX */ "CLREX",
  /* AMED_AARCH32_MNEMONIC_CLZ */ "CLZ",
  /* AMED_AARCH32_MNEMONIC_CMN */ "CMN",
  /* AMED_AARCH32_MNEMONIC_CMP */ "CMP",
  /* AMED_AARCH32_MNEMONIC_CPS */ "CPS",
  /* AMED_AARCH32_MNEMONIC_CPSID */ "CPSID",
  /* AMED_AARCH32_MNEMONIC_CPSIE */ "CPSIE",
  /* AMED_AARCH32_MNEMONIC_CRC32B */ "CRC32B",
  /* AMED_AARCH32_MNEMONIC_CRC32H */ "CRC32H",
  /* AMED_AARCH32_MNEMONIC_CRC32W */ "CRC32W",
  /* AMED_AARCH32_MNEMONIC_CRC32CB */ "CRC32CB",
  /* AMED_AARCH32_MNEMONIC_CRC32CH */ "CRC32CH",
  /* AMED_AARCH32_MNEMONIC_CRC32CW */ "CRC32CW",
  /* AMED_AARCH32_MNEMONIC_CSDB */ "CSDB",
  /* AMED_AARCH32_MNEMONIC_DBG */ "DBG",
  /* AMED_AARCH32_MNEMONIC_DCPS1 */ "DCPS1",
  /* AMED_AARCH32_MNEMONIC_DCPS2 */ "DCPS2",
  /* AMED_AARCH32_MNEMONIC_DCPS3 */ "DCPS3",
  /* AMED_AARCH32_MNEMONIC_DMB */ "DMB",
  /* AMED_AARCH32_MNEMONIC_DSB */ "DSB",
  /* AMED_AARCH32_MNEMONIC_EOR */ "EOR",
  /* AMED_AARCH32_MNEMONIC_EORS */ "EORS",
  /* AMED_AARCH32_MNEMONIC_ERET */ "ERET",
  /* AMED_AARCH32_MNEMONIC_ESB */ "ESB",
  /* AMED_AARCH32_MNEMONIC_HLT */ "HLT",
  /* AMED_AARCH32_MNEMONIC_HVC */ "HVC",
  /* AMED_AARCH32_MNEMONIC_ISB */ "ISB",
  /* AMED_AARCH32_MNEMONIC_IT */ "IT",
  /* AMED_AARCH32_MNEMONIC_LDA */ "LDA",
  /* AMED_AARCH32_MNEMONIC_LDAB */ "LDAB",
  /* AMED_AARCH32_MNEMONIC_LDAEX */ "LDAEX",
  /* AMED_AARCH32_MNEMONIC_LDAEXB */ "LDAEXB",
  /* AMED_AARCH32_MNEMONIC_LDAEXD */ "LDAEXD",
  /* AMED_AARCH32_MNEMONIC_LDAEXH */ "LDAEXH",
  /* AMED_AARCH32_MNEMONIC_LDAH */ "LDAH",
  /* AMED_AARCH32_MNEMONIC_LDC */ "LDC",
  /* AMED_AARCH32_MNEMONIC_LDM */ "LDM",
  /* AMED_AARCH32_MNEMONIC_LDMFD */ "LDMFD",
  /* AMED_AARCH32_MNEMONIC_LDMIA */ "LDMIA",
  /* AMED_AARCH32_MNEMONIC_LDMDA */ "LDMDA",
  /* AMED_AARCH32_MNEMONIC_LDMFA */ "LDMFA",
  /* AMED_AARCH32_MNEMONIC_LDMDB */ "LDMDB",
  /* AMED_AARCH32_MNEMONIC_LDMEA */ "LDMEA",
  /* AMED_AARCH32_MNEMONIC_LDMIB */ "LDMIB",
  /* AMED_AARCH32_MNEMONIC_LDMED */ "LDMED",
  /* AMED_AARCH32_MNEMONIC_LDR */ "LDR",
  /* AMED_AARCH32_MNEMONIC_LDRB */ "LDRB",
  /* AMED_AARCH32_MNEMONIC_LDRBT */ "LDRBT",
  /* AMED_AARCH32_MNEMONIC_LDRD */ "LDRD",
  /* AMED_AARCH32_MNEMONIC_LDREX */ "LDREX",
  /* AMED_AARCH32_MNEMONIC_LDREXB */ "LDREXB",
  /* AMED_AARCH32_MNEMONIC_LDREXD */ "LDREXD",
  /* AMED_AARCH32_MNEMONIC_LDREXH */ "LDREXH",
  /* AMED_AARCH32_MNEMONIC_LDRH */ "LDRH",
  /* AMED_AARCH32_MNEMONIC_LDRHT */ "LDRHT",
  /* AMED_AARCH32_MNEMONIC_LDRSB */ "LDRSB",
  /* AMED_AARCH32_MNEMONIC_LDRSBT */ "LDRSBT",
  /* AMED_AARCH32_MNEMONIC_LDRSH */ "LDRSH",
  /* AMED_AARCH32_MNEMONIC_LDRSHT */ "LDRSHT",
  /* AMED_AARCH32_MNEMONIC_LDRT */ "LDRT",
  /* AMED_AARCH32_MNEMONIC_MCR */ "MCR",
  /* AMED_AARCH32_MNEMONIC_MCRR */ "MCRR",
  /* AMED_AARCH32_MNEMONIC_MLAS */ "MLAS",
  /* AMED_AARCH32_MNEMONIC_MLA */ "MLA",
  /* AMED_AARCH32_MNEMONIC_MLS */ "MLS",
  /* AMED_AARCH32_MNEMONIC_MOV */ "MOV",
  /* AMED_AARCH32_MNEMONIC_MOVS */ "MOVS",
  /* AMED_AARCH32_MNEMONIC_MOVW */ "MOVW",
  /* AMED_AARCH32_MNEMONIC_MOVT */ "MOVT",
  /* AMED_AARCH32_MNEMONIC_MRC */ "MRC",
  /* AMED_AARCH32_MNEMONIC_MRRC */ "MRRC",
  /* AMED_AARCH32_MNEMONIC_MRS */ "MRS",
  /* AMED_AARCH32_MNEMONIC_MSR */ "MSR",
  /* AMED_AARCH32_MNEMONIC_MULS */ "MULS",
  /* AMED_AARCH32_MNEMONIC_MUL */ "MUL",
  /* AMED_AARCH32_MNEMONIC_MVN */ "MVN",
  /* AMED_AARCH32_MNEMONIC_MVNS */ "MVNS",
  /* AMED_AARCH32_MNEMONIC_NOP */ "NOP",
  /* AMED_AARCH32_MNEMONIC_ORNS */ "ORNS",
  /* AMED_AARCH32_MNEMONIC_ORN */ "ORN",
  /* AMED_AARCH32_MNEMONIC_ORR */ "ORR",
  /* AMED_AARCH32_MNEMONIC_ORRS */ "ORRS",
  /* AMED_AARCH32_MNEMONIC_PKHBT */ "PKHBT",
  /* AMED_AARCH32_MNEMONIC_PKHTB */ "PKHTB",
  /* AMED_AARCH32_MNEMONIC_PLD */ "PLD",
  /* AMED_AARCH32_MNEMONIC_PLDW */ "PLDW",
  /* AMED_AARCH32_MNEMONIC_PLI */ "PLI",
  /* AMED_AARCH32_MNEMONIC_POP */ "POP",
  /* AMED_AARCH32_MNEMONIC_PSSBB */ "PSSBB",
  /* AMED_AARCH32_MNEMONIC_PUSH */ "PUSH",
  /* AMED_AARCH32_MNEMONIC_STMDB */ "STMDB",
  /* AMED_AARCH32_MNEMONIC_QADD */ "QADD",
  /* AMED_AARCH32_MNEMONIC_QADD16 */ "QADD16",
  /* AMED_AARCH32_MNEMONIC_QADD8 */ "QADD8",
  /* AMED_AARCH32_MNEMONIC_QASX */ "QASX",
  /* AMED_AARCH32_MNEMONIC_QDADD */ "QDADD",
  /* AMED_AARCH32_MNEMONIC_QDSUB */ "QDSUB",
  /* AMED_AARCH32_MNEMONIC_QSAX */ "QSAX",
  /* AMED_AARCH32_MNEMONIC_QSUB */ "QSUB",
  /* AMED_AARCH32_MNEMONIC_QSUB16 */ "QSUB16",
  /* AMED_AARCH32_MNEMONIC_QSUB8 */ "QSUB8",
  /* AMED_AARCH32_MNEMONIC_RBIT */ "RBIT",
  /* AMED_AARCH32_MNEMONIC_REV */ "REV",
  /* AMED_AARCH32_MNEMONIC_REV16 */ "REV16",
  /* AMED_AARCH32_MNEMONIC_REVSH */ "REVSH",
  /* AMED_AARCH32_MNEMONIC_RFEDA */ "RFEDA",
  /* AMED_AARCH32_MNEMONIC_RFEDB */ "RFEDB",
  /* AMED_AARCH32_MNEMONIC_RFEIA */ "RFEIA",
  /* AMED_AARCH32_MNEMONIC_RFEIB */ "RFEIB",
  /* AMED_AARCH32_MNEMONIC_RSB */ "RSB",
  /* AMED_AARCH32_MNEMONIC_RSBS */ "RSBS",
  /* AMED_AARCH32_MNEMONIC_RSC */ "RSC",
  /* AMED_AARCH32_MNEMONIC_RSCS */ "RSCS",
  /* AMED_AARCH32_MNEMONIC_SADD16 */ "SADD16",
  /* AMED_AARCH32_MNEMONIC_SADD8 */ "SADD8",
  /* AMED_AARCH32_MNEMONIC_SASX */ "SASX",
  /* AMED_AARCH32_MNEMONIC_SB */ "SB",
  /* AMED_AARCH32_MNEMONIC_SBC */ "SBC",
  /* AMED_AARCH32_MNEMONIC_SBCS */ "SBCS",
  /* AMED_AARCH32_MNEMONIC_SBFX */ "SBFX",
  /* AMED_AARCH32_MNEMONIC_SDIV */ "SDIV",
  /* AMED_AARCH32_MNEMONIC_SEL */ "SEL",
  /* AMED_AARCH32_MNEMONIC_SETEND */ "SETEND",
  /* AMED_AARCH32_MNEMONIC_SETPAN */ "SETPAN",
  /* AMED_AARCH32_MNEMONIC_SEV */ "SEV",
  /* AMED_AARCH32_MNEMONIC_SEVL */ "SEVL",
  /* AMED_AARCH32_MNEMONIC_SHADD16 */ "SHADD16",
  /* AMED_AARCH32_MNEMONIC_SHADD8 */ "SHADD8",
  /* AMED_AARCH32_MNEMONIC_SHASX */ "SHASX",
  /* AMED_AARCH32_MNEMONIC_SHSAX */ "SHSAX",
  /* AMED_AARCH32_MNEMONIC_SHSUB16 */ "SHSUB16",
  /* AMED_AARCH32_MNEMONIC_SHSUB8 */ "SHSUB8",
  /* AMED_AARCH32_MNEMONIC_SMC */ "SMC",
  /* AMED_AARCH32_MNEMONIC_SMLABB */ "SMLABB",
  /* AMED_AARCH32_MNEMONIC_SMLABT */ "SMLABT",
  /* AMED_AARCH32_MNEMONIC_SMLATB */ "SMLATB",
  /* AMED_AARCH32_MNEMONIC_SMLATT */ "SMLATT",
  /* AMED_AARCH32_MNEMONIC_SMLAD */ "SMLAD",
  /* AMED_AARCH32_MNEMONIC_SMLADX */ "SMLADX",
  /* AMED_AARCH32_MNEMONIC_SMLALS */ "SMLALS",
  /* AMED_AARCH32_MNEMONIC_SMLAL */ "SMLAL",
  /* AMED_AARCH32_MNEMONIC_SMLALBB */ "SMLALBB",
  /* AMED_AARCH32_MNEMONIC_SMLALBT */ "SMLALBT",
  /* AMED_AARCH32_MNEMONIC_SMLALTB */ "SMLALTB",
  /* AMED_AARCH32_MNEMONIC_SMLALTT */ "SMLALTT",
  /* AMED_AARCH32_MNEMONIC_SMLALD */ "SMLALD",
  /* AMED_AARCH32_MNEMONIC_SMLALDX */ "SMLALDX",
  /* AMED_AARCH32_MNEMONIC_SMLAWB */ "SMLAWB",
  /* AMED_AARCH32_MNEMONIC_SMLAWT */ "SMLAWT",
  /* AMED_AARCH32_MNEMONIC_SMLSD */ "SMLSD",
  /* AMED_AARCH32_MNEMONIC_SMLSDX */ "SMLSDX",
  /* AMED_AARCH32_MNEMONIC_SMLSLD */ "SMLSLD",
  /* AMED_AARCH32_MNEMONIC_SMLSLDX */ "SMLSLDX",
  /* AMED_AARCH32_MNEMONIC_SMMLA */ "SMMLA",
  /* AMED_AARCH32_MNEMONIC_SMMLAR */ "SMMLAR",
  /* AMED_AARCH32_MNEMONIC_SMMLS */ "SMMLS",
  /* AMED_AARCH32_MNEMONIC_SMMLSR */ "SMMLSR",
  /* AMED_AARCH32_MNEMONIC_SMMUL */ "SMMUL",
  /* AMED_AARCH32_MNEMONIC_SMMULR */ "SMMULR",
  /* AMED_AARCH32_MNEMONIC_SMUAD */ "SMUAD",
  /* AMED_AARCH32_MNEMONIC_SMUADX */ "SMUADX",
  /* AMED_AARCH32_MNEMONIC_SMULBB */ "SMULBB",
  /* AMED_AARCH32_MNEMONIC_SMULBT */ "SMULBT",
  /* AMED_AARCH32_MNEMONIC_SMULTB */ "SMULTB",
  /* AMED_AARCH32_MNEMONIC_SMULTT */ "SMULTT",
  /* AMED_AARCH32_MNEMONIC_SMULLS */ "SMULLS",
  /* AMED_AARCH32_MNEMONIC_SMULL */ "SMULL",
  /* AMED_AARCH32_MNEMONIC_SMULWB */ "SMULWB",
  /* AMED_AARCH32_MNEMONIC_SMULWT */ "SMULWT",
  /* AMED_AARCH32_MNEMONIC_SMUSD */ "SMUSD",
  /* AMED_AARCH32_MNEMONIC_SMUSDX */ "SMUSDX",
  /* AMED_AARCH32_MNEMONIC_SRSDA */ "SRSDA",
  /* AMED_AARCH32_MNEMONIC_SRSDB */ "SRSDB",
  /* AMED_AARCH32_MNEMONIC_SRSIA */ "SRSIA",
  /* AMED_AARCH32_MNEMONIC_SRSIB */ "SRSIB",
  /* AMED_AARCH32_MNEMONIC_SSAT */ "SSAT",
  /* AMED_AARCH32_MNEMONIC_SSAT16 */ "SSAT16",
  /* AMED_AARCH32_MNEMONIC_SSAX */ "SSAX",
  /* AMED_AARCH32_MNEMONIC_SSBB */ "SSBB",
  /* AMED_AARCH32_MNEMONIC_SSUB16 */ "SSUB16",
  /* AMED_AARCH32_MNEMONIC_SSUB8 */ "SSUB8",
  /* AMED_AARCH32_MNEMONIC_STC */ "STC",
  /* AMED_AARCH32_MNEMONIC_STL */ "STL",
  /* AMED_AARCH32_MNEMONIC_STLB */ "STLB",
  /* AMED_AARCH32_MNEMONIC_STLEX */ "STLEX",
  /* AMED_AARCH32_MNEMONIC_STLEXB */ "STLEXB",
  /* AMED_AARCH32_MNEMONIC_STLEXD */ "STLEXD",
  /* AMED_AARCH32_MNEMONIC_STLEXH */ "STLEXH",
  /* AMED_AARCH32_MNEMONIC_STLH */ "STLH",
  /* AMED_AARCH32_MNEMONIC_STM */ "STM",
  /* AMED_AARCH32_MNEMONIC_STMEA */ "STMEA",
  /* AMED_AARCH32_MNEMONIC_STMIA */ "STMIA",
  /* AMED_AARCH32_MNEMONIC_STMDA */ "STMDA",
  /* AMED_AARCH32_MNEMONIC_STMED */ "STMED",
  /* AMED_AARCH32_MNEMONIC_STMFD */ "STMFD",
  /* AMED_AARCH32_MNEMONIC_STMIB */ "STMIB",
  /* AMED_AARCH32_MNEMONIC_STMFA */ "STMFA",
  /* AMED_AARCH32_MNEMONIC_STR */ "STR",
  /* AMED_AARCH32_MNEMONIC_STRB */ "STRB",
  /* AMED_AARCH32_MNEMONIC_STRBT */ "STRBT",
  /* AMED_AARCH32_MNEMONIC_STRD */ "STRD",
  /* AMED_AARCH32_MNEMONIC_STREX */ "STREX",
  /* AMED_AARCH32_MNEMONIC_STREXB */ "STREXB",
  /* AMED_AARCH32_MNEMONIC_STREXD */ "STREXD",
  /* AMED_AARCH32_MNEMONIC_STREXH */ "STREXH",
  /* AMED_AARCH32_MNEMONIC_STRH */ "STRH",
  /* AMED_AARCH32_MNEMONIC_STRHT */ "STRHT",
  /* AMED_AARCH32_MNEMONIC_STRT */ "STRT",
  /* AMED_AARCH32_MNEMONIC_SUB */ "SUB",
  /* AMED_AARCH32_MNEMONIC_SUBS */ "SUBS",
  /* AMED_AARCH32_MNEMONIC_SUBW */ "SUBW",
  /* AMED_AARCH32_MNEMONIC_SVC */ "SVC",
  /* AMED_AARCH32_MNEMONIC_SXTAB */ "SXTAB",
  /* AMED_AARCH32_MNEMONIC_SXTAB16 */ "SXTAB16",
  /* AMED_AARCH32_MNEMONIC_SXTAH */ "SXTAH",
  /* AMED_AARCH32_MNEMONIC_SXTB */ "SXTB",
  /* AMED_AARCH32_MNEMONIC_SXTB16 */ "SXTB16",
  /* AMED_AARCH32_MNEMONIC_SXTH */ "SXTH",
  /* AMED_AARCH32_MNEMONIC_TBB */ "TBB",
  /* AMED_AARCH32_MNEMONIC_TBH */ "TBH",
  /* AMED_AARCH32_MNEMONIC_TEQ */ "TEQ",
  /* AMED_AARCH32_MNEMONIC_TSB */ "TSB",
  /* AMED_AARCH32_MNEMONIC_TST */ "TST",
  /* AMED_AARCH32_MNEMONIC_UADD16 */ "UADD16",
  /* AMED_AARCH32_MNEMONIC_UADD8 */ "UADD8",
  /* AMED_AARCH32_MNEMONIC_UASX */ "UASX",
  /* AMED_AARCH32_MNEMONIC_UBFX */ "UBFX",
  /* AMED_AARCH32_MNEMONIC_UDF */ "UDF",
  /* AMED_AARCH32_MNEMONIC_UDIV */ "UDIV",
  /* AMED_AARCH32_MNEMONIC_UHADD16 */ "UHADD16",
  /* AMED_AARCH32_MNEMONIC_UHADD8 */ "UHADD8",
  /* AMED_AARCH32_MNEMONIC_UHASX */ "UHASX",
  /* AMED_AARCH32_MNEMONIC_UHSAX */ "UHSAX",
  /* AMED_AARCH32_MNEMONIC_UHSUB16 */ "UHSUB16",
  /* AMED_AARCH32_MNEMONIC_UHSUB8 */ "UHSUB8",
  /* AMED_AARCH32_MNEMONIC_UMAAL */ "UMAAL",
  /* AMED_AARCH32_MNEMONIC_UMLALS */ "UMLALS",
  /* AMED_AARCH32_MNEMONIC_UMLAL */ "UMLAL",
  /* AMED_AARCH32_MNEMONIC_UMULLS */ "UMULLS",
  /* AMED_AARCH32_MNEMONIC_UMULL */ "UMULL",
  /* AMED_AARCH32_MNEMONIC_UQADD16 */ "UQADD16",
  /* AMED_AARCH32_MNEMONIC_UQADD8 */ "UQADD8",
  /* AMED_AARCH32_MNEMONIC_UQASX */ "UQASX",
  /* AMED_AARCH32_MNEMONIC_UQSAX */ "UQSAX",
  /* AMED_AARCH32_MNEMONIC_UQSUB16 */ "UQSUB16",
  /* AMED_AARCH32_MNEMONIC_UQSUB8 */ "UQSUB8",
  /* AMED_AARCH32_MNEMONIC_USAD8 */ "USAD8",
  /* AMED_AARCH32_MNEMONIC_USADA8 */ "USADA8",
  /* AMED_AARCH32_MNEMONIC_USAT */ "USAT",
  /* AMED_AARCH32_MNEMONIC_USAT16 */ "USAT16",
  /* AMED_AARCH32_MNEMONIC_USAX */ "USAX",
  /* AMED_AARCH32_MNEMONIC_USUB16 */ "USUB16",
  /* AMED_AARCH32_MNEMONIC_USUB8 */ "USUB8",
  /* AMED_AARCH32_MNEMONIC_UXTAB */ "UXTAB",
  /* AMED_AARCH32_MNEMONIC_UXTAB16 */ "UXTAB16",
  /* AMED_AARCH32_MNEMONIC_UXTAH */ "UXTAH",
  /* AMED_AARCH32_MNEMONIC_UXTB */ "UXTB",
  /* AMED_AARCH32_MNEMONIC_UXTB16 */ "UXTB16",
  /* AMED_AARCH32_MNEMONIC_UXTH */ "UXTH",
  /* AMED_AARCH32_MNEMONIC_WFE */ "WFE",
  /* AMED_AARCH32_MNEMONIC_WFI */ "WFI",
  /* AMED_AARCH32_MNEMONIC_YIELD */ "YIELD",
  /* AMED_AARCH32_MNEMONIC_ASR */ "ASR",
  /* AMED_AARCH32_MNEMONIC_ASRS */ "ASRS",
  /* AMED_AARCH32_MNEMONIC_LSL */ "LSL",
  /* AMED_AARCH32_MNEMONIC_LSLS */ "LSLS",
  /* AMED_AARCH32_MNEMONIC_LSR */ "LSR",
  /* AMED_AARCH32_MNEMONIC_LSRS */ "LSRS",
  /* AMED_AARCH32_MNEMONIC_ROR */ "ROR",
  /* AMED_AARCH32_MNEMONIC_RORS */ "RORS",
  /* AMED_AARCH32_MNEMONIC_RRX */ "RRX",
  /* AMED_AARCH32_MNEMONIC_RRXS */ "RRXS",
  /* AMED_AARCH32_MNEMONIC_AESD */ "AESD",
  /* AMED_AARCH32_MNEMONIC_AESE */ "AESE",
  /* AMED_AARCH32_MNEMONIC_AESIMC */ "AESIMC",
  /* AMED_AARCH32_MNEMONIC_AESMC */ "AESMC",
  /* AMED_AARCH32_MNEMONIC_FLDMDBX */ "FLDMDBX",
  /* AMED_AARCH32_MNEMONIC_FLDMIAX */ "FLDMIAX",
  /* AMED_AARCH32_MNEMONIC_FSTMDBX */ "FSTMDBX",
  /* AMED_AARCH32_MNEMONIC_FSTMIAX */ "FSTMIAX",
  /* AMED_AARCH32_MNEMONIC_SHA1C */ "SHA1C",
  /* AMED_AARCH32_MNEMONIC_SHA1H */ "SHA1H",
  /* AMED_AARCH32_MNEMONIC_SHA1M */ "SHA1M",
  /* AMED_AARCH32_MNEMONIC_SHA1P */ "SHA1P",
  /* AMED_AARCH32_MNEMONIC_SHA1SU0 */ "SHA1SU0",
  /* AMED_AARCH32_MNEMONIC_SHA1SU1 */ "SHA1SU1",
  /* AMED_AARCH32_MNEMONIC_SHA256H */ "SHA256H",
  /* AMED_AARCH32_MNEMONIC_SHA256H2 */ "SHA256H2",
  /* AMED_AARCH32_MNEMONIC_SHA256SU0 */ "SHA256SU0",
  /* AMED_AARCH32_MNEMONIC_SHA256SU1 */ "SHA256SU1",
  /* AMED_AARCH32_MNEMONIC_VST4 */ "VST4",
  /* AMED_AARCH32_MNEMONIC_VABA */ "VABA",
  /* AMED_AARCH32_MNEMONIC_VABAL */ "VABAL",
  /* AMED_AARCH32_MNEMONIC_VABD */ "VABD",
  /* AMED_AARCH32_MNEMONIC_VABDL */ "VABDL",
  /* AMED_AARCH32_MNEMONIC_VABS */ "VABS",
  /* AMED_AARCH32_MNEMONIC_VACGE */ "VACGE",
  /* AMED_AARCH32_MNEMONIC_VACGT */ "VACGT",
  /* AMED_AARCH32_MNEMONIC_VADD */ "VADD",
  /* AMED_AARCH32_MNEMONIC_VADDHN */ "VADDHN",
  /* AMED_AARCH32_MNEMONIC_VADDL */ "VADDL",
  /* AMED_AARCH32_MNEMONIC_VADDW */ "VADDW",
  /* AMED_AARCH32_MNEMONIC_VAND */ "VAND",
  /* AMED_AARCH32_MNEMONIC_VBIC */ "VBIC",
  /* AMED_AARCH32_MNEMONIC_VBIF */ "VBIF",
  /* AMED_AARCH32_MNEMONIC_VBIT */ "VBIT",
  /* AMED_AARCH32_MNEMONIC_VBSL */ "VBSL",
  /* AMED_AARCH32_MNEMONIC_VCADD */ "VCADD",
  /* AMED_AARCH32_MNEMONIC_VCEQ */ "VCEQ",
  /* AMED_AARCH32_MNEMONIC_VCGE */ "VCGE",
  /* AMED_AARCH32_MNEMONIC_VCGT */ "VCGT",
  /* AMED_AARCH32_MNEMONIC_VCLE */ "VCLE",
  /* AMED_AARCH32_MNEMONIC_VCLS */ "VCLS",
  /* AMED_AARCH32_MNEMONIC_VCLT */ "VCLT",
  /* AMED_AARCH32_MNEMONIC_VCLZ */ "VCLZ",
  /* AMED_AARCH32_MNEMONIC_VCMLA */ "VCMLA",
  /* AMED_AARCH32_MNEMONIC_VCMP */ "VCMP",
  /* AMED_AARCH32_MNEMONIC_VCMPE */ "VCMPE",
  /* AMED_AARCH32_MNEMONIC_VCNT */ "VCNT",
  /* AMED_AARCH32_MNEMONIC_VCVT */ "VCVT",
  /* AMED_AARCH32_MNEMONIC_VCVTA */ "VCVTA",
  /* AMED_AARCH32_MNEMONIC_VCVTB */ "VCVTB",
  /* AMED_AARCH32_MNEMONIC_VCVTM */ "VCVTM",
  /* AMED_AARCH32_MNEMONIC_VCVTN */ "VCVTN",
  /* AMED_AARCH32_MNEMONIC_VCVTP */ "VCVTP",
  /* AMED_AARCH32_MNEMONIC_VCVTR */ "VCVTR",
  /* AMED_AARCH32_MNEMONIC_VCVTT */ "VCVTT",
  /* AMED_AARCH32_MNEMONIC_VDIV */ "VDIV",
  /* AMED_AARCH32_MNEMONIC_VDOT */ "VDOT",
  /* AMED_AARCH32_MNEMONIC_VDUP */ "VDUP",
  /* AMED_AARCH32_MNEMONIC_VEOR */ "VEOR",
  /* AMED_AARCH32_MNEMONIC_VEXT */ "VEXT",
  /* AMED_AARCH32_MNEMONIC_VFMA */ "VFMA",
  /* AMED_AARCH32_MNEMONIC_VFMAB */ "VFMAB",
  /* AMED_AARCH32_MNEMONIC_VFMAT */ "VFMAT",
  /* AMED_AARCH32_MNEMONIC_VFMAL */ "VFMAL",
  /* AMED_AARCH32_MNEMONIC_VFMS */ "VFMS",
  /* AMED_AARCH32_MNEMONIC_VFMSL */ "VFMSL",
  /* AMED_AARCH32_MNEMONIC_VFNMA */ "VFNMA",
  /* AMED_AARCH32_MNEMONIC_VFNMS */ "VFNMS",
  /* AMED_AARCH32_MNEMONIC_VHADD */ "VHADD",
  /* AMED_AARCH32_MNEMONIC_VHSUB */ "VHSUB",
  /* AMED_AARCH32_MNEMONIC_VINS */ "VINS",
  /* AMED_AARCH32_MNEMONIC_VJCVT */ "VJCVT",
  /* AMED_AARCH32_MNEMONIC_VLD1 */ "VLD1",
  /* AMED_AARCH32_MNEMONIC_VLD2 */ "VLD2",
  /* AMED_AARCH32_MNEMONIC_VLD3 */ "VLD3",
  /* AMED_AARCH32_MNEMONIC_VLD4 */ "VLD4",
  /* AMED_AARCH32_MNEMONIC_VLDMDB */ "VLDMDB",
  /* AMED_AARCH32_MNEMONIC_VLDM */ "VLDM",
  /* AMED_AARCH32_MNEMONIC_VLDMIA */ "VLDMIA",
  /* AMED_AARCH32_MNEMONIC_VLDR */ "VLDR",
  /* AMED_AARCH32_MNEMONIC_VMAX */ "VMAX",
  /* AMED_AARCH32_MNEMONIC_VMAXNM */ "VMAXNM",
  /* AMED_AARCH32_MNEMONIC_VMIN */ "VMIN",
  /* AMED_AARCH32_MNEMONIC_VMINNM */ "VMINNM",
  /* AMED_AARCH32_MNEMONIC_VMLA */ "VMLA",
  /* AMED_AARCH32_MNEMONIC_VMLAL */ "VMLAL",
  /* AMED_AARCH32_MNEMONIC_VMLS */ "VMLS",
  /* AMED_AARCH32_MNEMONIC_VMLSL */ "VMLSL",
  /* AMED_AARCH32_MNEMONIC_VMMLA */ "VMMLA",
  /* AMED_AARCH32_MNEMONIC_VMOV */ "VMOV",
  /* AMED_AARCH32_MNEMONIC_VMOVL */ "VMOVL",
  /* AMED_AARCH32_MNEMONIC_VMOVN */ "VMOVN",
  /* AMED_AARCH32_MNEMONIC_VMOVX */ "VMOVX",
  /* AMED_AARCH32_MNEMONIC_VMRS */ "VMRS",
  /* AMED_AARCH32_MNEMONIC_VMSR */ "VMSR",
  /* AMED_AARCH32_MNEMONIC_VMUL */ "VMUL",
  /* AMED_AARCH32_MNEMONIC_VMULL */ "VMULL",
  /* AMED_AARCH32_MNEMONIC_VMVN */ "VMVN",
  /* AMED_AARCH32_MNEMONIC_VNEG */ "VNEG",
  /* AMED_AARCH32_MNEMONIC_VNMLA */ "VNMLA",
  /* AMED_AARCH32_MNEMONIC_VNMLS */ "VNMLS",
  /* AMED_AARCH32_MNEMONIC_VNMUL */ "VNMUL",
  /* AMED_AARCH32_MNEMONIC_VORN */ "VORN",
  /* AMED_AARCH32_MNEMONIC_VORR */ "VORR",
  /* AMED_AARCH32_MNEMONIC_VPADAL */ "VPADAL",
  /* AMED_AARCH32_MNEMONIC_VPADD */ "VPADD",
  /* AMED_AARCH32_MNEMONIC_VPADDL */ "VPADDL",
  /* AMED_AARCH32_MNEMONIC_VPMAX */ "VPMAX",
  /* AMED_AARCH32_MNEMONIC_VPMIN */ "VPMIN",
  /* AMED_AARCH32_MNEMONIC_VQABS */ "VQABS",
  /* AMED_AARCH32_MNEMONIC_VQADD */ "VQADD",
  /* AMED_AARCH32_MNEMONIC_VQDMLAL */ "VQDMLAL",
  /* AMED_AARCH32_MNEMONIC_VQDMLSL */ "VQDMLSL",
  /* AMED_AARCH32_MNEMONIC_VQDMULH */ "VQDMULH",
  /* AMED_AARCH32_MNEMONIC_VQDMULL */ "VQDMULL",
  /* AMED_AARCH32_MNEMONIC_VQMOVN */ "VQMOVN",
  /* AMED_AARCH32_MNEMONIC_VQMOVUN */ "VQMOVUN",
  /* AMED_AARCH32_MNEMONIC_VQNEG */ "VQNEG",
  /* AMED_AARCH32_MNEMONIC_VQRDMLAH */ "VQRDMLAH",
  /* AMED_AARCH32_MNEMONIC_VQRDMLSH */ "VQRDMLSH",
  /* AMED_AARCH32_MNEMONIC_VQRDMULH */ "VQRDMULH",
  /* AMED_AARCH32_MNEMONIC_VQRSHL */ "VQRSHL",
  /* AMED_AARCH32_MNEMONIC_VQRSHRN */ "VQRSHRN",
  /* AMED_AARCH32_MNEMONIC_VQRSHRUN */ "VQRSHRUN",
  /* AMED_AARCH32_MNEMONIC_VQSHL */ "VQSHL",
  /* AMED_AARCH32_MNEMONIC_VQSHLU */ "VQSHLU",
  /* AMED_AARCH32_MNEMONIC_VQSHRN */ "VQSHRN",
  /* AMED_AARCH32_MNEMONIC_VQSHRUN */ "VQSHRUN",
  /* AMED_AARCH32_MNEMONIC_VQSUB */ "VQSUB",
  /* AMED_AARCH32_MNEMONIC_VRADDHN */ "VRADDHN",
  /* AMED_AARCH32_MNEMONIC_VRECPE */ "VRECPE",
  /* AMED_AARCH32_MNEMONIC_VRECPS */ "VRECPS",
  /* AMED_AARCH32_MNEMONIC_VREV16 */ "VREV16",
  /* AMED_AARCH32_MNEMONIC_VREV32 */ "VREV32",
  /* AMED_AARCH32_MNEMONIC_VREV64 */ "VREV64",
  /* AMED_AARCH32_MNEMONIC_VRHADD */ "VRHADD",
  /* AMED_AARCH32_MNEMONIC_VRINTA */ "VRINTA",
  /* AMED_AARCH32_MNEMONIC_VRINTM */ "VRINTM",
  /* AMED_AARCH32_MNEMONIC_VRINTN */ "VRINTN",
  /* AMED_AARCH32_MNEMONIC_VRINTP */ "VRINTP",
  /* AMED_AARCH32_MNEMONIC_VRINTR */ "VRINTR",
  /* AMED_AARCH32_MNEMONIC_VRINTX */ "VRINTX",
  /* AMED_AARCH32_MNEMONIC_VRINTZ */ "VRINTZ",
  /* AMED_AARCH32_MNEMONIC_VRSHL */ "VRSHL",
  /* AMED_AARCH32_MNEMONIC_VRSHR */ "VRSHR",
  /* AMED_AARCH32_MNEMONIC_VRSHRN */ "VRSHRN",
  /* AMED_AARCH32_MNEMONIC_VRSQRTE */ "VRSQRTE",
  /* AMED_AARCH32_MNEMONIC_VRSQRTS */ "VRSQRTS",
  /* AMED_AARCH32_MNEMONIC_VRSRA */ "VRSRA",
  /* AMED_AARCH32_MNEMONIC_VRSUBHN */ "VRSUBHN",
  /* AMED_AARCH32_MNEMONIC_VSDOT */ "VSDOT",
  /* AMED_AARCH32_MNEMONIC_VSELEQ */ "VSELEQ",
  /* AMED_AARCH32_MNEMONIC_VSELGE */ "VSELGE",
  /* AMED_AARCH32_MNEMONIC_VSELGT */ "VSELGT",
  /* AMED_AARCH32_MNEMONIC_VSELVS */ "VSELVS",
  /* AMED_AARCH32_MNEMONIC_VSHL */ "VSHL",
  /* AMED_AARCH32_MNEMONIC_VSHLL */ "VSHLL",
  /* AMED_AARCH32_MNEMONIC_VSHR */ "VSHR",
  /* AMED_AARCH32_MNEMONIC_VSHRN */ "VSHRN",
  /* AMED_AARCH32_MNEMONIC_VSLI */ "VSLI",
  /* AMED_AARCH32_MNEMONIC_VSMMLA */ "VSMMLA",
  /* AMED_AARCH32_MNEMONIC_VSQRT */ "VSQRT",
  /* AMED_AARCH32_MNEMONIC_VSRA */ "VSRA",
  /* AMED_AARCH32_MNEMONIC_VSRI */ "VSRI",
  /* AMED_AARCH32_MNEMONIC_VST1 */ "VST1",
  /* AMED_AARCH32_MNEMONIC_VST2 */ "VST2",
  /* AMED_AARCH32_MNEMONIC_VST3 */ "VST3",
  /* AMED_AARCH32_MNEMONIC_VSTMDB */ "VSTMDB",
  /* AMED_AARCH32_MNEMONIC_VSTM */ "VSTM",
  /* AMED_AARCH32_MNEMONIC_VSTMIA */ "VSTMIA",
  /* AMED_AARCH32_MNEMONIC_VSTR */ "VSTR",
  /* AMED_AARCH32_MNEMONIC_VSUB */ "VSUB",
  /* AMED_AARCH32_MNEMONIC_VSUBHN */ "VSUBHN",
  /* AMED_AARCH32_MNEMONIC_VSUBL */ "VSUBL",
  /* AMED_AARCH32_MNEMONIC_VSUBW */ "VSUBW",
  /* AMED_AARCH32_MNEMONIC_VSUDOT */ "VSUDOT",
  /* AMED_AARCH32_MNEMONIC_VSWP */ "VSWP",
  /* AMED_AARCH32_MNEMONIC_VTBL */ "VTBL",
  /* AMED_AARCH32_MNEMONIC_VTBX */ "VTBX",
  /* AMED_AARCH32_MNEMONIC_VTRN */ "VTRN",
  /* AMED_AARCH32_MNEMONIC_VTST */ "VTST",
  /* AMED_AARCH32_MNEMONIC_VUDOT */ "VUDOT",
  /* AMED_AARCH32_MNEMONIC_VUMMLA */ "VUMMLA",
  /* AMED_AARCH32_MNEMONIC_VUSDOT */ "VUSDOT",
  /* AMED_AARCH32_MNEMONIC_VUSMMLA */ "VUSMMLA",
  /* AMED_AARCH32_MNEMONIC_VUZP */ "VUZP",
  /* AMED_AARCH32_MNEMONIC_VZIP */ "VZIP",
  /* AMED_AARCH32_MNEMONIC_VACLE */ "VACLE",
  /* AMED_AARCH32_MNEMONIC_VACLT */ "VACLT",
  /* AMED_AARCH32_MNEMONIC_VPOP */ "VPOP",
  /* AMED_AARCH32_MNEMONIC_VPUSH */ "VPUSH",
};

const char* amed_aarch32_mnemonic_to_string(uint32_t value)
{
  assert(value >= AMED_AARCH32_MNEMONIC_NONE && value <= AMED_AARCH32_MNEMONIC_VPUSH);
  return amed_aarch32_mnemonic_map[value];
}

