
Threadx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fe4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  0800821c  0800821c  0000921c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008358  08008358  00009358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008360  08008360  00009360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008364  08008364  00009364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  20000000  08008368  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001090  20000010  08008378  0000a010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010a0  08008378  0000a0a0  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bfa6  00000000  00000000  0000a046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004323  00000000  00000000  00025fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001408  00000000  00000000  0002a310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000ed0  00000000  00000000  0002b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036b22  00000000  00000000  0002c5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c8a6  00000000  00000000  0006310a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014cbb3  00000000  00000000  0007f9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cc563  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cc0  00000000  00000000  001cc5a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000101  00000000  00000000  001d1268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000010 	.word	0x20000010
 8000254:	00000000 	.word	0x00000000
 8000258:	08008204 	.word	0x08008204

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000014 	.word	0x20000014
 8000274:	08008204 	.word	0x08008204

08000278 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000278:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800027a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027e:	4917      	ldr	r1, [pc, #92]	@ (80002dc <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000280:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000284:	4816      	ldr	r0, [pc, #88]	@ (80002e0 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000286:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000288:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 800028c:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028e:	4815      	ldr	r0, [pc, #84]	@ (80002e4 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000290:	4912      	ldr	r1, [pc, #72]	@ (80002dc <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 8000292:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000294:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000296:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800029a:	4913      	ldr	r1, [pc, #76]	@ (80002e8 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 800029c:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029e:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002a2:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a4:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a8:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ac:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002b0:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b4:	490d      	ldr	r1, [pc, #52]	@ (80002ec <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b6:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002ba:	4770      	bx	lr

080002bc <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002bc:	f7ff bffe 	b.w	80002bc <__tx_BadHandler>

080002c0 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c0:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c8:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002ca:	f000 f897 	bl	80003fc <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002ce:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002d2:	4770      	bx	lr

080002d4 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d4:	f7ff bffe 	b.w	80002d4 <__tx_NMIHandler>

080002d8 <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002d8:	f7ff bffe 	b.w	80002d8 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002dc:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002e0:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e4:	20000a94 	.word	0x20000a94
    LDR     r1, =SYSTICK_CYCLES
 80002e8:	000afc7f 	.word	0x000afc7f
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002ec:	40ff0000 	.word	0x40ff0000

080002f0 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002f0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f4:	4a2d      	ldr	r2, [pc, #180]	@ (80003ac <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f6:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002fc:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000300:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000304:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000306:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800030a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000312:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000316:	f3bf 8f6f 	isb	sy

0800031a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800031a:	e7fe      	b.n	800031a <__tx_wait_here>

0800031c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800031c:	4824      	ldr	r0, [pc, #144]	@ (80003b0 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031e:	4a25      	ldr	r2, [pc, #148]	@ (80003b4 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000320:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000326:	b191      	cbz	r1, 800034e <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000328:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800032a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000332:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000336:	d101      	bne.n	800033c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000338:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800033c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800033c:	4c1e      	ldr	r4, [pc, #120]	@ (80003b8 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033e:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000342:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000346:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000348:	b10d      	cbz	r5, 800034e <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800034a:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 800034c:	6023      	str	r3, [r4, #0]

0800034e <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800034e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000350:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000352:	b1d1      	cbz	r1, 800038a <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000354:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000356:	b662      	cpsie	i

08000358 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000358:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035a:	4c17      	ldr	r4, [pc, #92]	@ (80003b8 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800035c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000362:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000364:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000366:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800036a:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000372:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000376:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800037a:	d101      	bne.n	8000380 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 800037c:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000380 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000380:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000384:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000388:	4770      	bx	lr

0800038a <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800038a:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 800038c:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038e:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000390:	b909      	cbnz	r1, 8000396 <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000392:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 8000394:	e7f9      	b.n	800038a <__tx_ts_wait>

08000396 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000396:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 800039a:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039e:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a2:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003a4:	e7d8      	b.n	8000358 <__tx_ts_restore>
 80003a6:	bf00      	nop

080003a8 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a8:	4770      	bx	lr
 80003aa:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003ac:	20000b30 	.word	0x20000b30
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003b0:	20000a98 	.word	0x20000a98
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b4:	20000a9c 	.word	0x20000a9c
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b8:	2000109c 	.word	0x2000109c

080003bc <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003bc:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003be:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003c2:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c6:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ca:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003cc:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003d0:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003d2:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d4:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d6:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d8:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003da:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003dc:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003de:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003e0:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003e2:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e8:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 80003ee:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003f0:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f8:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003fa:	4770      	bx	lr

080003fc <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003fc:	4922      	ldr	r1, [pc, #136]	@ (8000488 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fe:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000400:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000404:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000406:	4b21      	ldr	r3, [pc, #132]	@ (800048c <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000408:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800040a:	b13a      	cbz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 800040c:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000410:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000412:	b91a      	cbnz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000414:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000416:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800041a:	6018      	str	r0, [r3, #0]

0800041c <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 800041c:	491d      	ldr	r1, [pc, #116]	@ (8000494 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041e:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000420:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000422:	b122      	cbz	r2, 800042e <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000424:	4b1c      	ldr	r3, [pc, #112]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000426:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800042a:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 800042c:	e008      	b.n	8000440 <__tx_timer_done>

0800042e <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042e:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000434:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000436:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000438:	d101      	bne.n	800043e <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 800043c:	6818      	ldr	r0, [r3, #0]

0800043e <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043e:	6008      	str	r0, [r1, #0]

08000440 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000440:	4b13      	ldr	r3, [pc, #76]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000442:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000444:	b912      	cbnz	r2, 800044c <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000446:	4914      	ldr	r1, [pc, #80]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000448:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800044a:	b1c8      	cbz	r0, 8000480 <__tx_timer_nothing_expired>

0800044c <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 800044c:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044e:	4912      	ldr	r1, [pc, #72]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000450:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000452:	b108      	cbz	r0, 8000458 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000454:	f007 fae2 	bl	8007a1c <_tx_timer_expiration_process>

08000458 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000458:	4b0d      	ldr	r3, [pc, #52]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800045a:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 800045c:	b172      	cbz	r2, 800047c <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045e:	f007 fa4f 	bl	8007900 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000462:	4810      	ldr	r0, [pc, #64]	@ (80004a4 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000464:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000466:	b949      	cbnz	r1, 800047c <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000468:	480f      	ldr	r0, [pc, #60]	@ (80004a8 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800046a:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800046c:	4a0f      	ldr	r2, [pc, #60]	@ (80004ac <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046e:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000470:	480f      	ldr	r0, [pc, #60]	@ (80004b0 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000476:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000478:	d000      	beq.n	800047c <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800047a:	6002      	str	r2, [r0, #0]

0800047c <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 800047c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000480 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000480:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000484:	4770      	bx	lr
 8000486:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000488:	20000b3c 	.word	0x20000b3c
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800048c:	2000109c 	.word	0x2000109c
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000490:	20000b40 	.word	0x20000b40
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000494:	20000bcc 	.word	0x20000bcc
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000498:	20000bd0 	.word	0x20000bd0
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800049c:	20000bc8 	.word	0x20000bc8
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004a0:	20000bc4 	.word	0x20000bc4
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a4:	20000b30 	.word	0x20000b30
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a8:	20000a98 	.word	0x20000a98
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004ac:	20000a9c 	.word	0x20000a9c
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004b0:	e000ed04 	.word	0xe000ed04

080004b4 <strlen>:
 80004b4:	4603      	mov	r3, r0
 80004b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004ba:	2a00      	cmp	r2, #0
 80004bc:	d1fb      	bne.n	80004b6 <strlen+0x2>
 80004be:	1a18      	subs	r0, r3, r0
 80004c0:	3801      	subs	r0, #1
 80004c2:	4770      	bx	lr

080004c4 <__aeabi_uldivmod>:
 80004c4:	b953      	cbnz	r3, 80004dc <__aeabi_uldivmod+0x18>
 80004c6:	b94a      	cbnz	r2, 80004dc <__aeabi_uldivmod+0x18>
 80004c8:	2900      	cmp	r1, #0
 80004ca:	bf08      	it	eq
 80004cc:	2800      	cmpeq	r0, #0
 80004ce:	bf1c      	itt	ne
 80004d0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80004d4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80004d8:	f000 b9b0 	b.w	800083c <__aeabi_idiv0>
 80004dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80004e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004e4:	f000 f806 	bl	80004f4 <__udivmoddi4>
 80004e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004f0:	b004      	add	sp, #16
 80004f2:	4770      	bx	lr

080004f4 <__udivmoddi4>:
 80004f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004f8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80004fa:	4688      	mov	r8, r1
 80004fc:	4604      	mov	r4, r0
 80004fe:	468e      	mov	lr, r1
 8000500:	2b00      	cmp	r3, #0
 8000502:	d14a      	bne.n	800059a <__udivmoddi4+0xa6>
 8000504:	428a      	cmp	r2, r1
 8000506:	4617      	mov	r7, r2
 8000508:	d95f      	bls.n	80005ca <__udivmoddi4+0xd6>
 800050a:	fab2 f682 	clz	r6, r2
 800050e:	b14e      	cbz	r6, 8000524 <__udivmoddi4+0x30>
 8000510:	f1c6 0320 	rsb	r3, r6, #32
 8000514:	fa01 fe06 	lsl.w	lr, r1, r6
 8000518:	40b7      	lsls	r7, r6
 800051a:	40b4      	lsls	r4, r6
 800051c:	fa20 f303 	lsr.w	r3, r0, r3
 8000520:	ea43 0e0e 	orr.w	lr, r3, lr
 8000524:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	fbbe f1f8 	udiv	r1, lr, r8
 8000532:	fb08 ee11 	mls	lr, r8, r1, lr
 8000536:	fb01 f20c 	mul.w	r2, r1, ip
 800053a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800053e:	429a      	cmp	r2, r3
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x5e>
 8000542:	18fb      	adds	r3, r7, r3
 8000544:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000548:	d202      	bcs.n	8000550 <__udivmoddi4+0x5c>
 800054a:	429a      	cmp	r2, r3
 800054c:	f200 8154 	bhi.w	80007f8 <__udivmoddi4+0x304>
 8000550:	4601      	mov	r1, r0
 8000552:	1a9b      	subs	r3, r3, r2
 8000554:	b2a2      	uxth	r2, r4
 8000556:	fbb3 f0f8 	udiv	r0, r3, r8
 800055a:	fb08 3310 	mls	r3, r8, r0, r3
 800055e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000562:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000566:	4594      	cmp	ip, r2
 8000568:	d90b      	bls.n	8000582 <__udivmoddi4+0x8e>
 800056a:	18ba      	adds	r2, r7, r2
 800056c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000570:	bf2c      	ite	cs
 8000572:	2401      	movcs	r4, #1
 8000574:	2400      	movcc	r4, #0
 8000576:	4594      	cmp	ip, r2
 8000578:	d902      	bls.n	8000580 <__udivmoddi4+0x8c>
 800057a:	2c00      	cmp	r4, #0
 800057c:	f000 813f 	beq.w	80007fe <__udivmoddi4+0x30a>
 8000580:	4618      	mov	r0, r3
 8000582:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000586:	eba2 020c 	sub.w	r2, r2, ip
 800058a:	2100      	movs	r1, #0
 800058c:	b11d      	cbz	r5, 8000596 <__udivmoddi4+0xa2>
 800058e:	40f2      	lsrs	r2, r6
 8000590:	2300      	movs	r3, #0
 8000592:	e9c5 2300 	strd	r2, r3, [r5]
 8000596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800059a:	428b      	cmp	r3, r1
 800059c:	d905      	bls.n	80005aa <__udivmoddi4+0xb6>
 800059e:	b10d      	cbz	r5, 80005a4 <__udivmoddi4+0xb0>
 80005a0:	e9c5 0100 	strd	r0, r1, [r5]
 80005a4:	2100      	movs	r1, #0
 80005a6:	4608      	mov	r0, r1
 80005a8:	e7f5      	b.n	8000596 <__udivmoddi4+0xa2>
 80005aa:	fab3 f183 	clz	r1, r3
 80005ae:	2900      	cmp	r1, #0
 80005b0:	d14e      	bne.n	8000650 <__udivmoddi4+0x15c>
 80005b2:	4543      	cmp	r3, r8
 80005b4:	f0c0 8112 	bcc.w	80007dc <__udivmoddi4+0x2e8>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	f240 810f 	bls.w	80007dc <__udivmoddi4+0x2e8>
 80005be:	4608      	mov	r0, r1
 80005c0:	2d00      	cmp	r5, #0
 80005c2:	d0e8      	beq.n	8000596 <__udivmoddi4+0xa2>
 80005c4:	e9c5 4e00 	strd	r4, lr, [r5]
 80005c8:	e7e5      	b.n	8000596 <__udivmoddi4+0xa2>
 80005ca:	2a00      	cmp	r2, #0
 80005cc:	f000 80ac 	beq.w	8000728 <__udivmoddi4+0x234>
 80005d0:	fab2 f682 	clz	r6, r2
 80005d4:	2e00      	cmp	r6, #0
 80005d6:	f040 80bb 	bne.w	8000750 <__udivmoddi4+0x25c>
 80005da:	1a8b      	subs	r3, r1, r2
 80005dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80005e0:	b2bc      	uxth	r4, r7
 80005e2:	2101      	movs	r1, #1
 80005e4:	0c02      	lsrs	r2, r0, #16
 80005e6:	b280      	uxth	r0, r0
 80005e8:	fbb3 fcfe 	udiv	ip, r3, lr
 80005ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80005f0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80005f4:	fb04 f20c 	mul.w	r2, r4, ip
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d90e      	bls.n	800061a <__udivmoddi4+0x126>
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000602:	bf2c      	ite	cs
 8000604:	f04f 0901 	movcs.w	r9, #1
 8000608:	f04f 0900 	movcc.w	r9, #0
 800060c:	429a      	cmp	r2, r3
 800060e:	d903      	bls.n	8000618 <__udivmoddi4+0x124>
 8000610:	f1b9 0f00 	cmp.w	r9, #0
 8000614:	f000 80ec 	beq.w	80007f0 <__udivmoddi4+0x2fc>
 8000618:	46c4      	mov	ip, r8
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	fb04 f408 	mul.w	r4, r4, r8
 8000628:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 800062c:	4294      	cmp	r4, r2
 800062e:	d90b      	bls.n	8000648 <__udivmoddi4+0x154>
 8000630:	18ba      	adds	r2, r7, r2
 8000632:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000636:	bf2c      	ite	cs
 8000638:	2001      	movcs	r0, #1
 800063a:	2000      	movcc	r0, #0
 800063c:	4294      	cmp	r4, r2
 800063e:	d902      	bls.n	8000646 <__udivmoddi4+0x152>
 8000640:	2800      	cmp	r0, #0
 8000642:	f000 80d1 	beq.w	80007e8 <__udivmoddi4+0x2f4>
 8000646:	4698      	mov	r8, r3
 8000648:	1b12      	subs	r2, r2, r4
 800064a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 800064e:	e79d      	b.n	800058c <__udivmoddi4+0x98>
 8000650:	f1c1 0620 	rsb	r6, r1, #32
 8000654:	408b      	lsls	r3, r1
 8000656:	fa08 f401 	lsl.w	r4, r8, r1
 800065a:	fa00 f901 	lsl.w	r9, r0, r1
 800065e:	fa22 f706 	lsr.w	r7, r2, r6
 8000662:	fa28 f806 	lsr.w	r8, r8, r6
 8000666:	408a      	lsls	r2, r1
 8000668:	431f      	orrs	r7, r3
 800066a:	fa20 f306 	lsr.w	r3, r0, r6
 800066e:	0c38      	lsrs	r0, r7, #16
 8000670:	4323      	orrs	r3, r4
 8000672:	fa1f fc87 	uxth.w	ip, r7
 8000676:	0c1c      	lsrs	r4, r3, #16
 8000678:	fbb8 fef0 	udiv	lr, r8, r0
 800067c:	fb00 881e 	mls	r8, r0, lr, r8
 8000680:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000684:	fb0e f80c 	mul.w	r8, lr, ip
 8000688:	45a0      	cmp	r8, r4
 800068a:	d90e      	bls.n	80006aa <__udivmoddi4+0x1b6>
 800068c:	193c      	adds	r4, r7, r4
 800068e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000692:	bf2c      	ite	cs
 8000694:	f04f 0b01 	movcs.w	fp, #1
 8000698:	f04f 0b00 	movcc.w	fp, #0
 800069c:	45a0      	cmp	r8, r4
 800069e:	d903      	bls.n	80006a8 <__udivmoddi4+0x1b4>
 80006a0:	f1bb 0f00 	cmp.w	fp, #0
 80006a4:	f000 80b8 	beq.w	8000818 <__udivmoddi4+0x324>
 80006a8:	46d6      	mov	lr, sl
 80006aa:	eba4 0408 	sub.w	r4, r4, r8
 80006ae:	fa1f f883 	uxth.w	r8, r3
 80006b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80006b6:	fb00 4413 	mls	r4, r0, r3, r4
 80006ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80006be:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80006c2:	45a4      	cmp	ip, r4
 80006c4:	d90e      	bls.n	80006e4 <__udivmoddi4+0x1f0>
 80006c6:	193c      	adds	r4, r7, r4
 80006c8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80006cc:	bf2c      	ite	cs
 80006ce:	f04f 0801 	movcs.w	r8, #1
 80006d2:	f04f 0800 	movcc.w	r8, #0
 80006d6:	45a4      	cmp	ip, r4
 80006d8:	d903      	bls.n	80006e2 <__udivmoddi4+0x1ee>
 80006da:	f1b8 0f00 	cmp.w	r8, #0
 80006de:	f000 809f 	beq.w	8000820 <__udivmoddi4+0x32c>
 80006e2:	4603      	mov	r3, r0
 80006e4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80006e8:	eba4 040c 	sub.w	r4, r4, ip
 80006ec:	fba0 ec02 	umull	lr, ip, r0, r2
 80006f0:	4564      	cmp	r4, ip
 80006f2:	4673      	mov	r3, lr
 80006f4:	46e0      	mov	r8, ip
 80006f6:	d302      	bcc.n	80006fe <__udivmoddi4+0x20a>
 80006f8:	d107      	bne.n	800070a <__udivmoddi4+0x216>
 80006fa:	45f1      	cmp	r9, lr
 80006fc:	d205      	bcs.n	800070a <__udivmoddi4+0x216>
 80006fe:	ebbe 0302 	subs.w	r3, lr, r2
 8000702:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000706:	3801      	subs	r0, #1
 8000708:	46e0      	mov	r8, ip
 800070a:	b15d      	cbz	r5, 8000724 <__udivmoddi4+0x230>
 800070c:	ebb9 0203 	subs.w	r2, r9, r3
 8000710:	eb64 0408 	sbc.w	r4, r4, r8
 8000714:	fa04 f606 	lsl.w	r6, r4, r6
 8000718:	fa22 f301 	lsr.w	r3, r2, r1
 800071c:	40cc      	lsrs	r4, r1
 800071e:	431e      	orrs	r6, r3
 8000720:	e9c5 6400 	strd	r6, r4, [r5]
 8000724:	2100      	movs	r1, #0
 8000726:	e736      	b.n	8000596 <__udivmoddi4+0xa2>
 8000728:	fbb1 fcf2 	udiv	ip, r1, r2
 800072c:	0c01      	lsrs	r1, r0, #16
 800072e:	4614      	mov	r4, r2
 8000730:	b280      	uxth	r0, r0
 8000732:	4696      	mov	lr, r2
 8000734:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000738:	2620      	movs	r6, #32
 800073a:	4690      	mov	r8, r2
 800073c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000740:	4610      	mov	r0, r2
 8000742:	fbb1 f1f2 	udiv	r1, r1, r2
 8000746:	eba3 0308 	sub.w	r3, r3, r8
 800074a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800074e:	e74b      	b.n	80005e8 <__udivmoddi4+0xf4>
 8000750:	40b7      	lsls	r7, r6
 8000752:	f1c6 0320 	rsb	r3, r6, #32
 8000756:	fa01 f206 	lsl.w	r2, r1, r6
 800075a:	fa21 f803 	lsr.w	r8, r1, r3
 800075e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000762:	fa20 f303 	lsr.w	r3, r0, r3
 8000766:	b2bc      	uxth	r4, r7
 8000768:	40b0      	lsls	r0, r6
 800076a:	4313      	orrs	r3, r2
 800076c:	0c02      	lsrs	r2, r0, #16
 800076e:	0c19      	lsrs	r1, r3, #16
 8000770:	b280      	uxth	r0, r0
 8000772:	fbb8 f9fe 	udiv	r9, r8, lr
 8000776:	fb0e 8819 	mls	r8, lr, r9, r8
 800077a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800077e:	fb09 f804 	mul.w	r8, r9, r4
 8000782:	4588      	cmp	r8, r1
 8000784:	d951      	bls.n	800082a <__udivmoddi4+0x336>
 8000786:	1879      	adds	r1, r7, r1
 8000788:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 800078c:	bf2c      	ite	cs
 800078e:	f04f 0a01 	movcs.w	sl, #1
 8000792:	f04f 0a00 	movcc.w	sl, #0
 8000796:	4588      	cmp	r8, r1
 8000798:	d902      	bls.n	80007a0 <__udivmoddi4+0x2ac>
 800079a:	f1ba 0f00 	cmp.w	sl, #0
 800079e:	d031      	beq.n	8000804 <__udivmoddi4+0x310>
 80007a0:	eba1 0108 	sub.w	r1, r1, r8
 80007a4:	fbb1 f9fe 	udiv	r9, r1, lr
 80007a8:	fb09 f804 	mul.w	r8, r9, r4
 80007ac:	fb0e 1119 	mls	r1, lr, r9, r1
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007b6:	4543      	cmp	r3, r8
 80007b8:	d235      	bcs.n	8000826 <__udivmoddi4+0x332>
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80007c0:	bf2c      	ite	cs
 80007c2:	f04f 0a01 	movcs.w	sl, #1
 80007c6:	f04f 0a00 	movcc.w	sl, #0
 80007ca:	4543      	cmp	r3, r8
 80007cc:	d2bb      	bcs.n	8000746 <__udivmoddi4+0x252>
 80007ce:	f1ba 0f00 	cmp.w	sl, #0
 80007d2:	d1b8      	bne.n	8000746 <__udivmoddi4+0x252>
 80007d4:	f1a9 0102 	sub.w	r1, r9, #2
 80007d8:	443b      	add	r3, r7
 80007da:	e7b4      	b.n	8000746 <__udivmoddi4+0x252>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb68 0203 	sbc.w	r2, r8, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	4696      	mov	lr, r2
 80007e6:	e6eb      	b.n	80005c0 <__udivmoddi4+0xcc>
 80007e8:	443a      	add	r2, r7
 80007ea:	f1a8 0802 	sub.w	r8, r8, #2
 80007ee:	e72b      	b.n	8000648 <__udivmoddi4+0x154>
 80007f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80007f4:	443b      	add	r3, r7
 80007f6:	e710      	b.n	800061a <__udivmoddi4+0x126>
 80007f8:	3902      	subs	r1, #2
 80007fa:	443b      	add	r3, r7
 80007fc:	e6a9      	b.n	8000552 <__udivmoddi4+0x5e>
 80007fe:	443a      	add	r2, r7
 8000800:	3802      	subs	r0, #2
 8000802:	e6be      	b.n	8000582 <__udivmoddi4+0x8e>
 8000804:	eba7 0808 	sub.w	r8, r7, r8
 8000808:	f1a9 0c02 	sub.w	ip, r9, #2
 800080c:	4441      	add	r1, r8
 800080e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000812:	fb09 f804 	mul.w	r8, r9, r4
 8000816:	e7c9      	b.n	80007ac <__udivmoddi4+0x2b8>
 8000818:	f1ae 0e02 	sub.w	lr, lr, #2
 800081c:	443c      	add	r4, r7
 800081e:	e744      	b.n	80006aa <__udivmoddi4+0x1b6>
 8000820:	3b02      	subs	r3, #2
 8000822:	443c      	add	r4, r7
 8000824:	e75e      	b.n	80006e4 <__udivmoddi4+0x1f0>
 8000826:	4649      	mov	r1, r9
 8000828:	e78d      	b.n	8000746 <__udivmoddi4+0x252>
 800082a:	eba1 0108 	sub.w	r1, r1, r8
 800082e:	46cc      	mov	ip, r9
 8000830:	fbb1 f9fe 	udiv	r9, r1, lr
 8000834:	fb09 f804 	mul.w	r8, r9, r4
 8000838:	e7b8      	b.n	80007ac <__udivmoddi4+0x2b8>
 800083a:	bf00      	nop

0800083c <__aeabi_idiv0>:
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af02      	add	r7, sp, #8
 8000846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800084c:	2334      	movs	r3, #52	@ 0x34
 800084e:	9300      	str	r3, [sp, #0]
 8000850:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000854:	4a0b      	ldr	r2, [pc, #44]	@ (8000884 <tx_application_define+0x44>)
 8000856:	490c      	ldr	r1, [pc, #48]	@ (8000888 <tx_application_define+0x48>)
 8000858:	480c      	ldr	r0, [pc, #48]	@ (800088c <tx_application_define+0x4c>)
 800085a:	f007 fb15 	bl	8007e88 <_txe_byte_pool_create>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10a      	bne.n	800087a <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <tx_application_define+0x4c>)
 8000866:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000868:	68b8      	ldr	r0, [r7, #8]
 800086a:	f000 f811 	bl	8000890 <App_ThreadX_Init>
 800086e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000876:	bf00      	nop
 8000878:	e7fd      	b.n	8000876 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	2000002c 	.word	0x2000002c
 8000888:	0800821c 	.word	0x0800821c
 800088c:	2000042c 	.word	0x2000042c

08000890 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08c      	sub	sp, #48	@ 0x30
 8000894:	af08      	add	r7, sp, #32
 8000896:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000898:	2300      	movs	r3, #0
 800089a:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */
  /* USER CODE BEGIN App_ThreadX_Init */
  uint8_t status;
  status =0;
 800089c:	2300      	movs	r3, #0
 800089e:	73fb      	strb	r3, [r7, #15]
  if (tx_thread_create(&thread_ptr1, "led_thread1", ld1_thread_entry, 0, thread_stack1, THREAD_STACK_SIZE,
 80008a0:	23b0      	movs	r3, #176	@ 0xb0
 80008a2:	9306      	str	r3, [sp, #24]
 80008a4:	2301      	movs	r3, #1
 80008a6:	9305      	str	r3, [sp, #20]
 80008a8:	2301      	movs	r3, #1
 80008aa:	9304      	str	r3, [sp, #16]
 80008ac:	230a      	movs	r3, #10
 80008ae:	9303      	str	r3, [sp, #12]
 80008b0:	230a      	movs	r3, #10
 80008b2:	9302      	str	r3, [sp, #8]
 80008b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008b8:	9301      	str	r3, [sp, #4]
 80008ba:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <App_ThreadX_Init+0x60>)
 80008bc:	9300      	str	r3, [sp, #0]
 80008be:	2300      	movs	r3, #0
 80008c0:	4a0c      	ldr	r2, [pc, #48]	@ (80008f4 <App_ThreadX_Init+0x64>)
 80008c2:	490d      	ldr	r1, [pc, #52]	@ (80008f8 <App_ThreadX_Init+0x68>)
 80008c4:	480d      	ldr	r0, [pc, #52]	@ (80008fc <App_ThreadX_Init+0x6c>)
 80008c6:	f007 fb7f 	bl	8007fc8 <_txe_thread_create>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <App_ThreadX_Init+0x44>
   10, 10, 1, TX_AUTO_START) != TX_SUCCESS)
	  status = TX_THREAD_ERROR;
 80008d0:	230e      	movs	r3, #14
 80008d2:	73fb      	strb	r3, [r7, #15]
  if (status)
 80008d4:	7bfb      	ldrb	r3, [r7, #15]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d004      	beq.n	80008e4 <App_ThreadX_Init+0x54>
  	  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2180      	movs	r1, #128	@ 0x80
 80008de:	4808      	ldr	r0, [pc, #32]	@ (8000900 <App_ThreadX_Init+0x70>)
 80008e0:	f001 fb96 	bl	8002010 <HAL_GPIO_WritePin>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80008e4:	68bb      	ldr	r3, [r7, #8]
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3710      	adds	r7, #16
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000460 	.word	0x20000460
 80008f4:	08000911 	.word	0x08000911
 80008f8:	08008230 	.word	0x08008230
 80008fc:	20000860 	.word	0x20000860
 8000900:	42021c00 	.word	0x42021c00

08000904 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Before_Kernel_Start */

  /* USER CODE END Before_Kernel_Start */

  tx_kernel_enter();
 8000908:	f006 fc00 	bl	800710c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN Kernel_Start_Error */

  /* USER CODE END Kernel_Start_Error */
}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}

08000910 <ld1_thread_entry>:

/* USER CODE BEGIN 1 */
VOID ld1_thread_entry(ULONG initial_input)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "Tick\r\n";
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <ld1_thread_entry+0x24>)
 800091a:	60fb      	str	r3, [r7, #12]
	while (1)
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 800091c:	68f8      	ldr	r0, [r7, #12]
 800091e:	f7ff fdc9 	bl	80004b4 <strlen>
 8000922:	4603      	mov	r3, r0
 8000924:	b29a      	uxth	r2, r3
 8000926:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800092a:	68f9      	ldr	r1, [r7, #12]
 800092c:	4802      	ldr	r0, [pc, #8]	@ (8000938 <ld1_thread_entry+0x28>)
 800092e:	f005 fdb1 	bl	8006494 <HAL_UART_Transmit>
 8000932:	e7f3      	b.n	800091c <ld1_thread_entry+0xc>
 8000934:	0800823c 	.word	0x0800823c
 8000938:	200009c8 	.word	0x200009c8

0800093c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000940:	f000 fdc4 	bl	80014cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000944:	f000 f86c 	bl	8000a20 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000948:	f000 f80e 	bl	8000968 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800094c:	f000 f95c 	bl	8000c08 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000950:	f000 f8fa 	bl	8000b48 <MX_ICACHE_Init>
  MX_FDCAN1_Init();
 8000954:	f000 f872 	bl	8000a3c <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000958:	f000 f8b6 	bl	8000ac8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800095c:	f000 f908 	bl	8000b70 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000960:	f7ff ffd0 	bl	8000904 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <main+0x28>

08000968 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b09e      	sub	sp, #120	@ 0x78
 800096c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096e:	f107 0318 	add.w	r3, r7, #24
 8000972:	2260      	movs	r2, #96	@ 0x60
 8000974:	2100      	movs	r1, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f007 fc18 	bl	80081ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800097c:	463b      	mov	r3, r7
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
 8000986:	60da      	str	r2, [r3, #12]
 8000988:	611a      	str	r2, [r3, #16]
 800098a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 800098c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000990:	f001 fcb8 	bl	8002304 <HAL_PWREx_ControlVoltageScaling>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0x36>
  {
    Error_Handler();
 800099a:	f000 fbbf 	bl	800111c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800099e:	2310      	movs	r3, #16
 80009a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009a2:	2301      	movs	r3, #1
 80009a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80009a6:	2310      	movs	r3, #16
 80009a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ae:	2302      	movs	r3, #2
 80009b0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009b2:	2301      	movs	r3, #1
 80009b4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 80009b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 80009bc:	2303      	movs	r3, #3
 80009be:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 9;
 80009c0:	2309      	movs	r3, #9
 80009c2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009c4:	2302      	movs	r3, #2
 80009c6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009c8:	2304      	movs	r3, #4
 80009ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009cc:	2302      	movs	r3, #2
 80009ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80009d0:	230c      	movs	r3, #12
 80009d2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009d8:	f107 0318 	add.w	r3, r7, #24
 80009dc:	4618      	mov	r0, r3
 80009de:	f001 fd7d 	bl	80024dc <HAL_RCC_OscConfig>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <SystemClock_Config+0x84>
  {
    Error_Handler();
 80009e8:	f000 fb98 	bl	800111c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ec:	231f      	movs	r3, #31
 80009ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f0:	2303      	movs	r3, #3
 80009f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f4:	2300      	movs	r3, #0
 80009f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009f8:	2300      	movs	r3, #0
 80009fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009fc:	2300      	movs	r3, #0
 80009fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a04:	463b      	mov	r3, r7
 8000a06:	2102      	movs	r1, #2
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f002 fc43 	bl	8003294 <HAL_RCC_ClockConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000a14:	f000 fb82 	bl	800111c <Error_Handler>
  }
}
 8000a18:	bf00      	nop
 8000a1a:	3778      	adds	r7, #120	@ 0x78
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000a24:	f001 fd4a 	bl	80024bc <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000a28:	2002      	movs	r0, #2
 8000a2a:	f001 fcf7 	bl	800241c <HAL_PWREx_ConfigSupply>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000a34:	f000 fb72 	bl	800111c <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000a40:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a42:	4a20      	ldr	r2, [pc, #128]	@ (8000ac4 <MX_FDCAN1_Init+0x88>)
 8000a44:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000a46:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000a52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000a58:	4b19      	ldr	r3, [pc, #100]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000a5e:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a6c:	2210      	movs	r2, #16
 8000a6e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000a70:	4b13      	ldr	r3, [pc, #76]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000a76:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000a7c:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a7e:	2201      	movs	r2, #1
 8000a80:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000a82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000a88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000a94:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000aa0:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <MX_FDCAN1_Init+0x84>)
 8000aae:	f000 ff27 	bl	8001900 <HAL_FDCAN_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000ab8:	f000 fb30 	bl	800111c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000910 	.word	0x20000910
 8000ac4:	4000a400 	.word	0x4000a400

08000ac8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000acc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000ace:	4a1c      	ldr	r2, [pc, #112]	@ (8000b40 <MX_I2C2_Init+0x78>)
 8000ad0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2050DBFF;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b44 <MX_I2C2_Init+0x7c>)
 8000ad6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ade:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae4:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000aea:	4b14      	ldr	r3, [pc, #80]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000af0:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af6:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000afc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b02:	480e      	ldr	r0, [pc, #56]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000b04:	f001 fa9c 	bl	8002040 <HAL_I2C_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b0e:	f000 fb05 	bl	800111c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b12:	2100      	movs	r1, #0
 8000b14:	4809      	ldr	r0, [pc, #36]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000b16:	f001 fb2e 	bl	8002176 <HAL_I2CEx_ConfigAnalogFilter>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b20:	f000 fafc 	bl	800111c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b24:	2100      	movs	r1, #0
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <MX_I2C2_Init+0x74>)
 8000b28:	f001 fb70 	bl	800220c <HAL_I2CEx_ConfigDigitalFilter>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b32:	f000 faf3 	bl	800111c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000974 	.word	0x20000974
 8000b40:	40005800 	.word	0x40005800
 8000b44:	2050dbff 	.word	0x2050dbff

08000b48 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f001 fba9 	bl	80022a4 <HAL_ICACHE_ConfigAssociativityMode>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000b58:	f000 fae0 	bl	800111c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000b5c:	f001 fbc2 	bl	80022e4 <HAL_ICACHE_Enable>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000b66:	f000 fad9 	bl	800111c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b74:	4b22      	ldr	r3, [pc, #136]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000b76:	4a23      	ldr	r2, [pc, #140]	@ (8000c04 <MX_USART1_UART_Init+0x94>)
 8000b78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b7a:	4b21      	ldr	r3, [pc, #132]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000b7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b82:	4b1f      	ldr	r3, [pc, #124]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b88:	4b1d      	ldr	r3, [pc, #116]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b94:	4b1a      	ldr	r3, [pc, #104]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000b96:	220c      	movs	r2, #12
 8000b98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b9a:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ba0:	4b17      	ldr	r3, [pc, #92]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bac:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bb2:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bb8:	4811      	ldr	r0, [pc, #68]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000bba:	f005 fc1b 	bl	80063f4 <HAL_UART_Init>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000bc4:	f000 faaa 	bl	800111c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bc8:	2100      	movs	r1, #0
 8000bca:	480d      	ldr	r0, [pc, #52]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000bcc:	f006 f8fa 	bl	8006dc4 <HAL_UARTEx_SetTxFifoThreshold>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000bd6:	f000 faa1 	bl	800111c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bda:	2100      	movs	r1, #0
 8000bdc:	4808      	ldr	r0, [pc, #32]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000bde:	f006 f92f 	bl	8006e40 <HAL_UARTEx_SetRxFifoThreshold>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000be8:	f000 fa98 	bl	800111c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000bec:	4804      	ldr	r0, [pc, #16]	@ (8000c00 <MX_USART1_UART_Init+0x90>)
 8000bee:	f006 f8b0 	bl	8006d52 <HAL_UARTEx_DisableFifoMode>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000bf8:	f000 fa90 	bl	800111c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	200009c8 	.word	0x200009c8
 8000c04:	40013800 	.word	0x40013800

08000c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08e      	sub	sp, #56	@ 0x38
 8000c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	60da      	str	r2, [r3, #12]
 8000c1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c1e:	4bbe      	ldr	r3, [pc, #760]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c24:	4abc      	ldr	r2, [pc, #752]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c2a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c2e:	4bba      	ldr	r3, [pc, #744]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c38:	623b      	str	r3, [r7, #32]
 8000c3a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c3c:	4bb6      	ldr	r3, [pc, #728]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c42:	4ab5      	ldr	r2, [pc, #724]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c44:	f043 0304 	orr.w	r3, r3, #4
 8000c48:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c4c:	4bb2      	ldr	r3, [pc, #712]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c52:	f003 0304 	and.w	r3, r3, #4
 8000c56:	61fb      	str	r3, [r7, #28]
 8000c58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	4baf      	ldr	r3, [pc, #700]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c60:	4aad      	ldr	r2, [pc, #692]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c62:	f043 0301 	orr.w	r3, r3, #1
 8000c66:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c6a:	4bab      	ldr	r3, [pc, #684]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c70:	f003 0301 	and.w	r3, r3, #1
 8000c74:	61bb      	str	r3, [r7, #24]
 8000c76:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000c78:	4ba7      	ldr	r3, [pc, #668]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c7e:	4aa6      	ldr	r2, [pc, #664]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c84:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c88:	4ba3      	ldr	r3, [pc, #652]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c96:	4ba0      	ldr	r3, [pc, #640]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c9c:	4a9e      	ldr	r2, [pc, #632]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ca2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ca6:	4b9c      	ldr	r3, [pc, #624]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cb0:	613b      	str	r3, [r7, #16]
 8000cb2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb4:	4b98      	ldr	r3, [pc, #608]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cba:	4a97      	ldr	r2, [pc, #604]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000cbc:	f043 0302 	orr.w	r3, r3, #2
 8000cc0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000cc4:	4b94      	ldr	r3, [pc, #592]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cca:	f003 0302 	and.w	r3, r3, #2
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd2:	4b91      	ldr	r3, [pc, #580]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000cd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cd8:	4a8f      	ldr	r2, [pc, #572]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000cda:	f043 0308 	orr.w	r3, r3, #8
 8000cde:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ce2:	4b8d      	ldr	r3, [pc, #564]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ce8:	f003 0308 	and.w	r3, r3, #8
 8000cec:	60bb      	str	r3, [r7, #8]
 8000cee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cf0:	4b89      	ldr	r3, [pc, #548]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cf6:	4a88      	ldr	r2, [pc, #544]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000cf8:	f043 0310 	orr.w	r3, r3, #16
 8000cfc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d00:	4b85      	ldr	r3, [pc, #532]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000d02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d06:	f003 0310 	and.w	r3, r3, #16
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d0e:	4b82      	ldr	r3, [pc, #520]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000d10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d14:	4a80      	ldr	r2, [pc, #512]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000d16:	f043 0320 	orr.w	r3, r3, #32
 8000d1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d1e:	4b7e      	ldr	r3, [pc, #504]	@ (8000f18 <MX_GPIO_Init+0x310>)
 8000d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d24:	f003 0320 	and.w	r3, r3, #32
 8000d28:	603b      	str	r3, [r7, #0]
 8000d2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2120      	movs	r1, #32
 8000d30:	487a      	ldr	r0, [pc, #488]	@ (8000f1c <MX_GPIO_Init+0x314>)
 8000d32:	f001 f96d 	bl	8002010 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	21c2      	movs	r1, #194	@ 0xc2
 8000d3a:	4879      	ldr	r0, [pc, #484]	@ (8000f20 <MX_GPIO_Init+0x318>)
 8000d3c:	f001 f968 	bl	8002010 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8000d40:	2200      	movs	r2, #0
 8000d42:	2140      	movs	r1, #64	@ 0x40
 8000d44:	4877      	ldr	r0, [pc, #476]	@ (8000f24 <MX_GPIO_Init+0x31c>)
 8000d46:	f001 f963 	bl	8002010 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8000d50:	4875      	ldr	r0, [pc, #468]	@ (8000f28 <MX_GPIO_Init+0x320>)
 8000d52:	f001 f95d 	bl	8002010 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8000d56:	f248 0324 	movw	r3, #32804	@ 0x8024
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d68:	4619      	mov	r1, r3
 8000d6a:	486e      	ldr	r0, [pc, #440]	@ (8000f24 <MX_GPIO_Init+0x31c>)
 8000d6c:	f000 ff70 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_UART4_RX_Pin WRLS_UART4_TX_Pin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8000d70:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d76:	2302      	movs	r3, #2
 8000d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d82:	2308      	movs	r3, #8
 8000d84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4867      	ldr	r0, [pc, #412]	@ (8000f2c <MX_GPIO_Init+0x324>)
 8000d8e:	f000 ff5f 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 8000d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da4:	4619      	mov	r1, r3
 8000da6:	4862      	ldr	r0, [pc, #392]	@ (8000f30 <MX_GPIO_Init+0x328>)
 8000da8:	f000 ff52 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_F_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 8000dac:	2320      	movs	r3, #32
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8000dbc:	2305      	movs	r3, #5
 8000dbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8000dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	485b      	ldr	r0, [pc, #364]	@ (8000f34 <MX_GPIO_Init+0x32c>)
 8000dc8:	f000 ff42 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO5_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 8000de0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de4:	4619      	mov	r1, r3
 8000de6:	4853      	ldr	r0, [pc, #332]	@ (8000f34 <MX_GPIO_Init+0x32c>)
 8000de8:	f000 ff32 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO7_Pin OCTOSPI_F_IO5_Pin OCTOSPI_F_IO6_Pin OCTOSPI_F_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 8000dec:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8000dfe:	2305      	movs	r3, #5
 8000e00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000e02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e06:	4619      	mov	r1, r3
 8000e08:	4845      	ldr	r0, [pc, #276]	@ (8000f20 <MX_GPIO_Init+0x318>)
 8000e0a:	f000 ff21 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 8000e0e:	2308      	movs	r3, #8
 8000e10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e12:	2300      	movs	r3, #0
 8000e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e1e:	4619      	mov	r1, r3
 8000e20:	483f      	ldr	r0, [pc, #252]	@ (8000f20 <MX_GPIO_Init+0x318>)
 8000e22:	f000 ff15 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8000e26:	2320      	movs	r3, #32
 8000e28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e32:	2300      	movs	r3, #0
 8000e34:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8000e36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4837      	ldr	r0, [pc, #220]	@ (8000f1c <MX_GPIO_Init+0x314>)
 8000e3e:	f000 ff07 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_SPI2_MOSI_Pin WRLS_SPI2_MISO_Pin WRLS_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 8000e42:	231a      	movs	r3, #26
 8000e44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e46:	2302      	movs	r3, #2
 8000e48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e52:	2305      	movs	r3, #5
 8000e54:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4836      	ldr	r0, [pc, #216]	@ (8000f38 <MX_GPIO_Init+0x330>)
 8000e5e:	f000 fef7 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8000e62:	2308      	movs	r3, #8
 8000e64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e66:	2302      	movs	r3, #2
 8000e68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8000e72:	2303      	movs	r3, #3
 8000e74:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8000e76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	482f      	ldr	r0, [pc, #188]	@ (8000f3c <MX_GPIO_Init+0x334>)
 8000e7e:	f000 fee7 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO7_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8000e82:	2380      	movs	r3, #128	@ 0x80
 8000e84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e86:	2302      	movs	r3, #2
 8000e88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8000e92:	230a      	movs	r3, #10
 8000e94:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8000e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4826      	ldr	r0, [pc, #152]	@ (8000f38 <MX_GPIO_Init+0x330>)
 8000e9e:	f000 fed7 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO0_Pin OCTOSPI_F_IO1_Pin OCTOSPI_F_IO2_Pin OCTOSPI_F_IO3_Pin
                           OCTOSPI_F_CLK_P_Pin OCTOSPI_F_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8000ea2:	f241 031f 	movw	r3, #4127	@ 0x101f
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8000eb4:	2305      	movs	r3, #5
 8000eb6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000eb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	481a      	ldr	r0, [pc, #104]	@ (8000f28 <MX_GPIO_Init+0x320>)
 8000ec0:	f000 fec6 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8000ec4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4814      	ldr	r0, [pc, #80]	@ (8000f2c <MX_GPIO_Init+0x324>)
 8000eda:	f000 feb9 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 8000ede:	23c2      	movs	r3, #194	@ 0xc2
 8000ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eea:	2300      	movs	r3, #0
 8000eec:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000eee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	480a      	ldr	r0, [pc, #40]	@ (8000f20 <MX_GPIO_Init+0x318>)
 8000ef6:	f000 feab 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_IO0_Pin OCTOSPI_R_IO2_Pin OCTOSPI_R_IO1_Pin OCTOSPI_R_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8000efa:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000efe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8000f0c:	230a      	movs	r3, #10
 8000f0e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f14:	4619      	mov	r1, r3
 8000f16:	e013      	b.n	8000f40 <MX_GPIO_Init+0x338>
 8000f18:	46020c00 	.word	0x46020c00
 8000f1c:	42020400 	.word	0x42020400
 8000f20:	42021c00 	.word	0x42021c00
 8000f24:	42021800 	.word	0x42021800
 8000f28:	42021400 	.word	0x42021400
 8000f2c:	42020800 	.word	0x42020800
 8000f30:	42020000 	.word	0x42020000
 8000f34:	42022000 	.word	0x42022000
 8000f38:	42020c00 	.word	0x42020c00
 8000f3c:	42021000 	.word	0x42021000
 8000f40:	486e      	ldr	r0, [pc, #440]	@ (80010fc <MX_GPIO_Init+0x4f4>)
 8000f42:	f000 fe85 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8000f46:	2304      	movs	r3, #4
 8000f48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8000f56:	2303      	movs	r3, #3
 8000f58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8000f5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4867      	ldr	r0, [pc, #412]	@ (8001100 <MX_GPIO_Init+0x4f8>)
 8000f62:	f000 fe75 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_C_P_Pin USB_C_PA11_Pin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8000f66:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f74:	2300      	movs	r3, #0
 8000f76:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000f78:	230a      	movs	r3, #10
 8000f7a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f80:	4619      	mov	r1, r3
 8000f82:	4860      	ldr	r0, [pc, #384]	@ (8001104 <MX_GPIO_Init+0x4fc>)
 8000f84:	f000 fe64 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8000f88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f96:	2300      	movs	r3, #0
 8000f98:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8000f9a:	2306      	movs	r3, #6
 8000f9c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 8000f9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4855      	ldr	r0, [pc, #340]	@ (80010fc <MX_GPIO_Init+0x4f4>)
 8000fa6:	f000 fe53 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_SDINx_Pin MIC_CCK0_Pin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8000faa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000fae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4850      	ldr	r0, [pc, #320]	@ (8001108 <MX_GPIO_Init+0x500>)
 8000fc8:	f000 fe42 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 8000fcc:	2340      	movs	r3, #64	@ 0x40
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 8000fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	484a      	ldr	r0, [pc, #296]	@ (800110c <MX_GPIO_Init+0x504>)
 8000fe4:	f000 fe34 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin SPEED_SENSOR_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin|SPEED_SENSOR_Pin;
 8000fe8:	f44f 43cc 	mov.w	r3, #26112	@ 0x6600
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4844      	ldr	r0, [pc, #272]	@ (8001110 <MX_GPIO_Init+0x508>)
 8000ffe:	f000 fe27 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO6_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8001002:	2308      	movs	r3, #8
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001006:	2302      	movs	r3, #2
 8001008:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100e:	2303      	movs	r3, #3
 8001010:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001012:	230a      	movs	r3, #10
 8001014:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8001016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800101a:	4619      	mov	r1, r3
 800101c:	483d      	ldr	r0, [pc, #244]	@ (8001114 <MX_GPIO_Init+0x50c>)
 800101e:	f000 fe17 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 8001022:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8001026:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001028:	2300      	movs	r3, #0
 800102a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001030:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001034:	4619      	mov	r1, r3
 8001036:	4834      	ldr	r0, [pc, #208]	@ (8001108 <MX_GPIO_Init+0x500>)
 8001038:	f000 fe0a 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_CLK_P_Pin OCTOSPI_R_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 800103c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001042:	2302      	movs	r3, #2
 8001044:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104a:	2303      	movs	r3, #3
 800104c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800104e:	230a      	movs	r3, #10
 8001050:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001056:	4619      	mov	r1, r3
 8001058:	482f      	ldr	r0, [pc, #188]	@ (8001118 <MX_GPIO_Init+0x510>)
 800105a:	f000 fdf9 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 800105e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001064:	2300      	movs	r3, #0
 8001066:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 800106c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001070:	4619      	mov	r1, r3
 8001072:	4822      	ldr	r0, [pc, #136]	@ (80010fc <MX_GPIO_Init+0x4f4>)
 8001074:	f000 fdec 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8001078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800107c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	2302      	movs	r3, #2
 8001080:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001086:	2300      	movs	r3, #0
 8001088:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800108a:	2305      	movs	r3, #5
 800108c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800108e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001092:	4619      	mov	r1, r3
 8001094:	4820      	ldr	r0, [pc, #128]	@ (8001118 <MX_GPIO_Init+0x510>)
 8001096:	f000 fddb 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 800109a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800109e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a0:	2303      	movs	r3, #3
 80010a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 80010a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ac:	4619      	mov	r1, r3
 80010ae:	481a      	ldr	r0, [pc, #104]	@ (8001118 <MX_GPIO_Init+0x510>)
 80010b0:	f000 fdce 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 80010b4:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ba:	2301      	movs	r3, #1
 80010bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2300      	movs	r3, #0
 80010c4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80010c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ca:	4619      	mov	r1, r3
 80010cc:	480b      	ldr	r0, [pc, #44]	@ (80010fc <MX_GPIO_Init+0x4f4>)
 80010ce:	f000 fdbf 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 80010d2:	2302      	movs	r3, #2
 80010d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010de:	2300      	movs	r3, #0
 80010e0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 80010e2:	2306      	movs	r3, #6
 80010e4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ea:	4619      	mov	r1, r3
 80010ec:	480a      	ldr	r0, [pc, #40]	@ (8001118 <MX_GPIO_Init+0x510>)
 80010ee:	f000 fdaf 	bl	8001c50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010f2:	bf00      	nop
 80010f4:	3738      	adds	r7, #56	@ 0x38
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	42021400 	.word	0x42021400
 8001100:	42021c00 	.word	0x42021c00
 8001104:	42020000 	.word	0x42020000
 8001108:	42021000 	.word	0x42021000
 800110c:	42021800 	.word	0x42021800
 8001110:	42020c00 	.word	0x42020c00
 8001114:	42020800 	.word	0x42020800
 8001118:	42020400 	.word	0x42020400

0800111c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001120:	b672      	cpsid	i
}
 8001122:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001124:	bf00      	nop
 8001126:	e7fd      	b.n	8001124 <Error_Handler+0x8>

08001128 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800112e:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <HAL_MspInit+0x30>)
 8001130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001134:	4a08      	ldr	r2, [pc, #32]	@ (8001158 <HAL_MspInit+0x30>)
 8001136:	f043 0304 	orr.w	r3, r3, #4
 800113a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800113e:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <HAL_MspInit+0x30>)
 8001140:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001144:	f003 0304 	and.w	r3, r3, #4
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800114c:	f001 f9b6 	bl	80024bc <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	46020c00 	.word	0x46020c00

0800115c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0bc      	sub	sp, #240	@ 0xf0
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	22c8      	movs	r2, #200	@ 0xc8
 800117a:	2100      	movs	r1, #0
 800117c:	4618      	mov	r0, r3
 800117e:	f007 f815 	bl	80081ac <memset>
  if(hfdcan->Instance==FDCAN1)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a27      	ldr	r2, [pc, #156]	@ (8001224 <HAL_FDCAN_MspInit+0xc8>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d147      	bne.n	800121c <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 800118c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001190:	f04f 0300 	mov.w	r3, #0
 8001194:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8001198:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800119c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a0:	f107 0310 	add.w	r3, r7, #16
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 fc45 	bl	8003a34 <HAL_RCCEx_PeriphCLKConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80011b0:	f7ff ffb4 	bl	800111c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 80011b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001228 <HAL_FDCAN_MspInit+0xcc>)
 80011b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80011ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001228 <HAL_FDCAN_MspInit+0xcc>)
 80011bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011c0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 80011c4:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <HAL_FDCAN_MspInit+0xcc>)
 80011c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80011ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <HAL_FDCAN_MspInit+0xcc>)
 80011d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011d8:	4a13      	ldr	r2, [pc, #76]	@ (8001228 <HAL_FDCAN_MspInit+0xcc>)
 80011da:	f043 0302 	orr.w	r3, r3, #2
 80011de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011e2:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <HAL_FDCAN_MspInit+0xcc>)
 80011e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 80011f0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f8:	2302      	movs	r3, #2
 80011fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800120a:	2309      	movs	r3, #9
 800120c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001210:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001214:	4619      	mov	r1, r3
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <HAL_FDCAN_MspInit+0xd0>)
 8001218:	f000 fd1a 	bl	8001c50 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800121c:	bf00      	nop
 800121e:	37f0      	adds	r7, #240	@ 0xf0
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	4000a400 	.word	0x4000a400
 8001228:	46020c00 	.word	0x46020c00
 800122c:	42020400 	.word	0x42020400

08001230 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b0bc      	sub	sp, #240	@ 0xf0
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001238:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	22c8      	movs	r2, #200	@ 0xc8
 800124e:	2100      	movs	r1, #0
 8001250:	4618      	mov	r0, r3
 8001252:	f006 ffab 	bl	80081ac <memset>
  if(hi2c->Instance==I2C2)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a26      	ldr	r2, [pc, #152]	@ (80012f4 <HAL_I2C_MspInit+0xc4>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d144      	bne.n	80012ea <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001260:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8001264:	f04f 0300 	mov.w	r3, #0
 8001268:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800126c:	2300      	movs	r3, #0
 800126e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001270:	f107 0310 	add.w	r3, r7, #16
 8001274:	4618      	mov	r0, r3
 8001276:	f002 fbdd 	bl	8003a34 <HAL_RCCEx_PeriphCLKConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001280:	f7ff ff4c 	bl	800111c <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001284:	4b1c      	ldr	r3, [pc, #112]	@ (80012f8 <HAL_I2C_MspInit+0xc8>)
 8001286:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800128a:	4a1b      	ldr	r2, [pc, #108]	@ (80012f8 <HAL_I2C_MspInit+0xc8>)
 800128c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001290:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001294:	4b18      	ldr	r3, [pc, #96]	@ (80012f8 <HAL_I2C_MspInit+0xc8>)
 8001296:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800129a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80012a2:	2330      	movs	r3, #48	@ 0x30
 80012a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012a8:	2312      	movs	r3, #18
 80012aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	2300      	movs	r3, #0
 80012b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012ba:	2304      	movs	r3, #4
 80012bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012c0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012c4:	4619      	mov	r1, r3
 80012c6:	480d      	ldr	r0, [pc, #52]	@ (80012fc <HAL_I2C_MspInit+0xcc>)
 80012c8:	f000 fcc2 	bl	8001c50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012cc:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <HAL_I2C_MspInit+0xc8>)
 80012ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012d2:	4a09      	ldr	r2, [pc, #36]	@ (80012f8 <HAL_I2C_MspInit+0xc8>)
 80012d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012d8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80012dc:	4b06      	ldr	r3, [pc, #24]	@ (80012f8 <HAL_I2C_MspInit+0xc8>)
 80012de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80012ea:	bf00      	nop
 80012ec:	37f0      	adds	r7, #240	@ 0xf0
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40005800 	.word	0x40005800
 80012f8:	46020c00 	.word	0x46020c00
 80012fc:	42021c00 	.word	0x42021c00

08001300 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b0bc      	sub	sp, #240	@ 0xf0
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	22c8      	movs	r2, #200	@ 0xc8
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f006 ff43 	bl	80081ac <memset>
  if(huart->Instance==USART1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a26      	ldr	r2, [pc, #152]	@ (80013c4 <HAL_UART_MspInit+0xc4>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d145      	bne.n	80013bc <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001330:	f04f 0201 	mov.w	r2, #1
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800133c:	2300      	movs	r3, #0
 800133e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001340:	f107 0310 	add.w	r3, r7, #16
 8001344:	4618      	mov	r0, r3
 8001346:	f002 fb75 	bl	8003a34 <HAL_RCCEx_PeriphCLKConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001350:	f7ff fee4 	bl	800111c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001354:	4b1c      	ldr	r3, [pc, #112]	@ (80013c8 <HAL_UART_MspInit+0xc8>)
 8001356:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800135a:	4a1b      	ldr	r2, [pc, #108]	@ (80013c8 <HAL_UART_MspInit+0xc8>)
 800135c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001360:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001364:	4b18      	ldr	r3, [pc, #96]	@ (80013c8 <HAL_UART_MspInit+0xc8>)
 8001366:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800136a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <HAL_UART_MspInit+0xc8>)
 8001374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001378:	4a13      	ldr	r2, [pc, #76]	@ (80013c8 <HAL_UART_MspInit+0xc8>)
 800137a:	f043 0301 	orr.w	r3, r3, #1
 800137e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001382:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <HAL_UART_MspInit+0xc8>)
 8001384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8001390:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001394:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001398:	2302      	movs	r3, #2
 800139a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013aa:	2307      	movs	r3, #7
 80013ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013b4:	4619      	mov	r1, r3
 80013b6:	4805      	ldr	r0, [pc, #20]	@ (80013cc <HAL_UART_MspInit+0xcc>)
 80013b8:	f000 fc4a 	bl	8001c50 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80013bc:	bf00      	nop
 80013be:	37f0      	adds	r7, #240	@ 0xf0
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40013800 	.word	0x40013800
 80013c8:	46020c00 	.word	0x46020c00
 80013cc:	42020000 	.word	0x42020000

080013d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <NMI_Handler+0x4>

080013d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <HardFault_Handler+0x4>

080013e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <MemManage_Handler+0x4>

080013e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <BusFault_Handler+0x4>

080013f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <UsageFault_Handler+0x4>

080013f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
	...

08001408 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800140c:	4b18      	ldr	r3, [pc, #96]	@ (8001470 <SystemInit+0x68>)
 800140e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001412:	4a17      	ldr	r2, [pc, #92]	@ (8001470 <SystemInit+0x68>)
 8001414:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001418:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 800141c:	4b15      	ldr	r3, [pc, #84]	@ (8001474 <SystemInit+0x6c>)
 800141e:	2201      	movs	r2, #1
 8001420:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001422:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <SystemInit+0x6c>)
 8001424:	2200      	movs	r2, #0
 8001426:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001428:	4b12      	ldr	r3, [pc, #72]	@ (8001474 <SystemInit+0x6c>)
 800142a:	2200      	movs	r2, #0
 800142c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800142e:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <SystemInit+0x6c>)
 8001430:	2200      	movs	r2, #0
 8001432:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001434:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <SystemInit+0x6c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0e      	ldr	r2, [pc, #56]	@ (8001474 <SystemInit+0x6c>)
 800143a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800143e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001442:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001444:	4b0b      	ldr	r3, [pc, #44]	@ (8001474 <SystemInit+0x6c>)
 8001446:	2200      	movs	r2, #0
 8001448:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800144a:	4b0a      	ldr	r3, [pc, #40]	@ (8001474 <SystemInit+0x6c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a09      	ldr	r2, [pc, #36]	@ (8001474 <SystemInit+0x6c>)
 8001450:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001454:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001456:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <SystemInit+0x6c>)
 8001458:	2200      	movs	r2, #0
 800145a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800145c:	4b04      	ldr	r3, [pc, #16]	@ (8001470 <SystemInit+0x68>)
 800145e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001462:	609a      	str	r2, [r3, #8]
  #endif
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed00 	.word	0xe000ed00
 8001474:	46020c00 	.word	0x46020c00

08001478 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001478:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014b0 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800147c:	f7ff ffc4 	bl	8001408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001480:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001482:	e003      	b.n	800148c <LoopCopyDataInit>

08001484 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001484:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001486:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001488:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800148a:	3104      	adds	r1, #4

0800148c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800148c:	480a      	ldr	r0, [pc, #40]	@ (80014b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <LoopForever+0xe>)
	adds	r2, r0, r1
 8001490:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001492:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001494:	d3f6      	bcc.n	8001484 <CopyDataInit>
	ldr	r2, =_sbss
 8001496:	4a0a      	ldr	r2, [pc, #40]	@ (80014c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001498:	e002      	b.n	80014a0 <LoopFillZerobss>

0800149a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800149a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800149c:	f842 3b04 	str.w	r3, [r2], #4

080014a0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <LoopForever+0x16>)
	cmp	r2, r3
 80014a2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80014a4:	d3f9      	bcc.n	800149a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014a6:	f006 fe89 	bl	80081bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014aa:	f7ff fa47 	bl	800093c <main>

080014ae <LoopForever>:

LoopForever:
    b LoopForever
 80014ae:	e7fe      	b.n	80014ae <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80014b0:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80014b4:	08008368 	.word	0x08008368
	ldr	r0, =_sdata
 80014b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80014bc:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 80014c0:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80014c4:	200010a0 	.word	0x200010a0

080014c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014c8:	e7fe      	b.n	80014c8 <ADC1_IRQHandler>
	...

080014cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d0:	4b12      	ldr	r3, [pc, #72]	@ (800151c <HAL_Init+0x50>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a11      	ldr	r2, [pc, #68]	@ (800151c <HAL_Init+0x50>)
 80014d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014dc:	2003      	movs	r0, #3
 80014de:	f000 f936 	bl	800174e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80014e2:	f002 f8c9 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 80014e6:	4602      	mov	r2, r0
 80014e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <HAL_Init+0x54>)
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	f003 030f 	and.w	r3, r3, #15
 80014f0:	490c      	ldr	r1, [pc, #48]	@ (8001524 <HAL_Init+0x58>)
 80014f2:	5ccb      	ldrb	r3, [r1, r3]
 80014f4:	fa22 f303 	lsr.w	r3, r2, r3
 80014f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <HAL_Init+0x5c>)
 80014fa:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80014fc:	2004      	movs	r0, #4
 80014fe:	f000 f96d 	bl	80017dc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001502:	200e      	movs	r0, #14
 8001504:	f000 f812 	bl	800152c <HAL_InitTick>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e002      	b.n	8001518 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001512:	f7ff fe09 	bl	8001128 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001516:	2300      	movs	r3, #0
}
 8001518:	4618      	mov	r0, r3
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40022000 	.word	0x40022000
 8001520:	46020c00 	.word	0x46020c00
 8001524:	08008258 	.word	0x08008258
 8001528:	20000000 	.word	0x20000000

0800152c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001538:	4b33      	ldr	r3, [pc, #204]	@ (8001608 <HAL_InitTick+0xdc>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e05c      	b.n	80015fe <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001544:	4b31      	ldr	r3, [pc, #196]	@ (800160c <HAL_InitTick+0xe0>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	2b04      	cmp	r3, #4
 800154e:	d10c      	bne.n	800156a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001550:	4b2f      	ldr	r3, [pc, #188]	@ (8001610 <HAL_InitTick+0xe4>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4b2c      	ldr	r3, [pc, #176]	@ (8001608 <HAL_InitTick+0xdc>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	4619      	mov	r1, r3
 800155a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800155e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001562:	fbb2 f3f3 	udiv	r3, r2, r3
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	e037      	b.n	80015da <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800156a:	f000 f98f 	bl	800188c <HAL_SYSTICK_GetCLKSourceConfig>
 800156e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	2b02      	cmp	r3, #2
 8001574:	d023      	beq.n	80015be <HAL_InitTick+0x92>
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d82d      	bhi.n	80015d8 <HAL_InitTick+0xac>
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <HAL_InitTick+0x5e>
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d00d      	beq.n	80015a4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001588:	e026      	b.n	80015d8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800158a:	4b21      	ldr	r3, [pc, #132]	@ (8001610 <HAL_InitTick+0xe4>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4b1e      	ldr	r3, [pc, #120]	@ (8001608 <HAL_InitTick+0xdc>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	4619      	mov	r1, r3
 8001594:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001598:	fbb3 f3f1 	udiv	r3, r3, r1
 800159c:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a0:	60fb      	str	r3, [r7, #12]
        break;
 80015a2:	e01a      	b.n	80015da <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80015a4:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <HAL_InitTick+0xdc>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	461a      	mov	r2, r3
 80015aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80015b2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80015b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ba:	60fb      	str	r3, [r7, #12]
        break;
 80015bc:	e00d      	b.n	80015da <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80015be:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <HAL_InitTick+0xdc>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80015cc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d4:	60fb      	str	r3, [r7, #12]
        break;
 80015d6:	e000      	b.n	80015da <HAL_InitTick+0xae>
        break;
 80015d8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80015da:	68f8      	ldr	r0, [r7, #12]
 80015dc:	f000 f8dc 	bl	8001798 <HAL_SYSTICK_Config>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e009      	b.n	80015fe <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ea:	2200      	movs	r2, #0
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015f2:	f000 f8b7 	bl	8001764 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80015f6:	4a07      	ldr	r2, [pc, #28]	@ (8001614 <HAL_InitTick+0xe8>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000008 	.word	0x20000008
 800160c:	e000e010 	.word	0xe000e010
 8001610:	20000000 	.word	0x20000000
 8001614:	20000004 	.word	0x20000004

08001618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return uwTick;
 800161c:	4b03      	ldr	r3, [pc, #12]	@ (800162c <HAL_GetTick+0x14>)
 800161e:	681b      	ldr	r3, [r3, #0]
}
 8001620:	4618      	mov	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000a5c 	.word	0x20000a5c

08001630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001646:	68ba      	ldr	r2, [r7, #8]
 8001648:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800164c:	4013      	ands	r3, r2
 800164e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001658:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800165c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001662:	4a04      	ldr	r2, [pc, #16]	@ (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	60d3      	str	r3, [r2, #12]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800167c:	4b04      	ldr	r3, [pc, #16]	@ (8001690 <__NVIC_GetPriorityGrouping+0x18>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	f003 0307 	and.w	r3, r3, #7
}
 8001686:	4618      	mov	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	db0a      	blt.n	80016be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	490c      	ldr	r1, [pc, #48]	@ (80016e0 <__NVIC_SetPriority+0x4c>)
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	0112      	lsls	r2, r2, #4
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	440b      	add	r3, r1
 80016b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016bc:	e00a      	b.n	80016d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4908      	ldr	r1, [pc, #32]	@ (80016e4 <__NVIC_SetPriority+0x50>)
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	f003 030f 	and.w	r3, r3, #15
 80016ca:	3b04      	subs	r3, #4
 80016cc:	0112      	lsls	r2, r2, #4
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	440b      	add	r3, r1
 80016d2:	761a      	strb	r2, [r3, #24]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	e000e100 	.word	0xe000e100
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b089      	sub	sp, #36	@ 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	f1c3 0307 	rsb	r3, r3, #7
 8001702:	2b04      	cmp	r3, #4
 8001704:	bf28      	it	cs
 8001706:	2304      	movcs	r3, #4
 8001708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	3304      	adds	r3, #4
 800170e:	2b06      	cmp	r3, #6
 8001710:	d902      	bls.n	8001718 <NVIC_EncodePriority+0x30>
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3b03      	subs	r3, #3
 8001716:	e000      	b.n	800171a <NVIC_EncodePriority+0x32>
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800171c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43da      	mvns	r2, r3
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	401a      	ands	r2, r3
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001730:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	fa01 f303 	lsl.w	r3, r1, r3
 800173a:	43d9      	mvns	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001740:	4313      	orrs	r3, r2
         );
}
 8001742:	4618      	mov	r0, r3
 8001744:	3724      	adds	r7, #36	@ 0x24
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ff6a 	bl	8001630 <__NVIC_SetPriorityGrouping>
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
 8001770:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001772:	f7ff ff81 	bl	8001678 <__NVIC_GetPriorityGrouping>
 8001776:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	68b9      	ldr	r1, [r7, #8]
 800177c:	6978      	ldr	r0, [r7, #20]
 800177e:	f7ff ffb3 	bl	80016e8 <NVIC_EncodePriority>
 8001782:	4602      	mov	r2, r0
 8001784:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001788:	4611      	mov	r1, r2
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff82 	bl	8001694 <__NVIC_SetPriority>
}
 8001790:	bf00      	nop
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017a8:	d301      	bcc.n	80017ae <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00d      	b.n	80017ca <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80017ae:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <HAL_SYSTICK_Config+0x40>)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80017b6:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <HAL_SYSTICK_Config+0x40>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <HAL_SYSTICK_Config+0x40>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a05      	ldr	r2, [pc, #20]	@ (80017d8 <HAL_SYSTICK_Config+0x40>)
 80017c2:	f043 0303 	orr.w	r3, r3, #3
 80017c6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	e000e010 	.word	0xe000e010

080017dc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	d844      	bhi.n	8001874 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80017ea:	a201      	add	r2, pc, #4	@ (adr r2, 80017f0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80017ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f0:	08001813 	.word	0x08001813
 80017f4:	08001831 	.word	0x08001831
 80017f8:	08001853 	.word	0x08001853
 80017fc:	08001875 	.word	0x08001875
 8001800:	08001805 	.word	0x08001805
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001804:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a1e      	ldr	r2, [pc, #120]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800180a:	f043 0304 	orr.w	r3, r3, #4
 800180e:	6013      	str	r3, [r2, #0]
      break;
 8001810:	e031      	b.n	8001876 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001812:	4b1c      	ldr	r3, [pc, #112]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a1b      	ldr	r2, [pc, #108]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001818:	f023 0304 	bic.w	r3, r3, #4
 800181c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800181e:	4b1a      	ldr	r3, [pc, #104]	@ (8001888 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001824:	4a18      	ldr	r2, [pc, #96]	@ (8001888 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001826:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800182a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800182e:	e022      	b.n	8001876 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001830:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a13      	ldr	r2, [pc, #76]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001836:	f023 0304 	bic.w	r3, r3, #4
 800183a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800183c:	4b12      	ldr	r3, [pc, #72]	@ (8001888 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800183e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001842:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001846:	4a10      	ldr	r2, [pc, #64]	@ (8001888 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001848:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800184c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001850:	e011      	b.n	8001876 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001852:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a0b      	ldr	r2, [pc, #44]	@ (8001884 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001858:	f023 0304 	bic.w	r3, r3, #4
 800185c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001864:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001868:	4a07      	ldr	r2, [pc, #28]	@ (8001888 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800186a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800186e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001872:	e000      	b.n	8001876 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001874:	bf00      	nop
  }
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	e000e010 	.word	0xe000e010
 8001888:	46020c00 	.word	0x46020c00

0800188c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001892:	4b19      	ldr	r3, [pc, #100]	@ (80018f8 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0304 	and.w	r3, r3, #4
 800189a:	2b00      	cmp	r3, #0
 800189c:	d002      	beq.n	80018a4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800189e:	2304      	movs	r3, #4
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	e021      	b.n	80018e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80018a4:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80018a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018aa:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80018ae:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80018b6:	d011      	beq.n	80018dc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80018be:	d810      	bhi.n	80018e2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d004      	beq.n	80018d0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018cc:	d003      	beq.n	80018d6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80018ce:	e008      	b.n	80018e2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80018d0:	2300      	movs	r3, #0
 80018d2:	607b      	str	r3, [r7, #4]
        break;
 80018d4:	e008      	b.n	80018e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80018d6:	2301      	movs	r3, #1
 80018d8:	607b      	str	r3, [r7, #4]
        break;
 80018da:	e005      	b.n	80018e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80018dc:	2302      	movs	r3, #2
 80018de:	607b      	str	r3, [r7, #4]
        break;
 80018e0:	e002      	b.n	80018e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80018e2:	2300      	movs	r3, #0
 80018e4:	607b      	str	r3, [r7, #4]
        break;
 80018e6:	bf00      	nop
    }
  }
  return systick_source;
 80018e8:	687b      	ldr	r3, [r7, #4]
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	e000e010 	.word	0xe000e010
 80018fc:	46020c00 	.word	0x46020c00

08001900 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e142      	b.n	8001b98 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d106      	bne.n	800192c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fc18 	bl	800115c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	699a      	ldr	r2, [r3, #24]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f022 0210 	bic.w	r2, r2, #16
 800193a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800193c:	f7ff fe6c 	bl	8001618 <HAL_GetTick>
 8001940:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001942:	e012      	b.n	800196a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001944:	f7ff fe68 	bl	8001618 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b0a      	cmp	r3, #10
 8001950:	d90b      	bls.n	800196a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001956:	f043 0201 	orr.w	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2203      	movs	r2, #3
 8001962:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e116      	b.n	8001b98 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	f003 0308 	and.w	r3, r3, #8
 8001974:	2b08      	cmp	r3, #8
 8001976:	d0e5      	beq.n	8001944 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	699a      	ldr	r2, [r3, #24]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f042 0201 	orr.w	r2, r2, #1
 8001986:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001988:	f7ff fe46 	bl	8001618 <HAL_GetTick>
 800198c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800198e:	e012      	b.n	80019b6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001990:	f7ff fe42 	bl	8001618 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b0a      	cmp	r3, #10
 800199c:	d90b      	bls.n	80019b6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a2:	f043 0201 	orr.w	r2, r3, #1
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2203      	movs	r2, #3
 80019ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e0f0      	b.n	8001b98 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0e5      	beq.n	8001990 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	699a      	ldr	r2, [r3, #24]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f042 0202 	orr.w	r2, r2, #2
 80019d2:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80019d4:	4a72      	ldr	r2, [pc, #456]	@ (8001ba0 <HAL_FDCAN_Init+0x2a0>)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	7c1b      	ldrb	r3, [r3, #16]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d108      	bne.n	80019f6 <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699a      	ldr	r2, [r3, #24]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80019f2:	619a      	str	r2, [r3, #24]
 80019f4:	e007      	b.n	8001a06 <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	699a      	ldr	r2, [r3, #24]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a04:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	7c5b      	ldrb	r3, [r3, #17]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d108      	bne.n	8001a20 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	699a      	ldr	r2, [r3, #24]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001a1c:	619a      	str	r2, [r3, #24]
 8001a1e:	e007      	b.n	8001a30 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	699a      	ldr	r2, [r3, #24]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001a2e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	7c9b      	ldrb	r3, [r3, #18]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d108      	bne.n	8001a4a <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	699a      	ldr	r2, [r3, #24]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001a46:	619a      	str	r2, [r3, #24]
 8001a48:	e007      	b.n	8001a5a <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	699a      	ldr	r2, [r3, #24]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001a58:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	699a      	ldr	r2, [r3, #24]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001a7e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	691a      	ldr	r2, [r3, #16]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f022 0210 	bic.w	r2, r2, #16
 8001a8e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d108      	bne.n	8001aaa <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	699a      	ldr	r2, [r3, #24]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f042 0204 	orr.w	r2, r2, #4
 8001aa6:	619a      	str	r2, [r3, #24]
 8001aa8:	e02c      	b.n	8001b04 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d028      	beq.n	8001b04 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d01c      	beq.n	8001af4 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	699a      	ldr	r2, [r3, #24]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ac8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	691a      	ldr	r2, [r3, #16]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0210 	orr.w	r2, r2, #16
 8001ad8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d110      	bne.n	8001b04 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	699a      	ldr	r2, [r3, #24]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f042 0220 	orr.w	r2, r2, #32
 8001af0:	619a      	str	r2, [r3, #24]
 8001af2:	e007      	b.n	8001b04 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	699a      	ldr	r2, [r3, #24]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f042 0220 	orr.w	r2, r2, #32
 8001b02:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	69db      	ldr	r3, [r3, #28]
 8001b10:	3b01      	subs	r3, #1
 8001b12:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001b14:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001b1c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	3b01      	subs	r3, #1
 8001b26:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001b2c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001b2e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001b38:	d115      	bne.n	8001b66 <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b44:	3b01      	subs	r3, #1
 8001b46:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b48:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001b52:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001b62:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001b64:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	430a      	orrs	r2, r1
 8001b78:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f000 f811 	bl	8001ba4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	4000a500 	.word	0x4000a500

08001ba4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001bac:	4b27      	ldr	r3, [pc, #156]	@ (8001c4c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8001bae:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bbe:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc6:	041a      	lsls	r2, r3, #16
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001be4:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bec:	061a      	lsls	r2, r3, #24
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	e005      	b.n	8001c32 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	3304      	adds	r3, #4
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d3f3      	bcc.n	8001c26 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001c3e:	bf00      	nop
 8001c40:	bf00      	nop
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	4000ac00 	.word	0x4000ac00

08001c50 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b089      	sub	sp, #36	@ 0x24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001c62:	e1c2      	b.n	8001fea <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	2101      	movs	r1, #1
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c70:	4013      	ands	r3, r2
 8001c72:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 81b2 	beq.w	8001fe4 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a55      	ldr	r2, [pc, #340]	@ (8001dd8 <HAL_GPIO_Init+0x188>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d15d      	bne.n	8001d44 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8001c8e:	2201      	movs	r2, #1
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69fa      	ldr	r2, [r7, #28]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f003 0201 	and.w	r2, r3, #1
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	69fa      	ldr	r2, [r7, #28]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69fa      	ldr	r2, [r7, #28]
 8001cb6:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001cb8:	4a48      	ldr	r2, [pc, #288]	@ (8001ddc <HAL_GPIO_Init+0x18c>)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001cc0:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001cc2:	4a46      	ldr	r2, [pc, #280]	@ (8001ddc <HAL_GPIO_Init+0x18c>)
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	4413      	add	r3, r2
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	08da      	lsrs	r2, r3, #3
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	3208      	adds	r2, #8
 8001cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cda:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	220f      	movs	r2, #15
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69fa      	ldr	r2, [r7, #28]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	f003 0307 	and.w	r3, r3, #7
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	220b      	movs	r2, #11
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	69fa      	ldr	r2, [r7, #28]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	08da      	lsrs	r2, r3, #3
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	3208      	adds	r2, #8
 8001d0e:	69f9      	ldr	r1, [r7, #28]
 8001d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	2203      	movs	r2, #3
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	69fa      	ldr	r2, [r7, #28]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2202      	movs	r2, #2
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	69fa      	ldr	r2, [r7, #28]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	69fa      	ldr	r2, [r7, #28]
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	e067      	b.n	8001e14 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x104>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b12      	cmp	r3, #18
 8001d52:	d145      	bne.n	8001de0 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	08da      	lsrs	r2, r3, #3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3208      	adds	r2, #8
 8001d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d60:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	220f      	movs	r2, #15
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	69fa      	ldr	r2, [r7, #28]
 8001d74:	4013      	ands	r3, r2
 8001d76:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	f003 020f 	and.w	r2, r3, #15
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	69fa      	ldr	r2, [r7, #28]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	08da      	lsrs	r2, r3, #3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3208      	adds	r2, #8
 8001d9a:	69f9      	ldr	r1, [r7, #28]
 8001d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	2203      	movs	r2, #3
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	69fa      	ldr	r2, [r7, #28]
 8001db4:	4013      	ands	r3, r2
 8001db6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0203 	and.w	r2, r3, #3
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	69fa      	ldr	r2, [r7, #28]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	69fa      	ldr	r2, [r7, #28]
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	e01e      	b.n	8001e14 <HAL_GPIO_Init+0x1c4>
 8001dd6:	bf00      	nop
 8001dd8:	46020000 	.word	0x46020000
 8001ddc:	080082b0 	.word	0x080082b0
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	2203      	movs	r2, #3
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	69fa      	ldr	r2, [r7, #28]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0203 	and.w	r2, r3, #3
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	69fa      	ldr	r2, [r7, #28]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	69fa      	ldr	r2, [r7, #28]
 8001e12:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d00b      	beq.n	8001e34 <HAL_GPIO_Init+0x1e4>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d007      	beq.n	8001e34 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e28:	2b11      	cmp	r3, #17
 8001e2a:	d003      	beq.n	8001e34 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b12      	cmp	r3, #18
 8001e32:	d130      	bne.n	8001e96 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	2203      	movs	r2, #3
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	43db      	mvns	r3, r3
 8001e46:	69fa      	ldr	r2, [r7, #28]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	68da      	ldr	r2, [r3, #12]
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	69fa      	ldr	r2, [r7, #28]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	69fa      	ldr	r2, [r7, #28]
 8001e62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	43db      	mvns	r3, r3
 8001e74:	69fa      	ldr	r2, [r7, #28]
 8001e76:	4013      	ands	r3, r2
 8001e78:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	091b      	lsrs	r3, r3, #4
 8001e80:	f003 0201 	and.w	r2, r3, #1
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	69fa      	ldr	r2, [r7, #28]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	69fa      	ldr	r2, [r7, #28]
 8001e94:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b03      	cmp	r3, #3
 8001e9c:	d107      	bne.n	8001eae <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	d11b      	bne.n	8001ede <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d017      	beq.n	8001ede <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	2203      	movs	r2, #3
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	69fa      	ldr	r2, [r7, #28]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	69fa      	ldr	r2, [r7, #28]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	69fa      	ldr	r2, [r7, #28]
 8001edc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d07c      	beq.n	8001fe4 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001eea:	4a47      	ldr	r2, [pc, #284]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	3318      	adds	r3, #24
 8001ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	220f      	movs	r2, #15
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	43db      	mvns	r3, r3
 8001f08:	69fa      	ldr	r2, [r7, #28]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	0a9a      	lsrs	r2, r3, #10
 8001f12:	4b3e      	ldr	r3, [pc, #248]	@ (800200c <HAL_GPIO_Init+0x3bc>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	f002 0203 	and.w	r2, r2, #3
 8001f1c:	00d2      	lsls	r2, r2, #3
 8001f1e:	4093      	lsls	r3, r2
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001f26:	4938      	ldr	r1, [pc, #224]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	089b      	lsrs	r3, r3, #2
 8001f2c:	3318      	adds	r3, #24
 8001f2e:	69fa      	ldr	r2, [r7, #28]
 8001f30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001f34:	4b34      	ldr	r3, [pc, #208]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	69fa      	ldr	r2, [r7, #28]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8001f50:	69fa      	ldr	r2, [r7, #28]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8001f58:	4a2b      	ldr	r2, [pc, #172]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001f5e:	4b2a      	ldr	r3, [pc, #168]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	43db      	mvns	r3, r3
 8001f68:	69fa      	ldr	r2, [r7, #28]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8001f7a:	69fa      	ldr	r2, [r7, #28]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8001f82:	4a21      	ldr	r2, [pc, #132]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001f88:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001f8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f8e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69fa      	ldr	r2, [r7, #28]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8001fa6:	69fa      	ldr	r2, [r7, #28]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8001fae:	4a16      	ldr	r2, [pc, #88]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001fb6:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001fb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fbc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69fa      	ldr	r2, [r7, #28]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d003      	beq.n	8001fdc <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8001fd4:	69fa      	ldr	r2, [r7, #28]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <HAL_GPIO_Init+0x3b8>)
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	f47f ae35 	bne.w	8001c64 <HAL_GPIO_Init+0x14>
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	bf00      	nop
 8001ffe:	3724      	adds	r7, #36	@ 0x24
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	46022000 	.word	0x46022000
 800200c:	002f7f7f 	.word	0x002f7f7f

08002010 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	807b      	strh	r3, [r7, #2]
 800201c:	4613      	mov	r3, r2
 800201e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002020:	787b      	ldrb	r3, [r7, #1]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002026:	887a      	ldrh	r2, [r7, #2]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 800202c:	e002      	b.n	8002034 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800202e:	887a      	ldrh	r2, [r7, #2]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e08d      	b.n	800216e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d106      	bne.n	800206c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff f8e2 	bl	8001230 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2224      	movs	r2, #36	@ 0x24
 8002070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0201 	bic.w	r2, r2, #1
 8002082:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002090:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d107      	bne.n	80020ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	689a      	ldr	r2, [r3, #8]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	e006      	b.n	80020c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80020c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d108      	bne.n	80020e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	e007      	b.n	80020f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	6812      	ldr	r2, [r2, #0]
 80020fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002100:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002104:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68da      	ldr	r2, [r3, #12]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002114:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	691a      	ldr	r2, [r3, #16]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	695b      	ldr	r3, [r3, #20]
 800211e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	430a      	orrs	r2, r1
 800212e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	69d9      	ldr	r1, [r3, #28]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a1a      	ldr	r2, [r3, #32]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	430a      	orrs	r2, r1
 800213e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f042 0201 	orr.w	r2, r2, #1
 800214e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2220      	movs	r2, #32
 800215a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2b20      	cmp	r3, #32
 800218a:	d138      	bne.n	80021fe <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002192:	2b01      	cmp	r3, #1
 8002194:	d101      	bne.n	800219a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002196:	2302      	movs	r3, #2
 8002198:	e032      	b.n	8002200 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2201      	movs	r2, #1
 800219e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2224      	movs	r2, #36	@ 0x24
 80021a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0201 	bic.w	r2, r2, #1
 80021b8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80021c8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6819      	ldr	r1, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f042 0201 	orr.w	r2, r2, #1
 80021e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2220      	movs	r2, #32
 80021ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80021fa:	2300      	movs	r3, #0
 80021fc:	e000      	b.n	8002200 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80021fe:	2302      	movs	r3, #2
  }
}
 8002200:	4618      	mov	r0, r3
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b20      	cmp	r3, #32
 8002220:	d139      	bne.n	8002296 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800222c:	2302      	movs	r3, #2
 800222e:	e033      	b.n	8002298 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	@ 0x24
 800223c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0201 	bic.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800225e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	021b      	lsls	r3, r3, #8
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	4313      	orrs	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f042 0201 	orr.w	r2, r2, #1
 8002280:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2220      	movs	r2, #32
 8002286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002292:	2300      	movs	r3, #0
 8002294:	e000      	b.n	8002298 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002296:	2302      	movs	r3, #2
  }
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022ac:	2300      	movs	r3, #0
 80022ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80022b0:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d002      	beq.n	80022c2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	73fb      	strb	r3, [r7, #15]
 80022c0:	e007      	b.n	80022d2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80022c2:	4b07      	ldr	r3, [pc, #28]	@ (80022e0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 0204 	bic.w	r2, r3, #4
 80022ca:	4905      	ldr	r1, [pc, #20]	@ (80022e0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	600b      	str	r3, [r1, #0]
  }

  return status;
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	40030400 	.word	0x40030400

080022e4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80022e8:	4b05      	ldr	r3, [pc, #20]	@ (8002300 <HAL_ICACHE_Enable+0x1c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a04      	ldr	r2, [pc, #16]	@ (8002300 <HAL_ICACHE_Enable+0x1c>)
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	40030400 	.word	0x40030400

08002304 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 800230c:	4b39      	ldr	r3, [pc, #228]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800230e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002310:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002314:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	429a      	cmp	r2, r3
 800231c:	d10b      	bne.n	8002336 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002324:	d905      	bls.n	8002332 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002326:	4b33      	ldr	r3, [pc, #204]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	4a32      	ldr	r2, [pc, #200]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800232c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002330:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8002332:	2300      	movs	r3, #0
 8002334:	e057      	b.n	80023e6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800233c:	d90a      	bls.n	8002354 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800233e:	4b2d      	ldr	r3, [pc, #180]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4313      	orrs	r3, r2
 800234a:	4a2a      	ldr	r2, [pc, #168]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800234c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002350:	60d3      	str	r3, [r2, #12]
 8002352:	e007      	b.n	8002364 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8002354:	4b27      	ldr	r3, [pc, #156]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800235c:	4925      	ldr	r1, [pc, #148]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4313      	orrs	r3, r2
 8002362:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002364:	4b24      	ldr	r3, [pc, #144]	@ (80023f8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a24      	ldr	r2, [pc, #144]	@ (80023fc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800236a:	fba2 2303 	umull	r2, r3, r2, r3
 800236e:	099b      	lsrs	r3, r3, #6
 8002370:	2232      	movs	r2, #50	@ 0x32
 8002372:	fb02 f303 	mul.w	r3, r2, r3
 8002376:	4a21      	ldr	r2, [pc, #132]	@ (80023fc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002378:	fba2 2303 	umull	r2, r3, r2, r3
 800237c:	099b      	lsrs	r3, r3, #6
 800237e:	3301      	adds	r3, #1
 8002380:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002382:	e002      	b.n	800238a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	3b01      	subs	r3, #1
 8002388:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800238a:	4b1a      	ldr	r3, [pc, #104]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d102      	bne.n	800239c <HAL_PWREx_ControlVoltageScaling+0x98>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1f3      	bne.n	8002384 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d01b      	beq.n	80023da <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80023a2:	4b15      	ldr	r3, [pc, #84]	@ (80023f8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a15      	ldr	r2, [pc, #84]	@ (80023fc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	099b      	lsrs	r3, r3, #6
 80023ae:	2232      	movs	r2, #50	@ 0x32
 80023b0:	fb02 f303 	mul.w	r3, r2, r3
 80023b4:	4a11      	ldr	r2, [pc, #68]	@ (80023fc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80023b6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ba:	099b      	lsrs	r3, r3, #6
 80023bc:	3301      	adds	r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80023c0:	e002      	b.n	80023c8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	3b01      	subs	r3, #1
 80023c6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80023c8:	4b0a      	ldr	r3, [pc, #40]	@ (80023f4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80023ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d102      	bne.n	80023da <HAL_PWREx_ControlVoltageScaling+0xd6>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f3      	bne.n	80023c2 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e000      	b.n	80023e6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	46020800 	.word	0x46020800
 80023f8:	20000000 	.word	0x20000000
 80023fc:	10624dd3 	.word	0x10624dd3

08002400 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8002404:	4b04      	ldr	r3, [pc, #16]	@ (8002418 <HAL_PWREx_GetVoltageRange+0x18>)
 8002406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002408:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800240c:	4618      	mov	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	46020800 	.word	0x46020800

0800241c <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002424:	4b22      	ldr	r3, [pc, #136]	@ (80024b0 <HAL_PWREx_ConfigSupply+0x94>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a22      	ldr	r2, [pc, #136]	@ (80024b4 <HAL_PWREx_ConfigSupply+0x98>)
 800242a:	fba2 2303 	umull	r2, r3, r2, r3
 800242e:	099b      	lsrs	r3, r3, #6
 8002430:	2232      	movs	r2, #50	@ 0x32
 8002432:	fb02 f303 	mul.w	r3, r2, r3
 8002436:	4a1f      	ldr	r2, [pc, #124]	@ (80024b4 <HAL_PWREx_ConfigSupply+0x98>)
 8002438:	fba2 2303 	umull	r2, r3, r2, r3
 800243c:	099b      	lsrs	r3, r3, #6
 800243e:	3301      	adds	r3, #1
 8002440:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d113      	bne.n	8002470 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8002448:	4b1b      	ldr	r3, [pc, #108]	@ (80024b8 <HAL_PWREx_ConfigSupply+0x9c>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	4a1a      	ldr	r2, [pc, #104]	@ (80024b8 <HAL_PWREx_ConfigSupply+0x9c>)
 800244e:	f023 0302 	bic.w	r3, r3, #2
 8002452:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002454:	e002      	b.n	800245c <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	3b01      	subs	r3, #1
 800245a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800245c:	4b16      	ldr	r3, [pc, #88]	@ (80024b8 <HAL_PWREx_ConfigSupply+0x9c>)
 800245e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b02      	cmp	r3, #2
 8002466:	d116      	bne.n	8002496 <HAL_PWREx_ConfigSupply+0x7a>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f3      	bne.n	8002456 <HAL_PWREx_ConfigSupply+0x3a>
 800246e:	e012      	b.n	8002496 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8002470:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <HAL_PWREx_ConfigSupply+0x9c>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	4a10      	ldr	r2, [pc, #64]	@ (80024b8 <HAL_PWREx_ConfigSupply+0x9c>)
 8002476:	f043 0302 	orr.w	r3, r3, #2
 800247a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800247c:	e002      	b.n	8002484 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	3b01      	subs	r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002484:	4b0c      	ldr	r3, [pc, #48]	@ (80024b8 <HAL_PWREx_ConfigSupply+0x9c>)
 8002486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d102      	bne.n	8002496 <HAL_PWREx_ConfigSupply+0x7a>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f3      	bne.n	800247e <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d101      	bne.n	80024a0 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e000      	b.n	80024a2 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	20000000 	.word	0x20000000
 80024b4:	10624dd3 	.word	0x10624dd3
 80024b8:	46020800 	.word	0x46020800

080024bc <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80024c0:	4b05      	ldr	r3, [pc, #20]	@ (80024d8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	4a04      	ldr	r2, [pc, #16]	@ (80024d8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80024c6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80024ca:	6113      	str	r3, [r2, #16]
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	46020800 	.word	0x46020800

080024dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b08e      	sub	sp, #56	@ 0x38
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80024e4:	2300      	movs	r3, #0
 80024e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	f000 bec8 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024f6:	4b99      	ldr	r3, [pc, #612]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	f003 030c 	and.w	r3, r3, #12
 80024fe:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002500:	4b96      	ldr	r3, [pc, #600]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0310 	and.w	r3, r3, #16
 8002512:	2b00      	cmp	r3, #0
 8002514:	f000 816c 	beq.w	80027f0 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800251a:	2b00      	cmp	r3, #0
 800251c:	d007      	beq.n	800252e <HAL_RCC_OscConfig+0x52>
 800251e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002520:	2b0c      	cmp	r3, #12
 8002522:	f040 80de 	bne.w	80026e2 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002528:	2b01      	cmp	r3, #1
 800252a:	f040 80da 	bne.w	80026e2 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d102      	bne.n	800253c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	f000 bea5 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002540:	4b86      	ldr	r3, [pc, #536]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d004      	beq.n	8002556 <HAL_RCC_OscConfig+0x7a>
 800254c:	4b83      	ldr	r3, [pc, #524]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002554:	e005      	b.n	8002562 <HAL_RCC_OscConfig+0x86>
 8002556:	4b81      	ldr	r3, [pc, #516]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002558:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800255c:	041b      	lsls	r3, r3, #16
 800255e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002562:	4293      	cmp	r3, r2
 8002564:	d255      	bcs.n	8002612 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10a      	bne.n	8002582 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002570:	4618      	mov	r0, r3
 8002572:	f001 f9d9 	bl	8003928 <RCC_SetFlashLatencyFromMSIRange>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d002      	beq.n	8002582 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	f000 be82 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002582:	4b76      	ldr	r3, [pc, #472]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	4a75      	ldr	r2, [pc, #468]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002588:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800258c:	6093      	str	r3, [r2, #8]
 800258e:	4b73      	ldr	r3, [pc, #460]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259a:	4970      	ldr	r1, [pc, #448]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800259c:	4313      	orrs	r3, r2
 800259e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80025a8:	d309      	bcc.n	80025be <HAL_RCC_OscConfig+0xe2>
 80025aa:	4b6c      	ldr	r3, [pc, #432]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f023 021f 	bic.w	r2, r3, #31
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	4969      	ldr	r1, [pc, #420]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	60cb      	str	r3, [r1, #12]
 80025bc:	e07e      	b.n	80026bc <HAL_RCC_OscConfig+0x1e0>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	da0a      	bge.n	80025dc <HAL_RCC_OscConfig+0x100>
 80025c6:	4b65      	ldr	r3, [pc, #404]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	015b      	lsls	r3, r3, #5
 80025d4:	4961      	ldr	r1, [pc, #388]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80025d6:	4313      	orrs	r3, r2
 80025d8:	60cb      	str	r3, [r1, #12]
 80025da:	e06f      	b.n	80026bc <HAL_RCC_OscConfig+0x1e0>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025e4:	d30a      	bcc.n	80025fc <HAL_RCC_OscConfig+0x120>
 80025e6:	4b5d      	ldr	r3, [pc, #372]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	029b      	lsls	r3, r3, #10
 80025f4:	4959      	ldr	r1, [pc, #356]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60cb      	str	r3, [r1, #12]
 80025fa:	e05f      	b.n	80026bc <HAL_RCC_OscConfig+0x1e0>
 80025fc:	4b57      	ldr	r3, [pc, #348]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	03db      	lsls	r3, r3, #15
 800260a:	4954      	ldr	r1, [pc, #336]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800260c:	4313      	orrs	r3, r2
 800260e:	60cb      	str	r3, [r1, #12]
 8002610:	e054      	b.n	80026bc <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002612:	4b52      	ldr	r3, [pc, #328]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	4a51      	ldr	r2, [pc, #324]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002618:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800261c:	6093      	str	r3, [r2, #8]
 800261e:	4b4f      	ldr	r3, [pc, #316]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262a:	494c      	ldr	r1, [pc, #304]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800262c:	4313      	orrs	r3, r2
 800262e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002634:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002638:	d309      	bcc.n	800264e <HAL_RCC_OscConfig+0x172>
 800263a:	4b48      	ldr	r3, [pc, #288]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	f023 021f 	bic.w	r2, r3, #31
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	4945      	ldr	r1, [pc, #276]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002648:	4313      	orrs	r3, r2
 800264a:	60cb      	str	r3, [r1, #12]
 800264c:	e028      	b.n	80026a0 <HAL_RCC_OscConfig+0x1c4>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002652:	2b00      	cmp	r3, #0
 8002654:	da0a      	bge.n	800266c <HAL_RCC_OscConfig+0x190>
 8002656:	4b41      	ldr	r3, [pc, #260]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	015b      	lsls	r3, r3, #5
 8002664:	493d      	ldr	r1, [pc, #244]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002666:	4313      	orrs	r3, r2
 8002668:	60cb      	str	r3, [r1, #12]
 800266a:	e019      	b.n	80026a0 <HAL_RCC_OscConfig+0x1c4>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002674:	d30a      	bcc.n	800268c <HAL_RCC_OscConfig+0x1b0>
 8002676:	4b39      	ldr	r3, [pc, #228]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a1b      	ldr	r3, [r3, #32]
 8002682:	029b      	lsls	r3, r3, #10
 8002684:	4935      	ldr	r1, [pc, #212]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002686:	4313      	orrs	r3, r2
 8002688:	60cb      	str	r3, [r1, #12]
 800268a:	e009      	b.n	80026a0 <HAL_RCC_OscConfig+0x1c4>
 800268c:	4b33      	ldr	r3, [pc, #204]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	03db      	lsls	r3, r3, #15
 800269a:	4930      	ldr	r1, [pc, #192]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800269c:	4313      	orrs	r3, r2
 800269e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80026a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10a      	bne.n	80026bc <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026aa:	4618      	mov	r0, r3
 80026ac:	f001 f93c 	bl	8003928 <RCC_SetFlashLatencyFromMSIRange>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	f000 bde5 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80026bc:	f001 f8de 	bl	800387c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026c0:	4b27      	ldr	r3, [pc, #156]	@ (8002760 <HAL_RCC_OscConfig+0x284>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe ff31 	bl	800152c <HAL_InitTick>
 80026ca:	4603      	mov	r3, r0
 80026cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80026d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	f000 808a 	beq.w	80027ee <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80026da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026de:	f000 bdd2 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d066      	beq.n	80027b8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80026ea:	4b1c      	ldr	r3, [pc, #112]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a1b      	ldr	r2, [pc, #108]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80026f6:	f7fe ff8f 	bl	8001618 <HAL_GetTick>
 80026fa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80026fc:	e009      	b.n	8002712 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026fe:	f7fe ff8b 	bl	8001618 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d902      	bls.n	8002712 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	f000 bdba 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002712:	4b12      	ldr	r3, [pc, #72]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0304 	and.w	r3, r3, #4
 800271a:	2b00      	cmp	r3, #0
 800271c:	d0ef      	beq.n	80026fe <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800271e:	4b0f      	ldr	r3, [pc, #60]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	4a0e      	ldr	r2, [pc, #56]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002724:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002728:	6093      	str	r3, [r2, #8]
 800272a:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	4909      	ldr	r1, [pc, #36]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002738:	4313      	orrs	r3, r2
 800273a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002740:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002744:	d30e      	bcc.n	8002764 <HAL_RCC_OscConfig+0x288>
 8002746:	4b05      	ldr	r3, [pc, #20]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f023 021f 	bic.w	r2, r3, #31
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	4902      	ldr	r1, [pc, #8]	@ (800275c <HAL_RCC_OscConfig+0x280>)
 8002754:	4313      	orrs	r3, r2
 8002756:	60cb      	str	r3, [r1, #12]
 8002758:	e04a      	b.n	80027f0 <HAL_RCC_OscConfig+0x314>
 800275a:	bf00      	nop
 800275c:	46020c00 	.word	0x46020c00
 8002760:	20000004 	.word	0x20000004
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002768:	2b00      	cmp	r3, #0
 800276a:	da0a      	bge.n	8002782 <HAL_RCC_OscConfig+0x2a6>
 800276c:	4b98      	ldr	r3, [pc, #608]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a1b      	ldr	r3, [r3, #32]
 8002778:	015b      	lsls	r3, r3, #5
 800277a:	4995      	ldr	r1, [pc, #596]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800277c:	4313      	orrs	r3, r2
 800277e:	60cb      	str	r3, [r1, #12]
 8002780:	e036      	b.n	80027f0 <HAL_RCC_OscConfig+0x314>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800278a:	d30a      	bcc.n	80027a2 <HAL_RCC_OscConfig+0x2c6>
 800278c:	4b90      	ldr	r3, [pc, #576]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a1b      	ldr	r3, [r3, #32]
 8002798:	029b      	lsls	r3, r3, #10
 800279a:	498d      	ldr	r1, [pc, #564]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800279c:	4313      	orrs	r3, r2
 800279e:	60cb      	str	r3, [r1, #12]
 80027a0:	e026      	b.n	80027f0 <HAL_RCC_OscConfig+0x314>
 80027a2:	4b8b      	ldr	r3, [pc, #556]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	03db      	lsls	r3, r3, #15
 80027b0:	4987      	ldr	r1, [pc, #540]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	60cb      	str	r3, [r1, #12]
 80027b6:	e01b      	b.n	80027f0 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80027b8:	4b85      	ldr	r3, [pc, #532]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a84      	ldr	r2, [pc, #528]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80027be:	f023 0301 	bic.w	r3, r3, #1
 80027c2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80027c4:	f7fe ff28 	bl	8001618 <HAL_GetTick>
 80027c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80027ca:	e009      	b.n	80027e0 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027cc:	f7fe ff24 	bl	8001618 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d902      	bls.n	80027e0 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	f000 bd53 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80027e0:	4b7b      	ldr	r3, [pc, #492]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d1ef      	bne.n	80027cc <HAL_RCC_OscConfig+0x2f0>
 80027ec:	e000      	b.n	80027f0 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80027ee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 808b 	beq.w	8002914 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80027fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002800:	2b08      	cmp	r3, #8
 8002802:	d005      	beq.n	8002810 <HAL_RCC_OscConfig+0x334>
 8002804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002806:	2b0c      	cmp	r3, #12
 8002808:	d109      	bne.n	800281e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800280a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800280c:	2b03      	cmp	r3, #3
 800280e:	d106      	bne.n	800281e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d17d      	bne.n	8002914 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	f000 bd34 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x35a>
 8002828:	4b69      	ldr	r3, [pc, #420]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a68      	ldr	r2, [pc, #416]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800282e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	e041      	b.n	80028ba <HAL_RCC_OscConfig+0x3de>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800283e:	d112      	bne.n	8002866 <HAL_RCC_OscConfig+0x38a>
 8002840:	4b63      	ldr	r3, [pc, #396]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a62      	ldr	r2, [pc, #392]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002846:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800284a:	6013      	str	r3, [r2, #0]
 800284c:	4b60      	ldr	r3, [pc, #384]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a5f      	ldr	r2, [pc, #380]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002852:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002856:	6013      	str	r3, [r2, #0]
 8002858:	4b5d      	ldr	r3, [pc, #372]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a5c      	ldr	r2, [pc, #368]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800285e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e029      	b.n	80028ba <HAL_RCC_OscConfig+0x3de>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800286e:	d112      	bne.n	8002896 <HAL_RCC_OscConfig+0x3ba>
 8002870:	4b57      	ldr	r3, [pc, #348]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a56      	ldr	r2, [pc, #344]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002876:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800287a:	6013      	str	r3, [r2, #0]
 800287c:	4b54      	ldr	r3, [pc, #336]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a53      	ldr	r2, [pc, #332]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002882:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002886:	6013      	str	r3, [r2, #0]
 8002888:	4b51      	ldr	r3, [pc, #324]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a50      	ldr	r2, [pc, #320]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800288e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002892:	6013      	str	r3, [r2, #0]
 8002894:	e011      	b.n	80028ba <HAL_RCC_OscConfig+0x3de>
 8002896:	4b4e      	ldr	r3, [pc, #312]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a4d      	ldr	r2, [pc, #308]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800289c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	4b4b      	ldr	r3, [pc, #300]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a4a      	ldr	r2, [pc, #296]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80028a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	4b48      	ldr	r3, [pc, #288]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a47      	ldr	r2, [pc, #284]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80028b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80028b8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d014      	beq.n	80028ec <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80028c2:	f7fe fea9 	bl	8001618 <HAL_GetTick>
 80028c6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028c8:	e009      	b.n	80028de <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028ca:	f7fe fea5 	bl	8001618 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b64      	cmp	r3, #100	@ 0x64
 80028d6:	d902      	bls.n	80028de <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	f000 bcd4 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028de:	4b3c      	ldr	r3, [pc, #240]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0ef      	beq.n	80028ca <HAL_RCC_OscConfig+0x3ee>
 80028ea:	e013      	b.n	8002914 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80028ec:	f7fe fe94 	bl	8001618 <HAL_GetTick>
 80028f0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028f2:	e009      	b.n	8002908 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f4:	f7fe fe90 	bl	8001618 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b64      	cmp	r3, #100	@ 0x64
 8002900:	d902      	bls.n	8002908 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	f000 bcbf 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002908:	4b31      	ldr	r3, [pc, #196]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1ef      	bne.n	80028f4 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d05f      	beq.n	80029e0 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002922:	2b04      	cmp	r3, #4
 8002924:	d005      	beq.n	8002932 <HAL_RCC_OscConfig+0x456>
 8002926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002928:	2b0c      	cmp	r3, #12
 800292a:	d114      	bne.n	8002956 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800292c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800292e:	2b02      	cmp	r3, #2
 8002930:	d111      	bne.n	8002956 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d102      	bne.n	8002940 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	f000 bca3 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b23      	ldr	r3, [pc, #140]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	041b      	lsls	r3, r3, #16
 800294e:	4920      	ldr	r1, [pc, #128]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002950:	4313      	orrs	r3, r2
 8002952:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002954:	e044      	b.n	80029e0 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d024      	beq.n	80029a8 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800295e:	4b1c      	ldr	r3, [pc, #112]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1b      	ldr	r2, [pc, #108]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002968:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800296a:	f7fe fe55 	bl	8001618 <HAL_GetTick>
 800296e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002970:	e009      	b.n	8002986 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002972:	f7fe fe51 	bl	8001618 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d902      	bls.n	8002986 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	f000 bc80 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002986:	4b12      	ldr	r3, [pc, #72]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800298e:	2b00      	cmp	r3, #0
 8002990:	d0ef      	beq.n	8002972 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002992:	4b0f      	ldr	r3, [pc, #60]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	041b      	lsls	r3, r3, #16
 80029a0:	490b      	ldr	r1, [pc, #44]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	610b      	str	r3, [r1, #16]
 80029a6:	e01b      	b.n	80029e0 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80029a8:	4b09      	ldr	r3, [pc, #36]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a08      	ldr	r2, [pc, #32]	@ (80029d0 <HAL_RCC_OscConfig+0x4f4>)
 80029ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029b2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80029b4:	f7fe fe30 	bl	8001618 <HAL_GetTick>
 80029b8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029ba:	e00b      	b.n	80029d4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029bc:	f7fe fe2c 	bl	8001618 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d904      	bls.n	80029d4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	f000 bc5b 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
 80029d0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029d4:	4baf      	ldr	r3, [pc, #700]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1ed      	bne.n	80029bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 80c8 	beq.w	8002b7e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80029ee:	2300      	movs	r3, #0
 80029f0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029f4:	4ba7      	ldr	r3, [pc, #668]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 80029f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029fa:	f003 0304 	and.w	r3, r3, #4
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d111      	bne.n	8002a26 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	4ba4      	ldr	r3, [pc, #656]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002a04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a08:	4aa2      	ldr	r2, [pc, #648]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002a0a:	f043 0304 	orr.w	r3, r3, #4
 8002a0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002a12:	4ba0      	ldr	r3, [pc, #640]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8002a20:	2301      	movs	r3, #1
 8002a22:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002a26:	4b9c      	ldr	r3, [pc, #624]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d119      	bne.n	8002a66 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002a32:	4b99      	ldr	r3, [pc, #612]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a36:	4a98      	ldr	r2, [pc, #608]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002a38:	f043 0301 	orr.w	r3, r3, #1
 8002a3c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a3e:	f7fe fdeb 	bl	8001618 <HAL_GetTick>
 8002a42:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002a44:	e009      	b.n	8002a5a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a46:	f7fe fde7 	bl	8001618 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d902      	bls.n	8002a5a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	f000 bc16 	b.w	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002a5a:	4b8f      	ldr	r3, [pc, #572]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0ef      	beq.n	8002a46 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d05f      	beq.n	8002b2e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8002a6e:	4b89      	ldr	r3, [pc, #548]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a74:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	699a      	ldr	r2, [r3, #24]
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d037      	beq.n	8002af4 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d006      	beq.n	8002a9c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e3f4      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8002a9c:	6a3b      	ldr	r3, [r7, #32]
 8002a9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d01b      	beq.n	8002ade <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8002aa6:	4b7b      	ldr	r3, [pc, #492]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002aa8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002aac:	4a79      	ldr	r2, [pc, #484]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002aae:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002ab2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8002ab6:	f7fe fdaf 	bl	8001618 <HAL_GetTick>
 8002aba:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002abe:	f7fe fdab 	bl	8001618 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b05      	cmp	r3, #5
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e3da      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002ad0:	4b70      	ldr	r3, [pc, #448]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002ad2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ad6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1ef      	bne.n	8002abe <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8002ade:	4b6d      	ldr	r3, [pc, #436]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002ae0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ae4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	4969      	ldr	r1, [pc, #420]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8002af4:	4b67      	ldr	r3, [pc, #412]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002afa:	4a66      	ldr	r2, [pc, #408]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002afc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8002b04:	f7fe fd88 	bl	8001618 <HAL_GetTick>
 8002b08:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b0c:	f7fe fd84 	bl	8001618 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b05      	cmp	r3, #5
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e3b3      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002b1e:	4b5d      	ldr	r3, [pc, #372]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002b20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0ef      	beq.n	8002b0c <HAL_RCC_OscConfig+0x630>
 8002b2c:	e01b      	b.n	8002b66 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8002b2e:	4b59      	ldr	r3, [pc, #356]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b34:	4a57      	ldr	r2, [pc, #348]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002b36:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002b3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8002b3e:	f7fe fd6b 	bl	8001618 <HAL_GetTick>
 8002b42:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b46:	f7fe fd67 	bl	8001618 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b05      	cmp	r3, #5
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e396      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002b58:	4b4e      	ldr	r3, [pc, #312]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002b5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1ef      	bne.n	8002b46 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b66:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d107      	bne.n	8002b7e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b6e:	4b49      	ldr	r3, [pc, #292]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002b70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b74:	4a47      	ldr	r2, [pc, #284]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002b76:	f023 0304 	bic.w	r3, r3, #4
 8002b7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0304 	and.w	r3, r3, #4
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 8111 	beq.w	8002dae <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b92:	4b40      	ldr	r3, [pc, #256]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d111      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba0:	4b3c      	ldr	r3, [pc, #240]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ba6:	4a3b      	ldr	r2, [pc, #236]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002ba8:	f043 0304 	orr.w	r3, r3, #4
 8002bac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002bb0:	4b38      	ldr	r3, [pc, #224]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bb6:	f003 0304 	and.w	r3, r3, #4
 8002bba:	613b      	str	r3, [r7, #16]
 8002bbc:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002bc4:	4b34      	ldr	r3, [pc, #208]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d118      	bne.n	8002c02 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002bd0:	4b31      	ldr	r3, [pc, #196]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd4:	4a30      	ldr	r2, [pc, #192]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002bd6:	f043 0301 	orr.w	r3, r3, #1
 8002bda:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bdc:	f7fe fd1c 	bl	8001618 <HAL_GetTick>
 8002be0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002be4:	f7fe fd18 	bl	8001618 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e347      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002bf6:	4b28      	ldr	r3, [pc, #160]	@ (8002c98 <HAL_RCC_OscConfig+0x7bc>)
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d01f      	beq.n	8002c4e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 0304 	and.w	r3, r3, #4
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d010      	beq.n	8002c3c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c20:	4a1c      	ldr	r2, [pc, #112]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c22:	f043 0304 	orr.w	r3, r3, #4
 8002c26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c30:	4a18      	ldr	r2, [pc, #96]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c32:	f043 0301 	orr.w	r3, r3, #1
 8002c36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c3a:	e018      	b.n	8002c6e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002c3c:	4b15      	ldr	r3, [pc, #84]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c42:	4a14      	ldr	r2, [pc, #80]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c44:	f043 0301 	orr.w	r3, r3, #1
 8002c48:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c4c:	e00f      	b.n	8002c6e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002c4e:	4b11      	ldr	r3, [pc, #68]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c54:	4a0f      	ldr	r2, [pc, #60]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c56:	f023 0301 	bic.w	r3, r3, #1
 8002c5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c64:	4a0b      	ldr	r2, [pc, #44]	@ (8002c94 <HAL_RCC_OscConfig+0x7b8>)
 8002c66:	f023 0304 	bic.w	r3, r3, #4
 8002c6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d057      	beq.n	8002d26 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8002c76:	f7fe fccf 	bl	8001618 <HAL_GetTick>
 8002c7a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c7c:	e00e      	b.n	8002c9c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c7e:	f7fe fccb 	bl	8001618 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d905      	bls.n	8002c9c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e2f8      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
 8002c94:	46020c00 	.word	0x46020c00
 8002c98:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c9c:	4b9c      	ldr	r3, [pc, #624]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002c9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0e9      	beq.n	8002c7e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d01b      	beq.n	8002cee <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002cb6:	4b96      	ldr	r3, [pc, #600]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cbc:	4a94      	ldr	r2, [pc, #592]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002cbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002cc6:	e00a      	b.n	8002cde <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc8:	f7fe fca6 	bl	8001618 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e2d3      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002cde:	4b8c      	ldr	r3, [pc, #560]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002ce0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ce4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0ed      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x7ec>
 8002cec:	e053      	b.n	8002d96 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002cee:	4b88      	ldr	r3, [pc, #544]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002cf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cf4:	4a86      	ldr	r2, [pc, #536]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002cf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cfa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002cfe:	e00a      	b.n	8002d16 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d00:	f7fe fc8a 	bl	8001618 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e2b7      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d16:	4b7e      	ldr	r3, [pc, #504]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002d18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1ed      	bne.n	8002d00 <HAL_RCC_OscConfig+0x824>
 8002d24:	e037      	b.n	8002d96 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8002d26:	f7fe fc77 	bl	8001618 <HAL_GetTick>
 8002d2a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d2c:	e00a      	b.n	8002d44 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2e:	f7fe fc73 	bl	8001618 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e2a0      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d44:	4b72      	ldr	r3, [pc, #456]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002d46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1ed      	bne.n	8002d2e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8002d52:	4b6f      	ldr	r3, [pc, #444]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002d54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d01a      	beq.n	8002d96 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002d60:	4b6b      	ldr	r3, [pc, #428]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002d62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d66:	4a6a      	ldr	r2, [pc, #424]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002d68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d70:	e00a      	b.n	8002d88 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d72:	f7fe fc51 	bl	8001618 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e27e      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d88:	4b61      	ldr	r3, [pc, #388]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002d8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1ed      	bne.n	8002d72 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d96:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d107      	bne.n	8002dae <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d9e:	4b5c      	ldr	r3, [pc, #368]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002da0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002da4:	4a5a      	ldr	r2, [pc, #360]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002da6:	f023 0304 	bic.w	r3, r3, #4
 8002daa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0320 	and.w	r3, r3, #32
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d036      	beq.n	8002e28 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d019      	beq.n	8002df6 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8002dc2:	4b53      	ldr	r3, [pc, #332]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a52      	ldr	r2, [pc, #328]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002dc8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002dcc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002dce:	f7fe fc23 	bl	8001618 <HAL_GetTick>
 8002dd2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dd6:	f7fe fc1f 	bl	8001618 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e24e      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002de8:	4b49      	ldr	r3, [pc, #292]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0f0      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x8fa>
 8002df4:	e018      	b.n	8002e28 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8002df6:	4b46      	ldr	r3, [pc, #280]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a45      	ldr	r2, [pc, #276]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002dfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e00:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002e02:	f7fe fc09 	bl	8001618 <HAL_GetTick>
 8002e06:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e0a:	f7fe fc05 	bl	8001618 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e234      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002e1c:	4b3c      	ldr	r3, [pc, #240]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1f0      	bne.n	8002e0a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d036      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d019      	beq.n	8002e70 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8002e3c:	4b34      	ldr	r3, [pc, #208]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a33      	ldr	r2, [pc, #204]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002e42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e46:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002e48:	f7fe fbe6 	bl	8001618 <HAL_GetTick>
 8002e4c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002e50:	f7fe fbe2 	bl	8001618 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e211      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002e62:	4b2b      	ldr	r3, [pc, #172]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0f0      	beq.n	8002e50 <HAL_RCC_OscConfig+0x974>
 8002e6e:	e018      	b.n	8002ea2 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8002e70:	4b27      	ldr	r3, [pc, #156]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a26      	ldr	r2, [pc, #152]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002e76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e7a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002e7c:	f7fe fbcc 	bl	8001618 <HAL_GetTick>
 8002e80:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002e84:	f7fe fbc8 	bl	8001618 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e1f7      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002e96:	4b1e      	ldr	r3, [pc, #120]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f0      	bne.n	8002e84 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d07f      	beq.n	8002fae <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d062      	beq.n	8002f7c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8002eb6:	4b16      	ldr	r3, [pc, #88]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	4a15      	ldr	r2, [pc, #84]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002ebc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ec0:	6093      	str	r3, [r2, #8]
 8002ec2:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ece:	4910      	ldr	r1, [pc, #64]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002edc:	d309      	bcc.n	8002ef2 <HAL_RCC_OscConfig+0xa16>
 8002ede:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	f023 021f 	bic.w	r2, r3, #31
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	4909      	ldr	r1, [pc, #36]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60cb      	str	r3, [r1, #12]
 8002ef0:	e02a      	b.n	8002f48 <HAL_RCC_OscConfig+0xa6c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	da0c      	bge.n	8002f14 <HAL_RCC_OscConfig+0xa38>
 8002efa:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	015b      	lsls	r3, r3, #5
 8002f08:	4901      	ldr	r1, [pc, #4]	@ (8002f10 <HAL_RCC_OscConfig+0xa34>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	60cb      	str	r3, [r1, #12]
 8002f0e:	e01b      	b.n	8002f48 <HAL_RCC_OscConfig+0xa6c>
 8002f10:	46020c00 	.word	0x46020c00
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f1c:	d30a      	bcc.n	8002f34 <HAL_RCC_OscConfig+0xa58>
 8002f1e:	4ba1      	ldr	r3, [pc, #644]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	029b      	lsls	r3, r3, #10
 8002f2c:	499d      	ldr	r1, [pc, #628]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60cb      	str	r3, [r1, #12]
 8002f32:	e009      	b.n	8002f48 <HAL_RCC_OscConfig+0xa6c>
 8002f34:	4b9b      	ldr	r3, [pc, #620]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	03db      	lsls	r3, r3, #15
 8002f42:	4998      	ldr	r1, [pc, #608]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8002f48:	4b96      	ldr	r3, [pc, #600]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a95      	ldr	r2, [pc, #596]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f4e:	f043 0310 	orr.w	r3, r3, #16
 8002f52:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002f54:	f7fe fb60 	bl	8001618 <HAL_GetTick>
 8002f58:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002f5c:	f7fe fb5c 	bl	8001618 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e18b      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002f6e:	4b8d      	ldr	r3, [pc, #564]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0320 	and.w	r3, r3, #32
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0xa80>
 8002f7a:	e018      	b.n	8002fae <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8002f7c:	4b89      	ldr	r3, [pc, #548]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a88      	ldr	r2, [pc, #544]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002f82:	f023 0310 	bic.w	r3, r3, #16
 8002f86:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002f88:	f7fe fb46 	bl	8001618 <HAL_GetTick>
 8002f8c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002f90:	f7fe fb42 	bl	8001618 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e171      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002fa2:	4b80      	ldr	r3, [pc, #512]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0320 	and.w	r3, r3, #32
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 8166 	beq.w	8003284 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fbe:	4b79      	ldr	r3, [pc, #484]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
 8002fc6:	2b0c      	cmp	r3, #12
 8002fc8:	f000 80f2 	beq.w	80031b0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	f040 80c5 	bne.w	8003160 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002fd6:	4b73      	ldr	r3, [pc, #460]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a72      	ldr	r2, [pc, #456]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002fdc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fe0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002fe2:	f7fe fb19 	bl	8001618 <HAL_GetTick>
 8002fe6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fea:	f7fe fb15 	bl	8001618 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e144      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002ffc:	4b69      	ldr	r3, [pc, #420]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1f0      	bne.n	8002fea <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003008:	4b66      	ldr	r3, [pc, #408]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 800300a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	2b00      	cmp	r3, #0
 8003014:	d111      	bne.n	800303a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8003016:	4b63      	ldr	r3, [pc, #396]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003018:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800301c:	4a61      	ldr	r2, [pc, #388]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 800301e:	f043 0304 	orr.w	r3, r3, #4
 8003022:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003026:	4b5f      	ldr	r3, [pc, #380]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003028:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8003034:	2301      	movs	r3, #1
 8003036:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 800303a:	4b5b      	ldr	r3, [pc, #364]	@ (80031a8 <HAL_RCC_OscConfig+0xccc>)
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003042:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003046:	d102      	bne.n	800304e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8003048:	2301      	movs	r3, #1
 800304a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800304e:	4b56      	ldr	r3, [pc, #344]	@ (80031a8 <HAL_RCC_OscConfig+0xccc>)
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	4a55      	ldr	r2, [pc, #340]	@ (80031a8 <HAL_RCC_OscConfig+0xccc>)
 8003054:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003058:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800305a:	4b52      	ldr	r3, [pc, #328]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 800305c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003062:	f023 0303 	bic.w	r3, r3, #3
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800306e:	3a01      	subs	r2, #1
 8003070:	0212      	lsls	r2, r2, #8
 8003072:	4311      	orrs	r1, r2
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003078:	430a      	orrs	r2, r1
 800307a:	494a      	ldr	r1, [pc, #296]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 800307c:	4313      	orrs	r3, r2
 800307e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003080:	4b48      	ldr	r3, [pc, #288]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003082:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003084:	4b49      	ldr	r3, [pc, #292]	@ (80031ac <HAL_RCC_OscConfig+0xcd0>)
 8003086:	4013      	ands	r3, r2
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800308c:	3a01      	subs	r2, #1
 800308e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003096:	3a01      	subs	r2, #1
 8003098:	0252      	lsls	r2, r2, #9
 800309a:	b292      	uxth	r2, r2
 800309c:	4311      	orrs	r1, r2
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80030a2:	3a01      	subs	r2, #1
 80030a4:	0412      	lsls	r2, r2, #16
 80030a6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80030aa:	4311      	orrs	r1, r2
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80030b0:	3a01      	subs	r2, #1
 80030b2:	0612      	lsls	r2, r2, #24
 80030b4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80030b8:	430a      	orrs	r2, r1
 80030ba:	493a      	ldr	r1, [pc, #232]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80030c0:	4b38      	ldr	r3, [pc, #224]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c4:	4a37      	ldr	r2, [pc, #220]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030c6:	f023 0310 	bic.w	r3, r3, #16
 80030ca:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	4a34      	ldr	r2, [pc, #208]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80030d6:	4b33      	ldr	r3, [pc, #204]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030da:	4a32      	ldr	r2, [pc, #200]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030dc:	f043 0310 	orr.w	r3, r3, #16
 80030e0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80030e2:	4b30      	ldr	r3, [pc, #192]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e6:	f023 020c 	bic.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ee:	492d      	ldr	r1, [pc, #180]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80030f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d105      	bne.n	8003108 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80030fc:	4b2a      	ldr	r3, [pc, #168]	@ (80031a8 <HAL_RCC_OscConfig+0xccc>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	4a29      	ldr	r2, [pc, #164]	@ (80031a8 <HAL_RCC_OscConfig+0xccc>)
 8003102:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003106:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8003108:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800310c:	2b01      	cmp	r3, #1
 800310e:	d107      	bne.n	8003120 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8003110:	4b24      	ldr	r3, [pc, #144]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003116:	4a23      	ldr	r2, [pc, #140]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003118:	f023 0304 	bic.w	r3, r3, #4
 800311c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8003120:	4b20      	ldr	r3, [pc, #128]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a1f      	ldr	r2, [pc, #124]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003126:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800312a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800312c:	f7fe fa74 	bl	8001618 <HAL_GetTick>
 8003130:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003132:	e008      	b.n	8003146 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003134:	f7fe fa70 	bl	8001618 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e09f      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003146:	4b17      	ldr	r3, [pc, #92]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d0f0      	beq.n	8003134 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003152:	4b14      	ldr	r3, [pc, #80]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003156:	4a13      	ldr	r2, [pc, #76]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800315c:	6293      	str	r3, [r2, #40]	@ 0x28
 800315e:	e091      	b.n	8003284 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003160:	4b10      	ldr	r3, [pc, #64]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a0f      	ldr	r2, [pc, #60]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003166:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800316a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800316c:	f7fe fa54 	bl	8001618 <HAL_GetTick>
 8003170:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003174:	f7fe fa50 	bl	8001618 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e07f      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003186:	4b07      	ldr	r3, [pc, #28]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f0      	bne.n	8003174 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003192:	4b04      	ldr	r3, [pc, #16]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003196:	4a03      	ldr	r2, [pc, #12]	@ (80031a4 <HAL_RCC_OscConfig+0xcc8>)
 8003198:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800319c:	f023 0303 	bic.w	r3, r3, #3
 80031a0:	6293      	str	r3, [r2, #40]	@ 0x28
 80031a2:	e06f      	b.n	8003284 <HAL_RCC_OscConfig+0xda8>
 80031a4:	46020c00 	.word	0x46020c00
 80031a8:	46020800 	.word	0x46020800
 80031ac:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80031b0:	4b37      	ldr	r3, [pc, #220]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 80031b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80031b6:	4b36      	ldr	r3, [pc, #216]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 80031b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ba:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d039      	beq.n	8003238 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	f003 0203 	and.w	r2, r3, #3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d132      	bne.n	8003238 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	0a1b      	lsrs	r3, r3, #8
 80031d6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d129      	bne.n	8003238 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d122      	bne.n	8003238 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031fc:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d11a      	bne.n	8003238 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	0a5b      	lsrs	r3, r3, #9
 8003206:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800320e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003210:	429a      	cmp	r2, r3
 8003212:	d111      	bne.n	8003238 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	0c1b      	lsrs	r3, r3, #16
 8003218:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003220:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003222:	429a      	cmp	r2, r3
 8003224:	d108      	bne.n	8003238 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	0e1b      	lsrs	r3, r3, #24
 800322a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003232:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003234:	429a      	cmp	r2, r3
 8003236:	d001      	beq.n	800323c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e024      	b.n	8003286 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800323c:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 800323e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003240:	08db      	lsrs	r3, r3, #3
 8003242:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800324a:	429a      	cmp	r2, r3
 800324c:	d01a      	beq.n	8003284 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800324e:	4b10      	ldr	r3, [pc, #64]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 8003250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003252:	4a0f      	ldr	r2, [pc, #60]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 8003254:	f023 0310 	bic.w	r3, r3, #16
 8003258:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325a:	f7fe f9dd 	bl	8001618 <HAL_GetTick>
 800325e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8003260:	bf00      	nop
 8003262:	f7fe f9d9 	bl	8001618 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800326a:	4293      	cmp	r3, r2
 800326c:	d0f9      	beq.n	8003262 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003272:	4a07      	ldr	r2, [pc, #28]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003278:	4b05      	ldr	r3, [pc, #20]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 800327a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800327c:	4a04      	ldr	r2, [pc, #16]	@ (8003290 <HAL_RCC_OscConfig+0xdb4>)
 800327e:	f043 0310 	orr.w	r3, r3, #16
 8003282:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3738      	adds	r7, #56	@ 0x38
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	46020c00 	.word	0x46020c00

08003294 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d101      	bne.n	80032a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e1d9      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032a8:	4b9b      	ldr	r3, [pc, #620]	@ (8003518 <HAL_RCC_ClockConfig+0x284>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 030f 	and.w	r3, r3, #15
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d910      	bls.n	80032d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b6:	4b98      	ldr	r3, [pc, #608]	@ (8003518 <HAL_RCC_ClockConfig+0x284>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f023 020f 	bic.w	r2, r3, #15
 80032be:	4996      	ldr	r1, [pc, #600]	@ (8003518 <HAL_RCC_ClockConfig+0x284>)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c6:	4b94      	ldr	r3, [pc, #592]	@ (8003518 <HAL_RCC_ClockConfig+0x284>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d001      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e1c1      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0310 	and.w	r3, r3, #16
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d010      	beq.n	8003306 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	695a      	ldr	r2, [r3, #20]
 80032e8:	4b8c      	ldr	r3, [pc, #560]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d908      	bls.n	8003306 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80032f4:	4b89      	ldr	r3, [pc, #548]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	4986      	ldr	r1, [pc, #536]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003302:	4313      	orrs	r3, r2
 8003304:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0308 	and.w	r3, r3, #8
 800330e:	2b00      	cmp	r3, #0
 8003310:	d012      	beq.n	8003338 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	691a      	ldr	r2, [r3, #16]
 8003316:	4b81      	ldr	r3, [pc, #516]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	091b      	lsrs	r3, r3, #4
 800331c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003320:	429a      	cmp	r2, r3
 8003322:	d909      	bls.n	8003338 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003324:	4b7d      	ldr	r3, [pc, #500]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	497a      	ldr	r1, [pc, #488]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003334:	4313      	orrs	r3, r2
 8003336:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d010      	beq.n	8003366 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	68da      	ldr	r2, [r3, #12]
 8003348:	4b74      	ldr	r3, [pc, #464]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003350:	429a      	cmp	r2, r3
 8003352:	d908      	bls.n	8003366 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003354:	4b71      	ldr	r3, [pc, #452]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	496e      	ldr	r1, [pc, #440]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003362:	4313      	orrs	r3, r2
 8003364:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d010      	beq.n	8003394 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	4b69      	ldr	r3, [pc, #420]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	f003 030f 	and.w	r3, r3, #15
 800337e:	429a      	cmp	r2, r3
 8003380:	d908      	bls.n	8003394 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003382:	4b66      	ldr	r3, [pc, #408]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003384:	6a1b      	ldr	r3, [r3, #32]
 8003386:	f023 020f 	bic.w	r2, r3, #15
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	4963      	ldr	r1, [pc, #396]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003390:	4313      	orrs	r3, r2
 8003392:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 80d2 	beq.w	8003546 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80033a2:	2300      	movs	r3, #0
 80033a4:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2b03      	cmp	r3, #3
 80033ac:	d143      	bne.n	8003436 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ae:	4b5b      	ldr	r3, [pc, #364]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80033b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d110      	bne.n	80033de <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80033bc:	4b57      	ldr	r3, [pc, #348]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80033be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033c2:	4a56      	ldr	r2, [pc, #344]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80033c4:	f043 0304 	orr.w	r3, r3, #4
 80033c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80033cc:	4b53      	ldr	r3, [pc, #332]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80033ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033d2:	f003 0304 	and.w	r3, r3, #4
 80033d6:	60bb      	str	r3, [r7, #8]
 80033d8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80033da:	2301      	movs	r3, #1
 80033dc:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80033de:	f7fe f91b 	bl	8001618 <HAL_GetTick>
 80033e2:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80033e4:	4b4e      	ldr	r3, [pc, #312]	@ (8003520 <HAL_RCC_ClockConfig+0x28c>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00f      	beq.n	8003410 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80033f2:	f7fe f911 	bl	8001618 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e12b      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003404:	4b46      	ldr	r3, [pc, #280]	@ (8003520 <HAL_RCC_ClockConfig+0x28c>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f0      	beq.n	80033f2 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003410:	7dfb      	ldrb	r3, [r7, #23]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d107      	bne.n	8003426 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003416:	4b41      	ldr	r3, [pc, #260]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800341c:	4a3f      	ldr	r2, [pc, #252]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 800341e:	f023 0304 	bic.w	r3, r3, #4
 8003422:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003426:	4b3d      	ldr	r3, [pc, #244]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d121      	bne.n	8003476 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e112      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b02      	cmp	r3, #2
 800343c:	d107      	bne.n	800344e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800343e:	4b37      	ldr	r3, [pc, #220]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d115      	bne.n	8003476 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e106      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d107      	bne.n	8003466 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003456:	4b31      	ldr	r3, [pc, #196]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0304 	and.w	r3, r3, #4
 800345e:	2b00      	cmp	r3, #0
 8003460:	d109      	bne.n	8003476 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e0fa      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003466:	4b2d      	ldr	r3, [pc, #180]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e0f2      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8003476:	4b29      	ldr	r3, [pc, #164]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	f023 0203 	bic.w	r2, r3, #3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	4926      	ldr	r1, [pc, #152]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 8003484:	4313      	orrs	r3, r2
 8003486:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8003488:	f7fe f8c6 	bl	8001618 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b03      	cmp	r3, #3
 8003494:	d112      	bne.n	80034bc <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003496:	e00a      	b.n	80034ae <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003498:	f7fe f8be 	bl	8001618 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e0d6      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034ae:	4b1b      	ldr	r3, [pc, #108]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	2b0c      	cmp	r3, #12
 80034b8:	d1ee      	bne.n	8003498 <HAL_RCC_ClockConfig+0x204>
 80034ba:	e044      	b.n	8003546 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d112      	bne.n	80034ea <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80034c4:	e00a      	b.n	80034dc <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034c6:	f7fe f8a7 	bl	8001618 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e0bf      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80034dc:	4b0f      	ldr	r3, [pc, #60]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	f003 030c 	and.w	r3, r3, #12
 80034e4:	2b08      	cmp	r3, #8
 80034e6:	d1ee      	bne.n	80034c6 <HAL_RCC_ClockConfig+0x232>
 80034e8:	e02d      	b.n	8003546 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d123      	bne.n	800353a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80034f2:	e00a      	b.n	800350a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f4:	f7fe f890 	bl	8001618 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e0a8      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800350a:	4b04      	ldr	r3, [pc, #16]	@ (800351c <HAL_RCC_ClockConfig+0x288>)
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1ee      	bne.n	80034f4 <HAL_RCC_ClockConfig+0x260>
 8003516:	e016      	b.n	8003546 <HAL_RCC_ClockConfig+0x2b2>
 8003518:	40022000 	.word	0x40022000
 800351c:	46020c00 	.word	0x46020c00
 8003520:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003524:	f7fe f878 	bl	8001618 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003532:	4293      	cmp	r3, r2
 8003534:	d901      	bls.n	800353a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e090      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800353a:	4b4a      	ldr	r3, [pc, #296]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	f003 030c 	and.w	r3, r3, #12
 8003542:	2b04      	cmp	r3, #4
 8003544:	d1ee      	bne.n	8003524 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d010      	beq.n	8003574 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	4b43      	ldr	r3, [pc, #268]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	429a      	cmp	r2, r3
 8003560:	d208      	bcs.n	8003574 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003562:	4b40      	ldr	r3, [pc, #256]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 8003564:	6a1b      	ldr	r3, [r3, #32]
 8003566:	f023 020f 	bic.w	r2, r3, #15
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	493d      	ldr	r1, [pc, #244]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 8003570:	4313      	orrs	r3, r2
 8003572:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003574:	4b3c      	ldr	r3, [pc, #240]	@ (8003668 <HAL_RCC_ClockConfig+0x3d4>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 030f 	and.w	r3, r3, #15
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d210      	bcs.n	80035a4 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003582:	4b39      	ldr	r3, [pc, #228]	@ (8003668 <HAL_RCC_ClockConfig+0x3d4>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f023 020f 	bic.w	r2, r3, #15
 800358a:	4937      	ldr	r1, [pc, #220]	@ (8003668 <HAL_RCC_ClockConfig+0x3d4>)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	4313      	orrs	r3, r2
 8003590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003592:	4b35      	ldr	r3, [pc, #212]	@ (8003668 <HAL_RCC_ClockConfig+0x3d4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 030f 	and.w	r3, r3, #15
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	d001      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e05b      	b.n	800365c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d010      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035bc:	429a      	cmp	r2, r3
 80035be:	d208      	bcs.n	80035d2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80035c0:	4b28      	ldr	r3, [pc, #160]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	4925      	ldr	r1, [pc, #148]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0308 	and.w	r3, r3, #8
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d012      	beq.n	8003604 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	691a      	ldr	r2, [r3, #16]
 80035e2:	4b20      	ldr	r3, [pc, #128]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	091b      	lsrs	r3, r3, #4
 80035e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d209      	bcs.n	8003604 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80035f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 80035f2:	6a1b      	ldr	r3, [r3, #32]
 80035f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	4919      	ldr	r1, [pc, #100]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 8003600:	4313      	orrs	r3, r2
 8003602:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	2b00      	cmp	r3, #0
 800360e:	d010      	beq.n	8003632 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	695a      	ldr	r2, [r3, #20]
 8003614:	4b13      	ldr	r3, [pc, #76]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 8003616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003618:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800361c:	429a      	cmp	r2, r3
 800361e:	d208      	bcs.n	8003632 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8003620:	4b10      	ldr	r3, [pc, #64]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 8003622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003624:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	490d      	ldr	r1, [pc, #52]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 800362e:	4313      	orrs	r3, r2
 8003630:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003632:	f000 f821 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8003636:	4602      	mov	r2, r0
 8003638:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <HAL_RCC_ClockConfig+0x3d0>)
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	f003 030f 	and.w	r3, r3, #15
 8003640:	490a      	ldr	r1, [pc, #40]	@ (800366c <HAL_RCC_ClockConfig+0x3d8>)
 8003642:	5ccb      	ldrb	r3, [r1, r3]
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
 8003648:	4a09      	ldr	r2, [pc, #36]	@ (8003670 <HAL_RCC_ClockConfig+0x3dc>)
 800364a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800364c:	4b09      	ldr	r3, [pc, #36]	@ (8003674 <HAL_RCC_ClockConfig+0x3e0>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4618      	mov	r0, r3
 8003652:	f7fd ff6b 	bl	800152c <HAL_InitTick>
 8003656:	4603      	mov	r3, r0
 8003658:	73fb      	strb	r3, [r7, #15]

  return status;
 800365a:	7bfb      	ldrb	r3, [r7, #15]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	46020c00 	.word	0x46020c00
 8003668:	40022000 	.word	0x40022000
 800366c:	08008258 	.word	0x08008258
 8003670:	20000000 	.word	0x20000000
 8003674:	20000004 	.word	0x20000004

08003678 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003678:	b480      	push	{r7}
 800367a:	b08b      	sub	sp, #44	@ 0x2c
 800367c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8003682:	2300      	movs	r3, #0
 8003684:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003686:	4b78      	ldr	r3, [pc, #480]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003690:	4b75      	ldr	r3, [pc, #468]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_RCC_GetSysClockFreq+0x34>
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	2b0c      	cmp	r3, #12
 80036a4:	d121      	bne.n	80036ea <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d11e      	bne.n	80036ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80036ac:	4b6e      	ldr	r3, [pc, #440]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d107      	bne.n	80036c8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80036b8:	4b6b      	ldr	r3, [pc, #428]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80036ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036be:	0b1b      	lsrs	r3, r3, #12
 80036c0:	f003 030f 	and.w	r3, r3, #15
 80036c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80036c6:	e005      	b.n	80036d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80036c8:	4b67      	ldr	r3, [pc, #412]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	0f1b      	lsrs	r3, r3, #28
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80036d4:	4a65      	ldr	r2, [pc, #404]	@ (800386c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80036d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036dc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d110      	bne.n	8003706 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036e8:	e00d      	b.n	8003706 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036ea:	4b5f      	ldr	r3, [pc, #380]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	f003 030c 	and.w	r3, r3, #12
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d102      	bne.n	80036fc <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036f6:	4b5e      	ldr	r3, [pc, #376]	@ (8003870 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80036f8:	623b      	str	r3, [r7, #32]
 80036fa:	e004      	b.n	8003706 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d101      	bne.n	8003706 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003702:	4b5b      	ldr	r3, [pc, #364]	@ (8003870 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003704:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	2b0c      	cmp	r3, #12
 800370a:	f040 80a5 	bne.w	8003858 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800370e:	4b56      	ldr	r3, [pc, #344]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003718:	4b53      	ldr	r3, [pc, #332]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800371a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371c:	0a1b      	lsrs	r3, r3, #8
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	3301      	adds	r3, #1
 8003724:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003726:	4b50      	ldr	r3, [pc, #320]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372a:	091b      	lsrs	r3, r3, #4
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003732:	4b4d      	ldr	r3, [pc, #308]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003736:	08db      	lsrs	r3, r3, #3
 8003738:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	fb02 f303 	mul.w	r3, r2, r3
 8003742:	ee07 3a90 	vmov	s15, r3
 8003746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800374a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	2b02      	cmp	r3, #2
 8003752:	d003      	beq.n	800375c <HAL_RCC_GetSysClockFreq+0xe4>
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	2b03      	cmp	r3, #3
 8003758:	d022      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x128>
 800375a:	e043      	b.n	80037e4 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	ee07 3a90 	vmov	s15, r3
 8003762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003766:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003874 <HAL_RCC_GetSysClockFreq+0x1fc>
 800376a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800376e:	4b3e      	ldr	r3, [pc, #248]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003776:	ee07 3a90 	vmov	s15, r3
 800377a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800377e:	ed97 6a01 	vldr	s12, [r7, #4]
 8003782:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8003878 <HAL_RCC_GetSysClockFreq+0x200>
 8003786:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800378a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800378e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003792:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800379a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800379e:	e046      	b.n	800382e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	ee07 3a90 	vmov	s15, r3
 80037a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037aa:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8003874 <HAL_RCC_GetSysClockFreq+0x1fc>
 80037ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80037b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ba:	ee07 3a90 	vmov	s15, r3
 80037be:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80037c2:	ed97 6a01 	vldr	s12, [r7, #4]
 80037c6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8003878 <HAL_RCC_GetSysClockFreq+0x200>
 80037ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80037ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80037d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80037da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80037e2:	e024      	b.n	800382e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80037e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e6:	ee07 3a90 	vmov	s15, r3
 80037ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	ee07 3a90 	vmov	s15, r3
 80037f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80037fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003804:	ee07 3a90 	vmov	s15, r3
 8003808:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800380c:	ed97 6a01 	vldr	s12, [r7, #4]
 8003810:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8003878 <HAL_RCC_GetSysClockFreq+0x200>
 8003814:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003818:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800381c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003820:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003824:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003828:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800382c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800382e:	4b0e      	ldr	r3, [pc, #56]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003832:	0e1b      	lsrs	r3, r3, #24
 8003834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003838:	3301      	adds	r3, #1
 800383a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	ee07 3a90 	vmov	s15, r3
 8003842:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003846:	edd7 6a07 	vldr	s13, [r7, #28]
 800384a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800384e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003852:	ee17 3a90 	vmov	r3, s15
 8003856:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8003858:	6a3b      	ldr	r3, [r7, #32]
}
 800385a:	4618      	mov	r0, r3
 800385c:	372c      	adds	r7, #44	@ 0x2c
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	46020c00 	.word	0x46020c00
 800386c:	08008270 	.word	0x08008270
 8003870:	00f42400 	.word	0x00f42400
 8003874:	4b742400 	.word	0x4b742400
 8003878:	46000000 	.word	0x46000000

0800387c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003880:	f7ff fefa 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8003884:	4602      	mov	r2, r0
 8003886:	4b07      	ldr	r3, [pc, #28]	@ (80038a4 <HAL_RCC_GetHCLKFreq+0x28>)
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	4906      	ldr	r1, [pc, #24]	@ (80038a8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003890:	5ccb      	ldrb	r3, [r1, r3]
 8003892:	fa22 f303 	lsr.w	r3, r2, r3
 8003896:	4a05      	ldr	r2, [pc, #20]	@ (80038ac <HAL_RCC_GetHCLKFreq+0x30>)
 8003898:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800389a:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <HAL_RCC_GetHCLKFreq+0x30>)
 800389c:	681b      	ldr	r3, [r3, #0]
}
 800389e:	4618      	mov	r0, r3
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	46020c00 	.word	0x46020c00
 80038a8:	08008258 	.word	0x08008258
 80038ac:	20000000 	.word	0x20000000

080038b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80038b4:	f7ff ffe2 	bl	800387c <HAL_RCC_GetHCLKFreq>
 80038b8:	4602      	mov	r2, r0
 80038ba:	4b05      	ldr	r3, [pc, #20]	@ (80038d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	091b      	lsrs	r3, r3, #4
 80038c0:	f003 0307 	and.w	r3, r3, #7
 80038c4:	4903      	ldr	r1, [pc, #12]	@ (80038d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038c6:	5ccb      	ldrb	r3, [r1, r3]
 80038c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	46020c00 	.word	0x46020c00
 80038d4:	08008268 	.word	0x08008268

080038d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80038dc:	f7ff ffce 	bl	800387c <HAL_RCC_GetHCLKFreq>
 80038e0:	4602      	mov	r2, r0
 80038e2:	4b05      	ldr	r3, [pc, #20]	@ (80038f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	0a1b      	lsrs	r3, r3, #8
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	4903      	ldr	r1, [pc, #12]	@ (80038fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80038ee:	5ccb      	ldrb	r3, [r1, r3]
 80038f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	46020c00 	.word	0x46020c00
 80038fc:	08008268 	.word	0x08008268

08003900 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8003904:	f7ff ffba 	bl	800387c <HAL_RCC_GetHCLKFreq>
 8003908:	4602      	mov	r2, r0
 800390a:	4b05      	ldr	r3, [pc, #20]	@ (8003920 <HAL_RCC_GetPCLK3Freq+0x20>)
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	091b      	lsrs	r3, r3, #4
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	4903      	ldr	r1, [pc, #12]	@ (8003924 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003916:	5ccb      	ldrb	r3, [r1, r3]
 8003918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800391c:	4618      	mov	r0, r3
 800391e:	bd80      	pop	{r7, pc}
 8003920:	46020c00 	.word	0x46020c00
 8003924:	08008268 	.word	0x08008268

08003928 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003930:	4b3e      	ldr	r3, [pc, #248]	@ (8003a2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003936:	f003 0304 	and.w	r3, r3, #4
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800393e:	f7fe fd5f 	bl	8002400 <HAL_PWREx_GetVoltageRange>
 8003942:	6178      	str	r0, [r7, #20]
 8003944:	e019      	b.n	800397a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003946:	4b39      	ldr	r3, [pc, #228]	@ (8003a2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003948:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800394c:	4a37      	ldr	r2, [pc, #220]	@ (8003a2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800394e:	f043 0304 	orr.w	r3, r3, #4
 8003952:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003956:	4b35      	ldr	r3, [pc, #212]	@ (8003a2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003958:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003964:	f7fe fd4c 	bl	8002400 <HAL_PWREx_GetVoltageRange>
 8003968:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800396a:	4b30      	ldr	r3, [pc, #192]	@ (8003a2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800396c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003970:	4a2e      	ldr	r2, [pc, #184]	@ (8003a2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003972:	f023 0304 	bic.w	r3, r3, #4
 8003976:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003980:	d003      	beq.n	800398a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003988:	d109      	bne.n	800399e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003990:	d202      	bcs.n	8003998 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8003992:	2301      	movs	r3, #1
 8003994:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003996:	e033      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8003998:	2300      	movs	r3, #0
 800399a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800399c:	e030      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039a4:	d208      	bcs.n	80039b8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ac:	d102      	bne.n	80039b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80039ae:	2303      	movs	r3, #3
 80039b0:	613b      	str	r3, [r7, #16]
 80039b2:	e025      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e035      	b.n	8003a24 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039be:	d90f      	bls.n	80039e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039cc:	d902      	bls.n	80039d4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80039ce:	2300      	movs	r3, #0
 80039d0:	613b      	str	r3, [r7, #16]
 80039d2:	e015      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80039d4:	2301      	movs	r3, #1
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	e012      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80039da:	2300      	movs	r3, #0
 80039dc:	613b      	str	r3, [r7, #16]
 80039de:	e00f      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039e6:	d109      	bne.n	80039fc <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ee:	d102      	bne.n	80039f6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80039f0:	2301      	movs	r3, #1
 80039f2:	613b      	str	r3, [r7, #16]
 80039f4:	e004      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80039f6:	2302      	movs	r3, #2
 80039f8:	613b      	str	r3, [r7, #16]
 80039fa:	e001      	b.n	8003a00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80039fc:	2301      	movs	r3, #1
 80039fe:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a00:	4b0b      	ldr	r3, [pc, #44]	@ (8003a30 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f023 020f 	bic.w	r2, r3, #15
 8003a08:	4909      	ldr	r1, [pc, #36]	@ (8003a30 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8003a10:	4b07      	ldr	r3, [pc, #28]	@ (8003a30 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 030f 	and.w	r3, r3, #15
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d001      	beq.n	8003a22 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e000      	b.n	8003a24 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	46020c00 	.word	0x46020c00
 8003a30:	40022000 	.word	0x40022000

08003a34 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a38:	b0ba      	sub	sp, #232	@ 0xe8
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a40:	2300      	movs	r3, #0
 8003a42:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a46:	2300      	movs	r3, #0
 8003a48:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a54:	f002 0401 	and.w	r4, r2, #1
 8003a58:	2500      	movs	r5, #0
 8003a5a:	ea54 0305 	orrs.w	r3, r4, r5
 8003a5e:	d00b      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003a60:	4bcb      	ldr	r3, [pc, #812]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a66:	f023 0103 	bic.w	r1, r3, #3
 8003a6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a70:	4ac7      	ldr	r2, [pc, #796]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a72:	430b      	orrs	r3, r1
 8003a74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a80:	f002 0802 	and.w	r8, r2, #2
 8003a84:	f04f 0900 	mov.w	r9, #0
 8003a88:	ea58 0309 	orrs.w	r3, r8, r9
 8003a8c:	d00b      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003a8e:	4bc0      	ldr	r3, [pc, #768]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a94:	f023 010c 	bic.w	r1, r3, #12
 8003a98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a9e:	4abc      	ldr	r2, [pc, #752]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003aa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	f002 0a04 	and.w	sl, r2, #4
 8003ab2:	f04f 0b00 	mov.w	fp, #0
 8003ab6:	ea5a 030b 	orrs.w	r3, sl, fp
 8003aba:	d00b      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003abc:	4bb4      	ldr	r3, [pc, #720]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ac2:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003ac6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003acc:	4ab0      	ldr	r2, [pc, #704]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ace:	430b      	orrs	r3, r1
 8003ad0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ad4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003adc:	f002 0308 	and.w	r3, r2, #8
 8003ae0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003aea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003aee:	460b      	mov	r3, r1
 8003af0:	4313      	orrs	r3, r2
 8003af2:	d00b      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8003af4:	4ba6      	ldr	r3, [pc, #664]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003afa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003afe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b04:	4aa2      	ldr	r2, [pc, #648]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b06:	430b      	orrs	r3, r1
 8003b08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	f002 0310 	and.w	r3, r2, #16
 8003b18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b22:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b26:	460b      	mov	r3, r1
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	d00b      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8003b2c:	4b98      	ldr	r3, [pc, #608]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b3c:	4a94      	ldr	r2, [pc, #592]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b3e:	430b      	orrs	r3, r1
 8003b40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4c:	f002 0320 	and.w	r3, r2, #32
 8003b50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b54:	2300      	movs	r3, #0
 8003b56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003b5a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4313      	orrs	r3, r2
 8003b62:	d00b      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003b64:	4b8a      	ldr	r3, [pc, #552]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b6a:	f023 0107 	bic.w	r1, r3, #7
 8003b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b74:	4a86      	ldr	r2, [pc, #536]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b76:	430b      	orrs	r3, r1
 8003b78:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b84:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003b88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b92:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	d00b      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003b9c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ba2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8003ba6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003baa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bac:	4a78      	ldr	r2, [pc, #480]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bae:	430b      	orrs	r3, r1
 8003bb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bbc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003bc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003bca:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bce:	460b      	mov	r3, r1
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	d00b      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003bd4:	4b6e      	ldr	r3, [pc, #440]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003be2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003be4:	4a6a      	ldr	r2, [pc, #424]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003be6:	430b      	orrs	r3, r1
 8003be8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8003bf8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003c02:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003c06:	460b      	mov	r3, r1
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	d00b      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003c0c:	4b60      	ldr	r3, [pc, #384]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1c:	4a5c      	ldr	r2, [pc, #368]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c34:	2300      	movs	r3, #0
 8003c36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c3a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4313      	orrs	r3, r2
 8003c42:	d00b      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8003c44:	4b52      	ldr	r3, [pc, #328]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c4a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8003c4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c54:	4a4e      	ldr	r2, [pc, #312]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c56:	430b      	orrs	r3, r1
 8003c58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c64:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8003c68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c72:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003c76:	460b      	mov	r3, r1
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	d00b      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003c7c:	4b44      	ldr	r3, [pc, #272]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c82:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8003c86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c8c:	4a40      	ldr	r2, [pc, #256]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c8e:	430b      	orrs	r3, r1
 8003c90:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c9c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003ca0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003caa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003cae:	460b      	mov	r3, r1
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	d00b      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003cb4:	4b36      	ldr	r3, [pc, #216]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cba:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003cbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003cc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cc4:	4a32      	ldr	r2, [pc, #200]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cc6:	430b      	orrs	r3, r1
 8003cc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8003ccc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003cd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ce2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	d00c      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8003cec:	4b28      	ldr	r3, [pc, #160]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cf2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003cf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cfe:	4a24      	ldr	r2, [pc, #144]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d00:	430b      	orrs	r3, r1
 8003d02:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003d12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d14:	2300      	movs	r3, #0
 8003d16:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d18:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	d04f      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8003d22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2a:	2b80      	cmp	r3, #128	@ 0x80
 8003d2c:	d02d      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x356>
 8003d2e:	2b80      	cmp	r3, #128	@ 0x80
 8003d30:	d827      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003d32:	2b60      	cmp	r3, #96	@ 0x60
 8003d34:	d02e      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003d36:	2b60      	cmp	r3, #96	@ 0x60
 8003d38:	d823      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003d3a:	2b40      	cmp	r3, #64	@ 0x40
 8003d3c:	d006      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8003d3e:	2b40      	cmp	r3, #64	@ 0x40
 8003d40:	d81f      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d009      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x326>
 8003d46:	2b20      	cmp	r3, #32
 8003d48:	d011      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8003d4a:	e01a      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003d4c:	4b10      	ldr	r3, [pc, #64]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d50:	4a0f      	ldr	r2, [pc, #60]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d56:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003d58:	e01d      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d5e:	3308      	adds	r3, #8
 8003d60:	4618      	mov	r0, r3
 8003d62:	f002 fa17 	bl	8006194 <RCCEx_PLL2_Config>
 8003d66:	4603      	mov	r3, r0
 8003d68:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003d6c:	e013      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d72:	332c      	adds	r3, #44	@ 0x2c
 8003d74:	4618      	mov	r0, r3
 8003d76:	f002 faa5 	bl	80062c4 <RCCEx_PLL3_Config>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003d80:	e009      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003d88:	e005      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 8003d8a:	bf00      	nop
 8003d8c:	e003      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8003d8e:	bf00      	nop
 8003d90:	46020c00 	.word	0x46020c00
        break;
 8003d94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d96:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10d      	bne.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003d9e:	4bb6      	ldr	r3, [pc, #728]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003da0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003da4:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8003da8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db0:	4ab1      	ldr	r2, [pc, #708]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003db2:	430b      	orrs	r3, r1
 8003db4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003db8:	e003      	b.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003dbe:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003dc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dca:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003dce:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	677b      	str	r3, [r7, #116]	@ 0x74
 8003dd4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	d053      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8003dde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dea:	d033      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df0:	d82c      	bhi.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8003df2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003df6:	d02f      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8003df8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dfc:	d826      	bhi.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8003dfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e02:	d008      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8003e04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e08:	d820      	bhi.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00a      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8003e0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e12:	d011      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003e14:	e01a      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003e16:	4b98      	ldr	r3, [pc, #608]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	4a97      	ldr	r2, [pc, #604]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e20:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003e22:	e01a      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e28:	3308      	adds	r3, #8
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 f9b2 	bl	8006194 <RCCEx_PLL2_Config>
 8003e30:	4603      	mov	r3, r0
 8003e32:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003e36:	e010      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003e38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e3c:	332c      	adds	r3, #44	@ 0x2c
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f002 fa40 	bl	80062c4 <RCCEx_PLL3_Config>
 8003e44:	4603      	mov	r3, r0
 8003e46:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003e4a:	e006      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003e52:	e002      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8003e54:	bf00      	nop
 8003e56:	e000      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8003e58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e5a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10d      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8003e62:	4b85      	ldr	r3, [pc, #532]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003e64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003e68:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003e6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e74:	4a80      	ldr	r2, [pc, #512]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003e76:	430b      	orrs	r3, r1
 8003e78:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003e7c:	e003      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003e82:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003e86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003e92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e94:	2300      	movs	r3, #0
 8003e96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003e98:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	d046      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003ea2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ea6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003eaa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003eae:	d028      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003eb0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003eb4:	d821      	bhi.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8003eb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003eba:	d022      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003ebc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ec0:	d81b      	bhi.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8003ec2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ec6:	d01c      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003ec8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ecc:	d815      	bhi.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8003ece:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ed2:	d008      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8003ed4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ed8:	d80f      	bhi.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d011      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003ede:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ee2:	d00e      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003ee4:	e009      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ee6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003eea:	3308      	adds	r3, #8
 8003eec:	4618      	mov	r0, r3
 8003eee:	f002 f951 	bl	8006194 <RCCEx_PLL2_Config>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003ef8:	e004      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003f00:	e000      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8003f02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f04:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10d      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003f0c:	4b5a      	ldr	r3, [pc, #360]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003f0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f12:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003f16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003f1e:	4a56      	ldr	r2, [pc, #344]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003f20:	430b      	orrs	r3, r1
 8003f22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003f26:	e003      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f28:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003f2c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8003f30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f38:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003f3c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f3e:	2300      	movs	r3, #0
 8003f40:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f42:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003f46:	460b      	mov	r3, r1
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	d03f      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8003f4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f54:	2b04      	cmp	r3, #4
 8003f56:	d81e      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x562>
 8003f58:	a201      	add	r2, pc, #4	@ (adr r2, 8003f60 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8003f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f5e:	bf00      	nop
 8003f60:	08003f9f 	.word	0x08003f9f
 8003f64:	08003f75 	.word	0x08003f75
 8003f68:	08003f83 	.word	0x08003f83
 8003f6c:	08003f9f 	.word	0x08003f9f
 8003f70:	08003f9f 	.word	0x08003f9f
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003f74:	4b40      	ldr	r3, [pc, #256]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f78:	4a3f      	ldr	r2, [pc, #252]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003f7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f7e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003f80:	e00e      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003f82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f86:	332c      	adds	r3, #44	@ 0x2c
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f002 f99b 	bl	80062c4 <RCCEx_PLL3_Config>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003f94:	e004      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003f9c:	e000      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8003f9e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003fa0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d10d      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8003fa8:	4b33      	ldr	r3, [pc, #204]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003faa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fae:	f023 0107 	bic.w	r1, r3, #7
 8003fb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fba:	4a2f      	ldr	r2, [pc, #188]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003fbc:	430b      	orrs	r3, r1
 8003fbe:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003fc2:	e003      	b.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003fc8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8003fcc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd4:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003fd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fda:	2300      	movs	r3, #0
 8003fdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fde:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	d04d      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8003fe8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ff0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ff4:	d028      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8003ff6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ffa:	d821      	bhi.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8003ffc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004000:	d024      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x618>
 8004002:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004006:	d81b      	bhi.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004008:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800400c:	d00e      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800400e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004012:	d815      	bhi.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004014:	2b00      	cmp	r3, #0
 8004016:	d01b      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8004018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800401c:	d110      	bne.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800401e:	4b16      	ldr	r3, [pc, #88]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004022:	4a15      	ldr	r2, [pc, #84]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004028:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800402a:	e012      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800402c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004030:	332c      	adds	r3, #44	@ 0x2c
 8004032:	4618      	mov	r0, r3
 8004034:	f002 f946 	bl	80062c4 <RCCEx_PLL3_Config>
 8004038:	4603      	mov	r3, r0
 800403a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800403e:	e008      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004046:	e004      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8004048:	bf00      	nop
 800404a:	e002      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800404c:	bf00      	nop
 800404e:	e000      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8004050:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004052:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d110      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800405a:	4b07      	ldr	r3, [pc, #28]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800405c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004060:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004064:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004068:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800406c:	4a02      	ldr	r2, [pc, #8]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800406e:	430b      	orrs	r3, r1
 8004070:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004074:	e006      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004076:	bf00      	nop
 8004078:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800407c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004080:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004084:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004090:	653b      	str	r3, [r7, #80]	@ 0x50
 8004092:	2300      	movs	r3, #0
 8004094:	657b      	str	r3, [r7, #84]	@ 0x54
 8004096:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800409a:	460b      	mov	r3, r1
 800409c:	4313      	orrs	r3, r2
 800409e:	f000 80b5 	beq.w	800420c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040a2:	2300      	movs	r3, #0
 80040a4:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a8:	4b9d      	ldr	r3, [pc, #628]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80040aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040ae:	f003 0304 	and.w	r3, r3, #4
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d113      	bne.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b6:	4b9a      	ldr	r3, [pc, #616]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80040b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040bc:	4a98      	ldr	r2, [pc, #608]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80040be:	f043 0304 	orr.w	r3, r3, #4
 80040c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80040c6:	4b96      	ldr	r3, [pc, #600]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80040c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80040d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 80040d8:	2301      	movs	r3, #1
 80040da:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80040de:	4b91      	ldr	r3, [pc, #580]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80040e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e2:	4a90      	ldr	r2, [pc, #576]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040ea:	f7fd fa95 	bl	8001618 <HAL_GetTick>
 80040ee:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80040f2:	e00b      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f4:	f7fd fa90 	bl	8001618 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d903      	bls.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800410a:	e005      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800410c:	4b85      	ldr	r3, [pc, #532]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800410e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ed      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8004118:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800411c:	2b00      	cmp	r3, #0
 800411e:	d165      	bne.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004120:	4b7f      	ldr	r3, [pc, #508]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004122:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004126:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800412a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800412e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004132:	2b00      	cmp	r3, #0
 8004134:	d023      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8004136:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800413a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800413e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004142:	4293      	cmp	r3, r2
 8004144:	d01b      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004146:	4b76      	ldr	r3, [pc, #472]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004148:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800414c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004150:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004154:	4b72      	ldr	r3, [pc, #456]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004156:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800415a:	4a71      	ldr	r2, [pc, #452]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800415c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004160:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004164:	4b6e      	ldr	r3, [pc, #440]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004166:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800416a:	4a6d      	ldr	r2, [pc, #436]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800416c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004170:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004174:	4a6a      	ldr	r2, [pc, #424]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800417a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800417e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	d019      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418a:	f7fd fa45 	bl	8001618 <HAL_GetTick>
 800418e:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004192:	e00d      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004194:	f7fd fa40 	bl	8001618 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800419e:	1ad2      	subs	r2, r2, r3
 80041a0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d903      	bls.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 80041ae:	e006      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041b0:	4b5b      	ldr	r3, [pc, #364]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80041b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0ea      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 80041be:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10d      	bne.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80041c6:	4b56      	ldr	r3, [pc, #344]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80041c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041cc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80041d8:	4a51      	ldr	r2, [pc, #324]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80041da:	430b      	orrs	r3, r1
 80041dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041e0:	e008      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041e2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80041e6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 80041ea:	e003      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80041f0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041f4:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d107      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041fc:	4b48      	ldr	r3, [pc, #288]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80041fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004202:	4a47      	ldr	r2, [pc, #284]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004204:	f023 0304 	bic.w	r3, r3, #4
 8004208:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800420c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004214:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004218:	64bb      	str	r3, [r7, #72]	@ 0x48
 800421a:	2300      	movs	r3, #0
 800421c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800421e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004222:	460b      	mov	r3, r1
 8004224:	4313      	orrs	r3, r2
 8004226:	d042      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8004228:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800422c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004230:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004234:	d022      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x848>
 8004236:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800423a:	d81b      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x840>
 800423c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004240:	d011      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8004242:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004246:	d815      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8004248:	2b00      	cmp	r3, #0
 800424a:	d019      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800424c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004250:	d110      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004256:	3308      	adds	r3, #8
 8004258:	4618      	mov	r0, r3
 800425a:	f001 ff9b 	bl	8006194 <RCCEx_PLL2_Config>
 800425e:	4603      	mov	r3, r0
 8004260:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004264:	e00d      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004266:	4b2e      	ldr	r3, [pc, #184]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426a:	4a2d      	ldr	r2, [pc, #180]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800426c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004270:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004272:	e006      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800427a:	e002      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800427c:	bf00      	nop
 800427e:	e000      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8004280:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004282:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10d      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800428a:	4b25      	ldr	r3, [pc, #148]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800428c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004290:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004294:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004298:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800429c:	4a20      	ldr	r2, [pc, #128]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800429e:	430b      	orrs	r3, r1
 80042a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042a4:	e003      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80042aa:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80042ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b6:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80042ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80042bc:	2300      	movs	r3, #0
 80042be:	647b      	str	r3, [r7, #68]	@ 0x44
 80042c0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80042c4:	460b      	mov	r3, r1
 80042c6:	4313      	orrs	r3, r2
 80042c8:	d032      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80042ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042d6:	d00b      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80042d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042dc:	d804      	bhi.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d008      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 80042e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042e6:	d007      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80042ee:	e004      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80042f0:	bf00      	nop
 80042f2:	e002      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80042f4:	bf00      	nop
 80042f6:	e000      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80042f8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80042fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d112      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004302:	4b07      	ldr	r3, [pc, #28]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004304:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004308:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800430c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004310:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004314:	4a02      	ldr	r2, [pc, #8]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004316:	430b      	orrs	r3, r1
 8004318:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800431c:	e008      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800431e:	bf00      	nop
 8004320:	46020c00 	.word	0x46020c00
 8004324:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004328:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800432c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8004330:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004338:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800433c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800433e:	2300      	movs	r3, #0
 8004340:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004342:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004346:	460b      	mov	r3, r1
 8004348:	4313      	orrs	r3, r2
 800434a:	d00c      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800434c:	4b98      	ldr	r3, [pc, #608]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800434e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004352:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8004356:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800435a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800435e:	4a94      	ldr	r2, [pc, #592]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004360:	430b      	orrs	r3, r1
 8004362:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8004366:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800436a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004372:	633b      	str	r3, [r7, #48]	@ 0x30
 8004374:	2300      	movs	r3, #0
 8004376:	637b      	str	r3, [r7, #52]	@ 0x34
 8004378:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800437c:	460b      	mov	r3, r1
 800437e:	4313      	orrs	r3, r2
 8004380:	d019      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8004382:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004386:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800438a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800438e:	d105      	bne.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004390:	4b87      	ldr	r3, [pc, #540]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004394:	4a86      	ldr	r2, [pc, #536]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800439a:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800439c:	4b84      	ldr	r3, [pc, #528]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800439e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043a2:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80043a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80043ae:	4a80      	ldr	r2, [pc, #512]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80043b0:	430b      	orrs	r3, r1
 80043b2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80043b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043be:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80043c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043c4:	2300      	movs	r3, #0
 80043c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043c8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80043cc:	460b      	mov	r3, r1
 80043ce:	4313      	orrs	r3, r2
 80043d0:	d00c      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80043d2:	4b77      	ldr	r3, [pc, #476]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80043d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043d8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043e4:	4972      	ldr	r1, [pc, #456]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80043ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80043f8:	623b      	str	r3, [r7, #32]
 80043fa:	2300      	movs	r3, #0
 80043fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80043fe:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004402:	460b      	mov	r3, r1
 8004404:	4313      	orrs	r3, r2
 8004406:	d00c      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004408:	4b69      	ldr	r3, [pc, #420]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800440a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800440e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004412:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004416:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800441a:	4965      	ldr	r1, [pc, #404]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800441c:	4313      	orrs	r3, r2
 800441e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004422:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800442e:	61bb      	str	r3, [r7, #24]
 8004430:	2300      	movs	r3, #0
 8004432:	61fb      	str	r3, [r7, #28]
 8004434:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004438:	460b      	mov	r3, r1
 800443a:	4313      	orrs	r3, r2
 800443c:	d00c      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800443e:	4b5c      	ldr	r3, [pc, #368]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004440:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004444:	f023 0218 	bic.w	r2, r3, #24
 8004448:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800444c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004450:	4957      	ldr	r1, [pc, #348]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004452:	4313      	orrs	r3, r2
 8004454:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004458:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800445c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004460:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004464:	613b      	str	r3, [r7, #16]
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800446e:	460b      	mov	r3, r1
 8004470:	4313      	orrs	r3, r2
 8004472:	d032      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8004474:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004478:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800447c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004480:	d105      	bne.n	800448e <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004482:	4b4b      	ldr	r3, [pc, #300]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004486:	4a4a      	ldr	r2, [pc, #296]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800448c:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800448e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004492:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004496:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800449a:	d108      	bne.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800449c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044a0:	3308      	adds	r3, #8
 80044a2:	4618      	mov	r0, r3
 80044a4:	f001 fe76 	bl	8006194 <RCCEx_PLL2_Config>
 80044a8:	4603      	mov	r3, r0
 80044aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 80044ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10d      	bne.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80044b6:	4b3e      	ldr	r3, [pc, #248]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80044b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80044bc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80044c8:	4939      	ldr	r1, [pc, #228]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80044d0:	e003      	b.n	80044da <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80044d6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80044da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e2:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	2300      	movs	r3, #0
 80044ea:	60fb      	str	r3, [r7, #12]
 80044ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80044f0:	460b      	mov	r3, r1
 80044f2:	4313      	orrs	r3, r2
 80044f4:	d03a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80044f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004502:	d00e      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8004504:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004508:	d815      	bhi.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800450a:	2b00      	cmp	r3, #0
 800450c:	d017      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800450e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004512:	d110      	bne.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004514:	4b26      	ldr	r3, [pc, #152]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004518:	4a25      	ldr	r2, [pc, #148]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800451a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800451e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004520:	e00e      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004522:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004526:	3308      	adds	r3, #8
 8004528:	4618      	mov	r0, r3
 800452a:	f001 fe33 	bl	8006194 <RCCEx_PLL2_Config>
 800452e:	4603      	mov	r3, r0
 8004530:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004534:	e004      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800453c:	e000      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800453e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004540:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10d      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8004548:	4b19      	ldr	r3, [pc, #100]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800454a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800454e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004552:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800455a:	4915      	ldr	r1, [pc, #84]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800455c:	4313      	orrs	r3, r2
 800455e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004562:	e003      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004564:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004568:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800456c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004574:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004578:	603b      	str	r3, [r7, #0]
 800457a:	2300      	movs	r3, #0
 800457c:	607b      	str	r3, [r7, #4]
 800457e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004582:	460b      	mov	r3, r1
 8004584:	4313      	orrs	r3, r2
 8004586:	d00c      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8004588:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800458a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800458e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004592:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004596:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800459a:	4905      	ldr	r1, [pc, #20]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800459c:	4313      	orrs	r3, r2
 800459e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80045a2:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	37e8      	adds	r7, #232	@ 0xe8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045b0:	46020c00 	.word	0x46020c00

080045b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b089      	sub	sp, #36	@ 0x24
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80045bc:	4ba6      	ldr	r3, [pc, #664]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045c4:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80045c6:	4ba4      	ldr	r3, [pc, #656]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80045d0:	4ba1      	ldr	r3, [pc, #644]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d4:	0a1b      	lsrs	r3, r3, #8
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	3301      	adds	r3, #1
 80045dc:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80045de:	4b9e      	ldr	r3, [pc, #632]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e2:	091b      	lsrs	r3, r3, #4
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80045ea:	4b9b      	ldr	r3, [pc, #620]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80045ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ee:	08db      	lsrs	r3, r3, #3
 80045f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	fb02 f303 	mul.w	r3, r2, r3
 80045fa:	ee07 3a90 	vmov	s15, r3
 80045fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004602:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b03      	cmp	r3, #3
 800460a:	d062      	beq.n	80046d2 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	2b03      	cmp	r3, #3
 8004610:	f200 8081 	bhi.w	8004716 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d024      	beq.n	8004664 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	2b02      	cmp	r3, #2
 800461e:	d17a      	bne.n	8004716 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	ee07 3a90 	vmov	s15, r3
 8004626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800462a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800485c <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800462e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004632:	4b89      	ldr	r3, [pc, #548]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800463a:	ee07 3a90 	vmov	s15, r3
 800463e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8004642:	ed97 6a02 	vldr	s12, [r7, #8]
 8004646:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004860 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800464a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800464e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8004652:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004656:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800465a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004662:	e08f      	b.n	8004784 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004664:	4b7c      	ldr	r3, [pc, #496]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d005      	beq.n	800467c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8004670:	4b79      	ldr	r3, [pc, #484]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	0f1b      	lsrs	r3, r3, #28
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	e006      	b.n	800468a <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 800467c:	4b76      	ldr	r3, [pc, #472]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800467e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004682:	041b      	lsls	r3, r3, #16
 8004684:	0f1b      	lsrs	r3, r3, #28
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	4a76      	ldr	r2, [pc, #472]	@ (8004864 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800468c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004690:	ee07 3a90 	vmov	s15, r3
 8004694:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	ee07 3a90 	vmov	s15, r3
 800469e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	ee07 3a90 	vmov	s15, r3
 80046ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80046b4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004860 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80046b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80046c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046cc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80046d0:	e058      	b.n	8004784 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	ee07 3a90 	vmov	s15, r3
 80046d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046dc:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800485c <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80046e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046e4:	4b5c      	ldr	r3, [pc, #368]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80046e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ec:	ee07 3a90 	vmov	s15, r3
 80046f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80046f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80046f8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004860 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80046fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004700:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8004704:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004708:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800470c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004710:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004714:	e036      	b.n	8004784 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004716:	4b50      	ldr	r3, [pc, #320]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d005      	beq.n	800472e <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8004722:	4b4d      	ldr	r3, [pc, #308]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	0f1b      	lsrs	r3, r3, #28
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	e006      	b.n	800473c <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800472e:	4b4a      	ldr	r3, [pc, #296]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004730:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004734:	041b      	lsls	r3, r3, #16
 8004736:	0f1b      	lsrs	r3, r3, #28
 8004738:	f003 030f 	and.w	r3, r3, #15
 800473c:	4a49      	ldr	r2, [pc, #292]	@ (8004864 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800473e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004742:	ee07 3a90 	vmov	s15, r3
 8004746:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	ee07 3a90 	vmov	s15, r3
 8004750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004754:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	ee07 3a90 	vmov	s15, r3
 800475e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004762:	ed97 6a02 	vldr	s12, [r7, #8]
 8004766:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004860 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800476a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800476e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004772:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004776:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800477a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800477e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004782:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004784:	4b34      	ldr	r3, [pc, #208]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d017      	beq.n	80047c0 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004790:	4b31      	ldr	r3, [pc, #196]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004794:	0a5b      	lsrs	r3, r3, #9
 8004796:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800479a:	ee07 3a90 	vmov	s15, r3
 800479e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80047a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047a6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80047aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80047ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047b6:	ee17 2a90 	vmov	r2, s15
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	e002      	b.n	80047c6 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80047c6:	4b24      	ldr	r3, [pc, #144]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80047c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d017      	beq.n	8004802 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80047d2:	4b21      	ldr	r3, [pc, #132]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80047d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d6:	0c1b      	lsrs	r3, r3, #16
 80047d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047dc:	ee07 3a90 	vmov	s15, r3
 80047e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80047e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047e8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80047ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80047f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047f8:	ee17 2a90 	vmov	r2, s15
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	605a      	str	r2, [r3, #4]
 8004800:	e002      	b.n	8004808 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004808:	4b13      	ldr	r3, [pc, #76]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800480a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d017      	beq.n	8004844 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004814:	4b10      	ldr	r3, [pc, #64]	@ (8004858 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004818:	0e1b      	lsrs	r3, r3, #24
 800481a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800481e:	ee07 3a90 	vmov	s15, r3
 8004822:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8004826:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800482a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800482e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004832:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800483a:	ee17 2a90 	vmov	r2, s15
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004842:	e002      	b.n	800484a <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	609a      	str	r2, [r3, #8]
}
 800484a:	bf00      	nop
 800484c:	3724      	adds	r7, #36	@ 0x24
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	46020c00 	.word	0x46020c00
 800485c:	4b742400 	.word	0x4b742400
 8004860:	46000000 	.word	0x46000000
 8004864:	08008270 	.word	0x08008270

08004868 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004868:	b480      	push	{r7}
 800486a:	b089      	sub	sp, #36	@ 0x24
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8004870:	4ba6      	ldr	r3, [pc, #664]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004878:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800487a:	4ba4      	ldr	r3, [pc, #656]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800487c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487e:	f003 0303 	and.w	r3, r3, #3
 8004882:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8004884:	4ba1      	ldr	r3, [pc, #644]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004888:	0a1b      	lsrs	r3, r3, #8
 800488a:	f003 030f 	and.w	r3, r3, #15
 800488e:	3301      	adds	r3, #1
 8004890:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8004892:	4b9e      	ldr	r3, [pc, #632]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004896:	091b      	lsrs	r3, r3, #4
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800489e:	4b9b      	ldr	r3, [pc, #620]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80048a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a2:	08db      	lsrs	r3, r3, #3
 80048a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	fb02 f303 	mul.w	r3, r2, r3
 80048ae:	ee07 3a90 	vmov	s15, r3
 80048b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b6:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b03      	cmp	r3, #3
 80048be:	d062      	beq.n	8004986 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	2b03      	cmp	r3, #3
 80048c4:	f200 8081 	bhi.w	80049ca <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d024      	beq.n	8004918 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d17a      	bne.n	80049ca <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	ee07 3a90 	vmov	s15, r3
 80048da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048de:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80048e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048e6:	4b89      	ldr	r3, [pc, #548]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80048e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80048f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80048fa:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80048fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004902:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800490a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800490e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004912:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004916:	e08f      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8004918:	4b7c      	ldr	r3, [pc, #496]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d005      	beq.n	8004930 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004924:	4b79      	ldr	r3, [pc, #484]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	0f1b      	lsrs	r3, r3, #28
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	e006      	b.n	800493e <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8004930:	4b76      	ldr	r3, [pc, #472]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004932:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004936:	041b      	lsls	r3, r3, #16
 8004938:	0f1b      	lsrs	r3, r3, #28
 800493a:	f003 030f 	and.w	r3, r3, #15
 800493e:	4a76      	ldr	r2, [pc, #472]	@ (8004b18 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8004940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004944:	ee07 3a90 	vmov	s15, r3
 8004948:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	ee07 3a90 	vmov	s15, r3
 8004952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	ee07 3a90 	vmov	s15, r3
 8004960:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004964:	ed97 6a02 	vldr	s12, [r7, #8]
 8004968:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800496c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004970:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004974:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004978:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800497c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004980:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004984:	e058      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	ee07 3a90 	vmov	s15, r3
 800498c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004990:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8004994:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004998:	4b5c      	ldr	r3, [pc, #368]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800499a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800499c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a0:	ee07 3a90 	vmov	s15, r3
 80049a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80049a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80049ac:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80049b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80049b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80049b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80049c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049c4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80049c8:	e036      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80049ca:	4b50      	ldr	r3, [pc, #320]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d005      	beq.n	80049e2 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80049d6:	4b4d      	ldr	r3, [pc, #308]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	0f1b      	lsrs	r3, r3, #28
 80049dc:	f003 030f 	and.w	r3, r3, #15
 80049e0:	e006      	b.n	80049f0 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80049e2:	4b4a      	ldr	r3, [pc, #296]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80049e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80049e8:	041b      	lsls	r3, r3, #16
 80049ea:	0f1b      	lsrs	r3, r3, #28
 80049ec:	f003 030f 	and.w	r3, r3, #15
 80049f0:	4a49      	ldr	r2, [pc, #292]	@ (8004b18 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80049f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f6:	ee07 3a90 	vmov	s15, r3
 80049fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	ee07 3a90 	vmov	s15, r3
 8004a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a16:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a1a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8004a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a32:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a36:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004a38:	4b34      	ldr	r3, [pc, #208]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d017      	beq.n	8004a74 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004a44:	4b31      	ldr	r3, [pc, #196]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a48:	0a5b      	lsrs	r3, r3, #9
 8004a4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a4e:	ee07 3a90 	vmov	s15, r3
 8004a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8004a56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a5a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004a5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a6a:	ee17 2a90 	vmov	r2, s15
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	e002      	b.n	8004a7a <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004a7a:	4b24      	ldr	r3, [pc, #144]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d017      	beq.n	8004ab6 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004a86:	4b21      	ldr	r3, [pc, #132]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a8a:	0c1b      	lsrs	r3, r3, #16
 8004a8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004a98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a9c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aac:	ee17 2a90 	vmov	r2, s15
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	605a      	str	r2, [r3, #4]
 8004ab4:	e002      	b.n	8004abc <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004abc:	4b13      	ldr	r3, [pc, #76]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d017      	beq.n	8004af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004ac8:	4b10      	ldr	r3, [pc, #64]	@ (8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004acc:	0e1b      	lsrs	r3, r3, #24
 8004ace:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ad2:	ee07 3a90 	vmov	s15, r3
 8004ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8004ada:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ade:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004ae2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ae6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aee:	ee17 2a90 	vmov	r2, s15
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004af6:	e002      	b.n	8004afe <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	609a      	str	r2, [r3, #8]
}
 8004afe:	bf00      	nop
 8004b00:	3724      	adds	r7, #36	@ 0x24
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	46020c00 	.word	0x46020c00
 8004b10:	4b742400 	.word	0x4b742400
 8004b14:	46000000 	.word	0x46000000
 8004b18:	08008270 	.word	0x08008270

08004b1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b089      	sub	sp, #36	@ 0x24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8004b24:	4ba6      	ldr	r3, [pc, #664]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2c:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8004b2e:	4ba4      	ldr	r3, [pc, #656]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8004b38:	4ba1      	ldr	r3, [pc, #644]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3c:	0a1b      	lsrs	r3, r3, #8
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	3301      	adds	r3, #1
 8004b44:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8004b46:	4b9e      	ldr	r3, [pc, #632]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b4a:	091b      	lsrs	r3, r3, #4
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8004b52:	4b9b      	ldr	r3, [pc, #620]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b56:	08db      	lsrs	r3, r3, #3
 8004b58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	fb02 f303 	mul.w	r3, r2, r3
 8004b62:	ee07 3a90 	vmov	s15, r3
 8004b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b6a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	2b03      	cmp	r3, #3
 8004b72:	d062      	beq.n	8004c3a <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	f200 8081 	bhi.w	8004c7e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d024      	beq.n	8004bcc <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d17a      	bne.n	8004c7e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	ee07 3a90 	vmov	s15, r3
 8004b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b92:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004dc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b9a:	4b89      	ldr	r3, [pc, #548]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba2:	ee07 3a90 	vmov	s15, r3
 8004ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004baa:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bae:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc6:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8004bca:	e08f      	b.n	8004cec <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004bcc:	4b7c      	ldr	r3, [pc, #496]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d005      	beq.n	8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8004bd8:	4b79      	ldr	r3, [pc, #484]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	0f1b      	lsrs	r3, r3, #28
 8004bde:	f003 030f 	and.w	r3, r3, #15
 8004be2:	e006      	b.n	8004bf2 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8004be4:	4b76      	ldr	r3, [pc, #472]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004be6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004bea:	041b      	lsls	r3, r3, #16
 8004bec:	0f1b      	lsrs	r3, r3, #28
 8004bee:	f003 030f 	and.w	r3, r3, #15
 8004bf2:	4a76      	ldr	r2, [pc, #472]	@ (8004dcc <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8004bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bf8:	ee07 3a90 	vmov	s15, r3
 8004bfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	ee07 3a90 	vmov	s15, r3
 8004c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	ee07 3a90 	vmov	s15, r3
 8004c14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c18:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c1c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004c20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c34:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004c38:	e058      	b.n	8004cec <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	ee07 3a90 	vmov	s15, r3
 8004c40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c44:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004dc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004c48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c4c:	4b5c      	ldr	r3, [pc, #368]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c54:	ee07 3a90 	vmov	s15, r3
 8004c58:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c5c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c60:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004c64:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004c68:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c70:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004c74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c78:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004c7c:	e036      	b.n	8004cec <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004c7e:	4b50      	ldr	r3, [pc, #320]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d005      	beq.n	8004c96 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8004c8a:	4b4d      	ldr	r3, [pc, #308]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	0f1b      	lsrs	r3, r3, #28
 8004c90:	f003 030f 	and.w	r3, r3, #15
 8004c94:	e006      	b.n	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8004c96:	4b4a      	ldr	r3, [pc, #296]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004c9c:	041b      	lsls	r3, r3, #16
 8004c9e:	0f1b      	lsrs	r3, r3, #28
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	4a49      	ldr	r2, [pc, #292]	@ (8004dcc <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8004ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004caa:	ee07 3a90 	vmov	s15, r3
 8004cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	ee07 3a90 	vmov	s15, r3
 8004cb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	ee07 3a90 	vmov	s15, r3
 8004cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cca:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cce:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004cd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cde:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ce6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004cea:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004cec:	4b34      	ldr	r3, [pc, #208]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d017      	beq.n	8004d28 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004cf8:	4b31      	ldr	r3, [pc, #196]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfc:	0a5b      	lsrs	r3, r3, #9
 8004cfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d02:	ee07 3a90 	vmov	s15, r3
 8004d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8004d0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d0e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004d12:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d1e:	ee17 2a90 	vmov	r2, s15
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	e002      	b.n	8004d2e <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8004d2e:	4b24      	ldr	r3, [pc, #144]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d017      	beq.n	8004d6a <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004d3a:	4b21      	ldr	r3, [pc, #132]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d3e:	0c1b      	lsrs	r3, r3, #16
 8004d40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d44:	ee07 3a90 	vmov	s15, r3
 8004d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8004d4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d50:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004d54:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d60:	ee17 2a90 	vmov	r2, s15
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	605a      	str	r2, [r3, #4]
 8004d68:	e002      	b.n	8004d70 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004d70:	4b13      	ldr	r3, [pc, #76]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d017      	beq.n	8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004d7c:	4b10      	ldr	r3, [pc, #64]	@ (8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d80:	0e1b      	lsrs	r3, r3, #24
 8004d82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d86:	ee07 3a90 	vmov	s15, r3
 8004d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8004d8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d92:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004d96:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004da2:	ee17 2a90 	vmov	r2, s15
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004daa:	e002      	b.n	8004db2 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	609a      	str	r2, [r3, #8]
}
 8004db2:	bf00      	nop
 8004db4:	3724      	adds	r7, #36	@ 0x24
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	46020c00 	.word	0x46020c00
 8004dc4:	4b742400 	.word	0x4b742400
 8004dc8:	46000000 	.word	0x46000000
 8004dcc:	08008270 	.word	0x08008270

08004dd0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b08e      	sub	sp, #56	@ 0x38
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004dda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dde:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004de2:	430b      	orrs	r3, r1
 8004de4:	d145      	bne.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004de6:	4ba7      	ldr	r3, [pc, #668]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004de8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004df0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004df2:	4ba4      	ldr	r3, [pc, #656]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004df4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d108      	bne.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e06:	d104      	bne.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004e08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e0e:	f001 b9b3 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004e12:	4b9c      	ldr	r3, [pc, #624]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004e14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e20:	d114      	bne.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8004e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e28:	d110      	bne.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e2a:	4b96      	ldr	r3, [pc, #600]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004e2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e38:	d103      	bne.n	8004e42 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8004e3a:	23fa      	movs	r3, #250	@ 0xfa
 8004e3c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e3e:	f001 b99b 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8004e42:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004e46:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e48:	f001 b996 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8004e4c:	4b8d      	ldr	r3, [pc, #564]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e58:	d107      	bne.n	8004e6a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e60:	d103      	bne.n	8004e6a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8004e62:	4b89      	ldr	r3, [pc, #548]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e66:	f001 b987 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e6e:	f001 b983 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004e72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e76:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004e7a:	430b      	orrs	r3, r1
 8004e7c:	d151      	bne.n	8004f22 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004e7e:	4b81      	ldr	r3, [pc, #516]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004e80:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e84:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004e88:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8c:	2b80      	cmp	r3, #128	@ 0x80
 8004e8e:	d035      	beq.n	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8004e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e92:	2b80      	cmp	r3, #128	@ 0x80
 8004e94:	d841      	bhi.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e98:	2b60      	cmp	r3, #96	@ 0x60
 8004e9a:	d02a      	beq.n	8004ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8004e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9e:	2b60      	cmp	r3, #96	@ 0x60
 8004ea0:	d83b      	bhi.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea4:	2b40      	cmp	r3, #64	@ 0x40
 8004ea6:	d009      	beq.n	8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8004ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eaa:	2b40      	cmp	r3, #64	@ 0x40
 8004eac:	d835      	bhi.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00c      	beq.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8004eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb6:	2b20      	cmp	r3, #32
 8004eb8:	d012      	beq.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004eba:	e02e      	b.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004ebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f7ff fb77 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004eca:	f001 b955 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ece:	f107 0318 	add.w	r3, r7, #24
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff fcc8 	bl	8004868 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004edc:	f001 b94c 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ee0:	f107 030c 	add.w	r3, r7, #12
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff fe19 	bl	8004b1c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004eee:	f001 b943 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004ef2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004ef6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ef8:	f001 b93e 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004efc:	4b61      	ldr	r3, [pc, #388]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f08:	d103      	bne.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8004f0a:	4b60      	ldr	r3, [pc, #384]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8004f0c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004f0e:	f001 b933 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f16:	f001 b92f 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f1e:	f001 b92b 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8004f22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f26:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004f2a:	430b      	orrs	r3, r1
 8004f2c:	d158      	bne.n	8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004f2e:	4b55      	ldr	r3, [pc, #340]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004f30:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f34:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004f38:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f40:	d03b      	beq.n	8004fba <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8004f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f48:	d846      	bhi.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f50:	d02e      	beq.n	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8004f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f58:	d83e      	bhi.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8004f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f60:	d00b      	beq.n	8004f7a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8004f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f68:	d836      	bhi.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8004f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00d      	beq.n	8004f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f76:	d012      	beq.n	8004f9e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8004f78:	e02e      	b.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7ff fb18 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f88:	f001 b8f6 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f8c:	f107 0318 	add.w	r3, r7, #24
 8004f90:	4618      	mov	r0, r3
 8004f92:	f7ff fc69 	bl	8004868 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f9a:	f001 b8ed 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f9e:	f107 030c 	add.w	r3, r7, #12
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7ff fdba 	bl	8004b1c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fac:	f001 b8e4 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004fb0:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004fb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fb6:	f001 b8df 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004fba:	4b32      	ldr	r3, [pc, #200]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fc6:	d103      	bne.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8004fc8:	4b30      	ldr	r3, [pc, #192]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8004fca:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004fcc:	f001 b8d4 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fd4:	f001 b8d0 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fdc:	f001 b8cc 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8004fe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fe4:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	d126      	bne.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8004fec:	4b25      	ldr	r3, [pc, #148]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004fee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ff2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ff6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8004ff8:	4b22      	ldr	r3, [pc, #136]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005004:	d106      	bne.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8005006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005008:	2b00      	cmp	r3, #0
 800500a:	d103      	bne.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 800500c:	4b1f      	ldr	r3, [pc, #124]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800500e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005010:	f001 b8b2 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8005014:	4b1b      	ldr	r3, [pc, #108]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800501c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005020:	d107      	bne.n	8005032 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8005022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005024:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005028:	d103      	bne.n	8005032 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800502a:	4b19      	ldr	r3, [pc, #100]	@ (8005090 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800502c:	637b      	str	r3, [r7, #52]	@ 0x34
 800502e:	f001 b8a3 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8005032:	2300      	movs	r3, #0
 8005034:	637b      	str	r3, [r7, #52]	@ 0x34
 8005036:	f001 b89f 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800503a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800503e:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8005042:	430b      	orrs	r3, r1
 8005044:	d16e      	bne.n	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005046:	4b0f      	ldr	r3, [pc, #60]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800504c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005050:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005054:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005058:	d03d      	beq.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800505a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005060:	d85c      	bhi.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8005062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005064:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005068:	d014      	beq.n	8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800506a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005070:	d854      	bhi.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8005072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005074:	2b00      	cmp	r3, #0
 8005076:	d01f      	beq.n	80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8005078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800507e:	d012      	beq.n	80050a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8005080:	e04c      	b.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8005082:	bf00      	nop
 8005084:	46020c00 	.word	0x46020c00
 8005088:	0007a120 	.word	0x0007a120
 800508c:	00f42400 	.word	0x00f42400
 8005090:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005094:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff fa8b 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800509e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80050a2:	f001 b869 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050a6:	f107 0318 	add.w	r3, r7, #24
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7ff fbdc 	bl	8004868 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80050b4:	f001 b860 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80050b8:	4ba7      	ldr	r3, [pc, #668]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050c4:	d103      	bne.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 80050c6:	4ba5      	ldr	r3, [pc, #660]	@ (800535c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80050c8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80050ca:	f001 b855 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80050ce:	2300      	movs	r3, #0
 80050d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80050d2:	f001 b851 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80050d6:	4ba0      	ldr	r3, [pc, #640]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 0320 	and.w	r3, r3, #32
 80050de:	2b20      	cmp	r3, #32
 80050e0:	d118      	bne.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80050e2:	4b9d      	ldr	r3, [pc, #628]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80050ee:	4b9a      	ldr	r3, [pc, #616]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	0e1b      	lsrs	r3, r3, #24
 80050f4:	f003 030f 	and.w	r3, r3, #15
 80050f8:	e006      	b.n	8005108 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 80050fa:	4b97      	ldr	r3, [pc, #604]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80050fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005100:	041b      	lsls	r3, r3, #16
 8005102:	0e1b      	lsrs	r3, r3, #24
 8005104:	f003 030f 	and.w	r3, r3, #15
 8005108:	4a95      	ldr	r2, [pc, #596]	@ (8005360 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800510a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800510e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005110:	f001 b832 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005114:	2300      	movs	r3, #0
 8005116:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005118:	f001 b82e 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800511c:	2300      	movs	r3, #0
 800511e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005120:	f001 b82a 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005128:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800512c:	430b      	orrs	r3, r1
 800512e:	d17f      	bne.n	8005230 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005130:	4b89      	ldr	r3, [pc, #548]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005132:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800513a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800513c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513e:	2b00      	cmp	r3, #0
 8005140:	d165      	bne.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005142:	4b85      	ldr	r3, [pc, #532]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005148:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800514c:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005150:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005154:	d034      	beq.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8005156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005158:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800515c:	d853      	bhi.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800515e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005160:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005164:	d00b      	beq.n	800517e <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8005166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005168:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800516c:	d84b      	bhi.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800516e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005170:	2b00      	cmp	r3, #0
 8005172:	d016      	beq.n	80051a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8005174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005176:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800517a:	d009      	beq.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800517c:	e043      	b.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800517e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff fa16 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800518c:	f000 bff4 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005190:	f107 0318 	add.w	r3, r7, #24
 8005194:	4618      	mov	r0, r3
 8005196:	f7ff fb67 	bl	8004868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800519e:	f000 bfeb 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80051a2:	4b6d      	ldr	r3, [pc, #436]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ae:	d103      	bne.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 80051b0:	4b6a      	ldr	r3, [pc, #424]	@ (800535c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80051b2:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80051b4:	f000 bfe0 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 80051b8:	2300      	movs	r3, #0
 80051ba:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80051bc:	f000 bfdc 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80051c0:	4b65      	ldr	r3, [pc, #404]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 0320 	and.w	r3, r3, #32
 80051c8:	2b20      	cmp	r3, #32
 80051ca:	d118      	bne.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80051cc:	4b62      	ldr	r3, [pc, #392]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d005      	beq.n	80051e4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 80051d8:	4b5f      	ldr	r3, [pc, #380]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	0e1b      	lsrs	r3, r3, #24
 80051de:	f003 030f 	and.w	r3, r3, #15
 80051e2:	e006      	b.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 80051e4:	4b5c      	ldr	r3, [pc, #368]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80051e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80051ea:	041b      	lsls	r3, r3, #16
 80051ec:	0e1b      	lsrs	r3, r3, #24
 80051ee:	f003 030f 	and.w	r3, r3, #15
 80051f2:	4a5b      	ldr	r2, [pc, #364]	@ (8005360 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80051f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051f8:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80051fa:	f000 bfbd 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 80051fe:	2300      	movs	r3, #0
 8005200:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005202:	f000 bfb9 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 8005206:	2300      	movs	r3, #0
 8005208:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800520a:	f000 bfb5 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800520e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005210:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005214:	d108      	bne.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005216:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800521a:	4618      	mov	r0, r3
 800521c:	f7ff f9ca 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8005220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005222:	637b      	str	r3, [r7, #52]	@ 0x34
 8005224:	f000 bfa8 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	637b      	str	r3, [r7, #52]	@ 0x34
 800522c:	f000 bfa4 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8005230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005234:	1e51      	subs	r1, r2, #1
 8005236:	430b      	orrs	r3, r1
 8005238:	d136      	bne.n	80052a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800523a:	4b47      	ldr	r3, [pc, #284]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800523c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005240:	f003 0303 	and.w	r3, r3, #3
 8005244:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005248:	2b00      	cmp	r3, #0
 800524a:	d104      	bne.n	8005256 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800524c:	f7fe fb44 	bl	80038d8 <HAL_RCC_GetPCLK2Freq>
 8005250:	6378      	str	r0, [r7, #52]	@ 0x34
 8005252:	f000 bf91 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8005256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005258:	2b01      	cmp	r3, #1
 800525a:	d104      	bne.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800525c:	f7fe fa0c 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005260:	6378      	str	r0, [r7, #52]	@ 0x34
 8005262:	f000 bf89 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005266:	4b3c      	ldr	r3, [pc, #240]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800526e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005272:	d106      	bne.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8005274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005276:	2b02      	cmp	r3, #2
 8005278:	d103      	bne.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 800527a:	4b3a      	ldr	r3, [pc, #232]	@ (8005364 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800527c:	637b      	str	r3, [r7, #52]	@ 0x34
 800527e:	f000 bf7b 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005282:	4b35      	ldr	r3, [pc, #212]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b02      	cmp	r3, #2
 800528e:	d107      	bne.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8005290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005292:	2b03      	cmp	r3, #3
 8005294:	d104      	bne.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8005296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800529a:	637b      	str	r3, [r7, #52]	@ 0x34
 800529c:	f000 bf6c 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80052a0:	2300      	movs	r3, #0
 80052a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80052a4:	f000 bf68 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 80052a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052ac:	1e91      	subs	r1, r2, #2
 80052ae:	430b      	orrs	r3, r1
 80052b0:	d136      	bne.n	8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80052b2:	4b29      	ldr	r3, [pc, #164]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80052b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052b8:	f003 030c 	and.w	r3, r3, #12
 80052bc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80052be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d104      	bne.n	80052ce <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80052c4:	f7fe faf4 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 80052c8:	6378      	str	r0, [r7, #52]	@ 0x34
 80052ca:	f000 bf55 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80052ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d0:	2b04      	cmp	r3, #4
 80052d2:	d104      	bne.n	80052de <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80052d4:	f7fe f9d0 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 80052d8:	6378      	str	r0, [r7, #52]	@ 0x34
 80052da:	f000 bf4d 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80052de:	4b1e      	ldr	r3, [pc, #120]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ea:	d106      	bne.n	80052fa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	2b08      	cmp	r3, #8
 80052f0:	d103      	bne.n	80052fa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 80052f2:	4b1c      	ldr	r3, [pc, #112]	@ (8005364 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80052f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80052f6:	f000 bf3f 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80052fa:	4b17      	ldr	r3, [pc, #92]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80052fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b02      	cmp	r3, #2
 8005306:	d107      	bne.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8005308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530a:	2b0c      	cmp	r3, #12
 800530c:	d104      	bne.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 800530e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005312:	637b      	str	r3, [r7, #52]	@ 0x34
 8005314:	f000 bf30 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8005318:	2300      	movs	r3, #0
 800531a:	637b      	str	r3, [r7, #52]	@ 0x34
 800531c:	f000 bf2c 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8005320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005324:	1f11      	subs	r1, r2, #4
 8005326:	430b      	orrs	r3, r1
 8005328:	d13f      	bne.n	80053aa <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800532a:	4b0b      	ldr	r3, [pc, #44]	@ (8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800532c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005330:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005334:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8005336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005338:	2b00      	cmp	r3, #0
 800533a:	d104      	bne.n	8005346 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800533c:	f7fe fab8 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8005340:	6378      	str	r0, [r7, #52]	@ 0x34
 8005342:	f000 bf19 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8005346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005348:	2b10      	cmp	r3, #16
 800534a:	d10d      	bne.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800534c:	f7fe f994 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005350:	6378      	str	r0, [r7, #52]	@ 0x34
 8005352:	f000 bf11 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005356:	bf00      	nop
 8005358:	46020c00 	.word	0x46020c00
 800535c:	02dc6c00 	.word	0x02dc6c00
 8005360:	08008270 	.word	0x08008270
 8005364:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8005368:	4ba6      	ldr	r3, [pc, #664]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005374:	d106      	bne.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8005376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005378:	2b20      	cmp	r3, #32
 800537a:	d103      	bne.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 800537c:	4ba2      	ldr	r3, [pc, #648]	@ (8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800537e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005380:	f000 befa 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8005384:	4b9f      	ldr	r3, [pc, #636]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005386:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b02      	cmp	r3, #2
 8005390:	d107      	bne.n	80053a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8005392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005394:	2b30      	cmp	r3, #48	@ 0x30
 8005396:	d104      	bne.n	80053a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8005398:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800539c:	637b      	str	r3, [r7, #52]	@ 0x34
 800539e:	f000 beeb 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80053a2:	2300      	movs	r3, #0
 80053a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80053a6:	f000 bee7 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80053aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053ae:	f1a2 0108 	sub.w	r1, r2, #8
 80053b2:	430b      	orrs	r3, r1
 80053b4:	d136      	bne.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80053b6:	4b93      	ldr	r3, [pc, #588]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80053b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053bc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80053c0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80053c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d104      	bne.n	80053d2 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80053c8:	f7fe fa72 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 80053cc:	6378      	str	r0, [r7, #52]	@ 0x34
 80053ce:	f000 bed3 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80053d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d4:	2b40      	cmp	r3, #64	@ 0x40
 80053d6:	d104      	bne.n	80053e2 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80053d8:	f7fe f94e 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 80053dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80053de:	f000 becb 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80053e2:	4b88      	ldr	r3, [pc, #544]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ee:	d106      	bne.n	80053fe <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 80053f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f2:	2b80      	cmp	r3, #128	@ 0x80
 80053f4:	d103      	bne.n	80053fe <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 80053f6:	4b84      	ldr	r3, [pc, #528]	@ (8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80053f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80053fa:	f000 bebd 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80053fe:	4b81      	ldr	r3, [pc, #516]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005400:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005404:	f003 0302 	and.w	r3, r3, #2
 8005408:	2b02      	cmp	r3, #2
 800540a:	d107      	bne.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800540c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005410:	d104      	bne.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8005412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005416:	637b      	str	r3, [r7, #52]	@ 0x34
 8005418:	f000 beae 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800541c:	2300      	movs	r3, #0
 800541e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005420:	f000 beaa 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8005424:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005428:	f1a2 0110 	sub.w	r1, r2, #16
 800542c:	430b      	orrs	r3, r1
 800542e:	d139      	bne.n	80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005430:	4b74      	ldr	r3, [pc, #464]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800543a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800543c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543e:	2b00      	cmp	r3, #0
 8005440:	d104      	bne.n	800544c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005442:	f7fe fa35 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8005446:	6378      	str	r0, [r7, #52]	@ 0x34
 8005448:	f000 be96 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800544c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005452:	d104      	bne.n	800545e <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005454:	f7fe f910 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005458:	6378      	str	r0, [r7, #52]	@ 0x34
 800545a:	f000 be8d 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800545e:	4b69      	ldr	r3, [pc, #420]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800546a:	d107      	bne.n	800547c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 800546c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005472:	d103      	bne.n	800547c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8005474:	4b64      	ldr	r3, [pc, #400]	@ (8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8005476:	637b      	str	r3, [r7, #52]	@ 0x34
 8005478:	f000 be7e 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800547c:	4b61      	ldr	r3, [pc, #388]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800547e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005482:	f003 0302 	and.w	r3, r3, #2
 8005486:	2b02      	cmp	r3, #2
 8005488:	d108      	bne.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005490:	d104      	bne.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8005492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005496:	637b      	str	r3, [r7, #52]	@ 0x34
 8005498:	f000 be6e 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800549c:	2300      	movs	r3, #0
 800549e:	637b      	str	r3, [r7, #52]	@ 0x34
 80054a0:	f000 be6a 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80054a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054a8:	f1a2 0120 	sub.w	r1, r2, #32
 80054ac:	430b      	orrs	r3, r1
 80054ae:	d158      	bne.n	8005562 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80054b0:	4b54      	ldr	r3, [pc, #336]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80054b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80054bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d104      	bne.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80054c2:	f7fe fa1d 	bl	8003900 <HAL_RCC_GetPCLK3Freq>
 80054c6:	6378      	str	r0, [r7, #52]	@ 0x34
 80054c8:	f000 be56 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80054cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d104      	bne.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80054d2:	f7fe f8d1 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 80054d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80054d8:	f000 be4e 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80054dc:	4b49      	ldr	r3, [pc, #292]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054e8:	d106      	bne.n	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d103      	bne.n	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 80054f0:	4b45      	ldr	r3, [pc, #276]	@ (8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80054f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80054f4:	f000 be40 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80054f8:	4b42      	ldr	r3, [pc, #264]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80054fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b02      	cmp	r3, #2
 8005504:	d107      	bne.n	8005516 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	2b03      	cmp	r3, #3
 800550a:	d104      	bne.n	8005516 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 800550c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005510:	637b      	str	r3, [r7, #52]	@ 0x34
 8005512:	f000 be31 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8005516:	4b3b      	ldr	r3, [pc, #236]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0320 	and.w	r3, r3, #32
 800551e:	2b20      	cmp	r3, #32
 8005520:	d11b      	bne.n	800555a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8005522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005524:	2b04      	cmp	r3, #4
 8005526:	d118      	bne.n	800555a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005528:	4b36      	ldr	r3, [pc, #216]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d005      	beq.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8005534:	4b33      	ldr	r3, [pc, #204]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	0e1b      	lsrs	r3, r3, #24
 800553a:	f003 030f 	and.w	r3, r3, #15
 800553e:	e006      	b.n	800554e <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 8005540:	4b30      	ldr	r3, [pc, #192]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005542:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005546:	041b      	lsls	r3, r3, #16
 8005548:	0e1b      	lsrs	r3, r3, #24
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	4a2f      	ldr	r2, [pc, #188]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005554:	637b      	str	r3, [r7, #52]	@ 0x34
 8005556:	f000 be0f 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800555a:	2300      	movs	r3, #0
 800555c:	637b      	str	r3, [r7, #52]	@ 0x34
 800555e:	f000 be0b 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8005562:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005566:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800556a:	430b      	orrs	r3, r1
 800556c:	d172      	bne.n	8005654 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800556e:	4b25      	ldr	r3, [pc, #148]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005570:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005574:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005578:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800557a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005580:	d104      	bne.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005582:	f7fe f879 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005586:	6378      	str	r0, [r7, #52]	@ 0x34
 8005588:	f000 bdf6 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800558c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005592:	d108      	bne.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005594:	f107 0318 	add.w	r3, r7, #24
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff f965 	bl	8004868 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800559e:	6a3b      	ldr	r3, [r7, #32]
 80055a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80055a2:	f000 bde9 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80055a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d104      	bne.n	80055b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80055ac:	f7fe f966 	bl	800387c <HAL_RCC_GetHCLKFreq>
 80055b0:	6378      	str	r0, [r7, #52]	@ 0x34
 80055b2:	f000 bde1 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80055b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80055bc:	d128      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80055be:	4b11      	ldr	r3, [pc, #68]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0320 	and.w	r3, r3, #32
 80055c6:	2b20      	cmp	r3, #32
 80055c8:	d118      	bne.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80055ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d005      	beq.n	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80055d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	0e1b      	lsrs	r3, r3, #24
 80055dc:	f003 030f 	and.w	r3, r3, #15
 80055e0:	e006      	b.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80055e2:	4b08      	ldr	r3, [pc, #32]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80055e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80055e8:	041b      	lsls	r3, r3, #16
 80055ea:	0e1b      	lsrs	r3, r3, #24
 80055ec:	f003 030f 	and.w	r3, r3, #15
 80055f0:	4a06      	ldr	r2, [pc, #24]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80055f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055f8:	f000 bdbe 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005600:	f000 bdba 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005604:	46020c00 	.word	0x46020c00
 8005608:	00f42400 	.word	0x00f42400
 800560c:	08008270 	.word	0x08008270
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8005610:	4baf      	ldr	r3, [pc, #700]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005618:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800561c:	d107      	bne.n	800562e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005624:	d103      	bne.n	800562e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 8005626:	4bab      	ldr	r3, [pc, #684]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8005628:	637b      	str	r3, [r7, #52]	@ 0x34
 800562a:	f000 bda5 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800562e:	4ba8      	ldr	r3, [pc, #672]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800563a:	d107      	bne.n	800564c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 800563c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005642:	d103      	bne.n	800564c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 8005644:	4ba3      	ldr	r3, [pc, #652]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8005646:	637b      	str	r3, [r7, #52]	@ 0x34
 8005648:	f000 bd96 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800564c:	2300      	movs	r3, #0
 800564e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005650:	f000 bd92 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8005654:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005658:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800565c:	430b      	orrs	r3, r1
 800565e:	d158      	bne.n	8005712 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8005660:	4b9b      	ldr	r3, [pc, #620]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005662:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800566c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566e:	2b04      	cmp	r3, #4
 8005670:	d84b      	bhi.n	800570a <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 8005672:	a201      	add	r2, pc, #4	@ (adr r2, 8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8005674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005678:	080056b1 	.word	0x080056b1
 800567c:	0800568d 	.word	0x0800568d
 8005680:	0800569f 	.word	0x0800569f
 8005684:	080056bb 	.word	0x080056bb
 8005688:	080056c5 	.word	0x080056c5
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800568c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005690:	4618      	mov	r0, r3
 8005692:	f7fe ff8f 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800569a:	f000 bd6d 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800569e:	f107 030c 	add.w	r3, r7, #12
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7ff fa3a 	bl	8004b1c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056ac:	f000 bd64 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80056b0:	f7fe f8e4 	bl	800387c <HAL_RCC_GetHCLKFreq>
 80056b4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80056b6:	f000 bd5f 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80056ba:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80056be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056c0:	f000 bd5a 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80056c4:	4b82      	ldr	r3, [pc, #520]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0320 	and.w	r3, r3, #32
 80056cc:	2b20      	cmp	r3, #32
 80056ce:	d118      	bne.n	8005702 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80056d0:	4b7f      	ldr	r3, [pc, #508]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d005      	beq.n	80056e8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80056dc:	4b7c      	ldr	r3, [pc, #496]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	0e1b      	lsrs	r3, r3, #24
 80056e2:	f003 030f 	and.w	r3, r3, #15
 80056e6:	e006      	b.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 80056e8:	4b79      	ldr	r3, [pc, #484]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80056ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80056ee:	041b      	lsls	r3, r3, #16
 80056f0:	0e1b      	lsrs	r3, r3, #24
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	4a78      	ldr	r2, [pc, #480]	@ (80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80056f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056fc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80056fe:	f000 bd3b 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005702:	2300      	movs	r3, #0
 8005704:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005706:	f000 bd37 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800570e:	f000 bd33 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8005712:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005716:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800571a:	430b      	orrs	r3, r1
 800571c:	d167      	bne.n	80057ee <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800571e:	4b6c      	ldr	r3, [pc, #432]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005720:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005724:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005728:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800572a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005730:	d036      	beq.n	80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005738:	d855      	bhi.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800573a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005740:	d029      	beq.n	8005796 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 8005742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005744:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005748:	d84d      	bhi.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800574a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005750:	d013      	beq.n	800577a <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8005752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005754:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005758:	d845      	bhi.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800575a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575c:	2b00      	cmp	r3, #0
 800575e:	d015      	beq.n	800578c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8005760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005762:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005766:	d13e      	bne.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800576c:	4618      	mov	r0, r3
 800576e:	f7fe ff21 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005776:	f000 bcff 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800577a:	f107 030c 	add.w	r3, r7, #12
 800577e:	4618      	mov	r0, r3
 8005780:	f7ff f9cc 	bl	8004b1c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005788:	f000 bcf6 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800578c:	f7fe f876 	bl	800387c <HAL_RCC_GetHCLKFreq>
 8005790:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005792:	f000 bcf1 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005796:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800579a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800579c:	f000 bcec 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80057a0:	4b4b      	ldr	r3, [pc, #300]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0320 	and.w	r3, r3, #32
 80057a8:	2b20      	cmp	r3, #32
 80057aa:	d118      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80057ac:	4b48      	ldr	r3, [pc, #288]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d005      	beq.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 80057b8:	4b45      	ldr	r3, [pc, #276]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	0e1b      	lsrs	r3, r3, #24
 80057be:	f003 030f 	and.w	r3, r3, #15
 80057c2:	e006      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80057c4:	4b42      	ldr	r3, [pc, #264]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80057c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80057ca:	041b      	lsls	r3, r3, #16
 80057cc:	0e1b      	lsrs	r3, r3, #24
 80057ce:	f003 030f 	and.w	r3, r3, #15
 80057d2:	4a41      	ldr	r2, [pc, #260]	@ (80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80057d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057d8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80057da:	f000 bccd 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80057de:	2300      	movs	r3, #0
 80057e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057e2:	f000 bcc9 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80057e6:	2300      	movs	r3, #0
 80057e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057ea:	f000 bcc5 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80057ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057f2:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80057f6:	430b      	orrs	r3, r1
 80057f8:	d14c      	bne.n	8005894 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80057fa:	4b35      	ldr	r3, [pc, #212]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80057fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005800:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005804:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005808:	2b00      	cmp	r3, #0
 800580a:	d104      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800580c:	f7fe f850 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8005810:	6378      	str	r0, [r7, #52]	@ 0x34
 8005812:	f000 bcb1 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800581c:	d104      	bne.n	8005828 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800581e:	f7fd ff2b 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005822:	6378      	str	r0, [r7, #52]	@ 0x34
 8005824:	f000 bca8 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8005828:	4b29      	ldr	r3, [pc, #164]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005834:	d107      	bne.n	8005846 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8005836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005838:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800583c:	d103      	bne.n	8005846 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 800583e:	4b25      	ldr	r3, [pc, #148]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8005840:	637b      	str	r3, [r7, #52]	@ 0x34
 8005842:	f000 bc99 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8005846:	4b22      	ldr	r3, [pc, #136]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0320 	and.w	r3, r3, #32
 800584e:	2b20      	cmp	r3, #32
 8005850:	d11c      	bne.n	800588c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8005852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005854:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005858:	d118      	bne.n	800588c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800585a:	4b1d      	ldr	r3, [pc, #116]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d005      	beq.n	8005872 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8005866:	4b1a      	ldr	r3, [pc, #104]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	0e1b      	lsrs	r3, r3, #24
 800586c:	f003 030f 	and.w	r3, r3, #15
 8005870:	e006      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8005872:	4b17      	ldr	r3, [pc, #92]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005874:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005878:	041b      	lsls	r3, r3, #16
 800587a:	0e1b      	lsrs	r3, r3, #24
 800587c:	f003 030f 	and.w	r3, r3, #15
 8005880:	4a15      	ldr	r2, [pc, #84]	@ (80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8005882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005886:	637b      	str	r3, [r7, #52]	@ 0x34
 8005888:	f000 bc76 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800588c:	2300      	movs	r3, #0
 800588e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005890:	f000 bc72 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8005894:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005898:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 800589c:	430b      	orrs	r3, r1
 800589e:	d153      	bne.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80058a0:	4b0b      	ldr	r3, [pc, #44]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80058a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058a6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80058aa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80058ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d104      	bne.n	80058bc <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80058b2:	f7fd fffd 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 80058b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80058b8:	f000 bc5e 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80058bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c2:	d10b      	bne.n	80058dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80058c4:	f7fd fed8 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 80058c8:	6378      	str	r0, [r7, #52]	@ 0x34
 80058ca:	f000 bc55 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80058ce:	bf00      	nop
 80058d0:	46020c00 	.word	0x46020c00
 80058d4:	00f42400 	.word	0x00f42400
 80058d8:	08008270 	.word	0x08008270
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80058dc:	4ba1      	ldr	r3, [pc, #644]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058e8:	d107      	bne.n	80058fa <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 80058ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058f0:	d103      	bne.n	80058fa <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 80058f2:	4b9d      	ldr	r3, [pc, #628]	@ (8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80058f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80058f6:	f000 bc3f 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80058fa:	4b9a      	ldr	r3, [pc, #616]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0320 	and.w	r3, r3, #32
 8005902:	2b20      	cmp	r3, #32
 8005904:	d11c      	bne.n	8005940 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 8005906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005908:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800590c:	d118      	bne.n	8005940 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800590e:	4b95      	ldr	r3, [pc, #596]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d005      	beq.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 800591a:	4b92      	ldr	r3, [pc, #584]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	0e1b      	lsrs	r3, r3, #24
 8005920:	f003 030f 	and.w	r3, r3, #15
 8005924:	e006      	b.n	8005934 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8005926:	4b8f      	ldr	r3, [pc, #572]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005928:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800592c:	041b      	lsls	r3, r3, #16
 800592e:	0e1b      	lsrs	r3, r3, #24
 8005930:	f003 030f 	and.w	r3, r3, #15
 8005934:	4a8d      	ldr	r2, [pc, #564]	@ (8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8005936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800593a:	637b      	str	r3, [r7, #52]	@ 0x34
 800593c:	f000 bc1c 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8005940:	2300      	movs	r3, #0
 8005942:	637b      	str	r3, [r7, #52]	@ 0x34
 8005944:	f000 bc18 	b.w	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8005948:	e9d7 2300 	ldrd	r2, r3, [r7]
 800594c:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005950:	430b      	orrs	r3, r1
 8005952:	d151      	bne.n	80059f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005954:	4b83      	ldr	r3, [pc, #524]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005956:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800595a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800595e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005962:	2bc0      	cmp	r3, #192	@ 0xc0
 8005964:	d024      	beq.n	80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 8005966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005968:	2bc0      	cmp	r3, #192	@ 0xc0
 800596a:	d842      	bhi.n	80059f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800596c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596e:	2b80      	cmp	r3, #128	@ 0x80
 8005970:	d00d      	beq.n	800598e <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 8005972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005974:	2b80      	cmp	r3, #128	@ 0x80
 8005976:	d83c      	bhi.n	80059f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8005978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597a:	2b00      	cmp	r3, #0
 800597c:	d003      	beq.n	8005986 <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	2b40      	cmp	r3, #64	@ 0x40
 8005982:	d011      	beq.n	80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8005984:	e035      	b.n	80059f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8005986:	f7fd ffbb 	bl	8003900 <HAL_RCC_GetPCLK3Freq>
 800598a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800598c:	e3f4      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800598e:	4b75      	ldr	r3, [pc, #468]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005996:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800599a:	d102      	bne.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 800599c:	4b72      	ldr	r3, [pc, #456]	@ (8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800599e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80059a0:	e3ea      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80059a6:	e3e7      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 80059a8:	f7fd fe66 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 80059ac:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80059ae:	e3e3      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80059b0:	4b6c      	ldr	r3, [pc, #432]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0320 	and.w	r3, r3, #32
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d117      	bne.n	80059ec <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80059bc:	4b69      	ldr	r3, [pc, #420]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d005      	beq.n	80059d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 80059c8:	4b66      	ldr	r3, [pc, #408]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	0e1b      	lsrs	r3, r3, #24
 80059ce:	f003 030f 	and.w	r3, r3, #15
 80059d2:	e006      	b.n	80059e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 80059d4:	4b63      	ldr	r3, [pc, #396]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80059d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80059da:	041b      	lsls	r3, r3, #16
 80059dc:	0e1b      	lsrs	r3, r3, #24
 80059de:	f003 030f 	and.w	r3, r3, #15
 80059e2:	4a62      	ldr	r2, [pc, #392]	@ (8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80059e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059e8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80059ea:	e3c5      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80059ec:	2300      	movs	r3, #0
 80059ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80059f0:	e3c2      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 80059f2:	2300      	movs	r3, #0
 80059f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80059f6:	e3bf      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80059f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059fc:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8005a00:	430b      	orrs	r3, r1
 8005a02:	d147      	bne.n	8005a94 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8005a04:	4b57      	ldr	r3, [pc, #348]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a0a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005a0e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8005a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d103      	bne.n	8005a1e <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005a16:	f7fd ff4b 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8005a1a:	6378      	str	r0, [r7, #52]	@ 0x34
 8005a1c:	e3ac      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a24:	d103      	bne.n	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005a26:	f7fd fe27 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005a2a:	6378      	str	r0, [r7, #52]	@ 0x34
 8005a2c:	e3a4      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8005a2e:	4b4d      	ldr	r3, [pc, #308]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3a:	d106      	bne.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a42:	d102      	bne.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 8005a44:	4b48      	ldr	r3, [pc, #288]	@ (8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8005a46:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a48:	e396      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8005a4a:	4b46      	ldr	r3, [pc, #280]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0320 	and.w	r3, r3, #32
 8005a52:	2b20      	cmp	r3, #32
 8005a54:	d11b      	bne.n	8005a8e <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 8005a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005a5c:	d117      	bne.n	8005a8e <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005a5e:	4b41      	ldr	r3, [pc, #260]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8005a6a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	0e1b      	lsrs	r3, r3, #24
 8005a70:	f003 030f 	and.w	r3, r3, #15
 8005a74:	e006      	b.n	8005a84 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 8005a76:	4b3b      	ldr	r3, [pc, #236]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005a78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a7c:	041b      	lsls	r3, r3, #16
 8005a7e:	0e1b      	lsrs	r3, r3, #24
 8005a80:	f003 030f 	and.w	r3, r3, #15
 8005a84:	4a39      	ldr	r2, [pc, #228]	@ (8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8005a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a8c:	e374      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a92:	e371      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8005a94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a98:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	d16a      	bne.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8005aa0:	4b30      	ldr	r3, [pc, #192]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005aa2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aaa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8005aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d120      	bne.n	8005af4 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005ab2:	4b2c      	ldr	r3, [pc, #176]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0320 	and.w	r3, r3, #32
 8005aba:	2b20      	cmp	r3, #32
 8005abc:	d117      	bne.n	8005aee <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005abe:	4b29      	ldr	r3, [pc, #164]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d005      	beq.n	8005ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 8005aca:	4b26      	ldr	r3, [pc, #152]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	0e1b      	lsrs	r3, r3, #24
 8005ad0:	f003 030f 	and.w	r3, r3, #15
 8005ad4:	e006      	b.n	8005ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005ad6:	4b23      	ldr	r3, [pc, #140]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005ad8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005adc:	041b      	lsls	r3, r3, #16
 8005ade:	0e1b      	lsrs	r3, r3, #24
 8005ae0:	f003 030f 	and.w	r3, r3, #15
 8005ae4:	4a21      	ldr	r2, [pc, #132]	@ (8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8005ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8005aec:	e344      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8005aee:	2300      	movs	r3, #0
 8005af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005af2:	e341      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8005af4:	4b1b      	ldr	r3, [pc, #108]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005afa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005afe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b02:	d112      	bne.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8005b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b0a:	d10e      	bne.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005b0c:	4b15      	ldr	r3, [pc, #84]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005b0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b1a:	d102      	bne.n	8005b22 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8005b1c:	23fa      	movs	r3, #250	@ 0xfa
 8005b1e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005b20:	e32a      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8005b22:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005b26:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005b28:	e326      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8005b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b36:	d106      	bne.n	8005b46 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b3e:	d102      	bne.n	8005b46 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 8005b40:	4b09      	ldr	r3, [pc, #36]	@ (8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8005b42:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b44:	e318      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8005b46:	4b07      	ldr	r3, [pc, #28]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d10d      	bne.n	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 8005b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b5a:	d109      	bne.n	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 8005b5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b60:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b62:	e309      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005b64:	46020c00 	.word	0x46020c00
 8005b68:	00f42400 	.word	0x00f42400
 8005b6c:	08008270 	.word	0x08008270
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b74:	e300      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8005b76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b7a:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005b7e:	430b      	orrs	r3, r1
 8005b80:	d164      	bne.n	8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005b82:	4ba2      	ldr	r3, [pc, #648]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005b84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b8c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d120      	bne.n	8005bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005b94:	4b9d      	ldr	r3, [pc, #628]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0320 	and.w	r3, r3, #32
 8005b9c:	2b20      	cmp	r3, #32
 8005b9e:	d117      	bne.n	8005bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005ba0:	4b9a      	ldr	r3, [pc, #616]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d005      	beq.n	8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8005bac:	4b97      	ldr	r3, [pc, #604]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	0e1b      	lsrs	r3, r3, #24
 8005bb2:	f003 030f 	and.w	r3, r3, #15
 8005bb6:	e006      	b.n	8005bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8005bb8:	4b94      	ldr	r3, [pc, #592]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005bba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005bbe:	041b      	lsls	r3, r3, #16
 8005bc0:	0e1b      	lsrs	r3, r3, #24
 8005bc2:	f003 030f 	and.w	r3, r3, #15
 8005bc6:	4a92      	ldr	r2, [pc, #584]	@ (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8005bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bce:	e2d3      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bd4:	e2d0      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8005bd6:	4b8d      	ldr	r3, [pc, #564]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005bd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005be0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005be4:	d112      	bne.n	8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 8005be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bec:	d10e      	bne.n	8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005bee:	4b87      	ldr	r3, [pc, #540]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005bf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bfc:	d102      	bne.n	8005c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8005bfe:	23fa      	movs	r3, #250	@ 0xfa
 8005c00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005c02:	e2b9      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8005c04:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005c08:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005c0a:	e2b5      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8005c0c:	4b7f      	ldr	r3, [pc, #508]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c18:	d106      	bne.n	8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8005c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c20:	d102      	bne.n	8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 8005c22:	4b7c      	ldr	r3, [pc, #496]	@ (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8005c24:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c26:	e2a7      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8005c28:	4b78      	ldr	r3, [pc, #480]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d107      	bne.n	8005c46 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 8005c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c3c:	d103      	bne.n	8005c46 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 8005c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c42:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c44:	e298      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c4a:	e295      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8005c4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c50:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005c54:	430b      	orrs	r3, r1
 8005c56:	d147      	bne.n	8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005c58:	4b6c      	ldr	r3, [pc, #432]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c5e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005c62:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d103      	bne.n	8005c72 <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005c6a:	f7fd fe21 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8005c6e:	6378      	str	r0, [r7, #52]	@ 0x34
 8005c70:	e282      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8005c72:	4b66      	ldr	r3, [pc, #408]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005c74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c80:	d112      	bne.n	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c88:	d10e      	bne.n	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005c8a:	4b60      	ldr	r3, [pc, #384]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c98:	d102      	bne.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 8005c9a:	23fa      	movs	r3, #250	@ 0xfa
 8005c9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005c9e:	e26b      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8005ca0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005ca4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005ca6:	e267      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8005ca8:	4b58      	ldr	r3, [pc, #352]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cb4:	d106      	bne.n	8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8005cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005cbc:	d102      	bne.n	8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8005cbe:	4b55      	ldr	r3, [pc, #340]	@ (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8005cc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cc2:	e259      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8005cc4:	4b51      	ldr	r3, [pc, #324]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005cc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cca:	f003 0302 	and.w	r3, r3, #2
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d107      	bne.n	8005ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005cd8:	d103      	bne.n	8005ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 8005cda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce0:	e24a      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce6:	e247      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8005ce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cec:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8005cf0:	430b      	orrs	r3, r1
 8005cf2:	d12d      	bne.n	8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8005cf4:	4b45      	ldr	r3, [pc, #276]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005cfa:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005cfe:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8005d00:	4b42      	ldr	r3, [pc, #264]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d0c:	d105      	bne.n	8005d1a <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d102      	bne.n	8005d1a <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8005d14:	4b3f      	ldr	r3, [pc, #252]	@ (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8005d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d18:	e22e      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d20:	d107      	bne.n	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005d22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fe fc44 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8005d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d30:	e222      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8005d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d38:	d107      	bne.n	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d3a:	f107 0318 	add.w	r3, r7, #24
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7fe fd92 	bl	8004868 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d48:	e216      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d4e:	e213      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8005d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d54:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8005d58:	430b      	orrs	r3, r1
 8005d5a:	d15d      	bne.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d62:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005d66:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d6e:	d028      	beq.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 8005d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d72:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d76:	d845      	bhi.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8005d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d7e:	d013      	beq.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d86:	d83d      	bhi.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8005d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d004      	beq.n	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8005d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d94:	d004      	beq.n	8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 8005d96:	e035      	b.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8005d98:	f7fd fd9e 	bl	80038d8 <HAL_RCC_GetPCLK2Freq>
 8005d9c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005d9e:	e1eb      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005da0:	f7fd fc6a 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005da4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005da6:	e1e7      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005da8:	4b18      	ldr	r3, [pc, #96]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db4:	d102      	bne.n	8005dbc <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 8005db6:	4b17      	ldr	r3, [pc, #92]	@ (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8005db8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005dba:	e1dd      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005dc0:	e1da      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005dc2:	4b12      	ldr	r3, [pc, #72]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b20      	cmp	r3, #32
 8005dcc:	d117      	bne.n	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005dce:	4b0f      	ldr	r3, [pc, #60]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d005      	beq.n	8005de6 <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 8005dda:	4b0c      	ldr	r3, [pc, #48]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	0e1b      	lsrs	r3, r3, #24
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	e006      	b.n	8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 8005de6:	4b09      	ldr	r3, [pc, #36]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005de8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005dec:	041b      	lsls	r3, r3, #16
 8005dee:	0e1b      	lsrs	r3, r3, #24
 8005df0:	f003 030f 	and.w	r3, r3, #15
 8005df4:	4a06      	ldr	r2, [pc, #24]	@ (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8005df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dfa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005dfc:	e1bc      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e02:	e1b9      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e08:	e1b6      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005e0a:	bf00      	nop
 8005e0c:	46020c00 	.word	0x46020c00
 8005e10:	08008270 	.word	0x08008270
 8005e14:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8005e18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e1c:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8005e20:	430b      	orrs	r3, r1
 8005e22:	d156      	bne.n	8005ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005e24:	4ba5      	ldr	r3, [pc, #660]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e2e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e36:	d028      	beq.n	8005e8a <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 8005e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e3e:	d845      	bhi.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8005e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e46:	d013      	beq.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 8005e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e4e:	d83d      	bhi.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8005e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d004      	beq.n	8005e60 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 8005e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e5c:	d004      	beq.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 8005e5e:	e035      	b.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8005e60:	f7fd fd26 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8005e64:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005e66:	e187      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005e68:	f7fd fc06 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005e6c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005e6e:	e183      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005e70:	4b92      	ldr	r3, [pc, #584]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e7c:	d102      	bne.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 8005e7e:	4b90      	ldr	r3, [pc, #576]	@ (80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8005e80:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005e82:	e179      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005e84:	2300      	movs	r3, #0
 8005e86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e88:	e176      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005e8a:	4b8c      	ldr	r3, [pc, #560]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0320 	and.w	r3, r3, #32
 8005e92:	2b20      	cmp	r3, #32
 8005e94:	d117      	bne.n	8005ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005e96:	4b89      	ldr	r3, [pc, #548]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d005      	beq.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 8005ea2:	4b86      	ldr	r3, [pc, #536]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	0e1b      	lsrs	r3, r3, #24
 8005ea8:	f003 030f 	and.w	r3, r3, #15
 8005eac:	e006      	b.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8005eae:	4b83      	ldr	r3, [pc, #524]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005eb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005eb4:	041b      	lsls	r3, r3, #16
 8005eb6:	0e1b      	lsrs	r3, r3, #24
 8005eb8:	f003 030f 	and.w	r3, r3, #15
 8005ebc:	4a81      	ldr	r2, [pc, #516]	@ (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8005ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ec2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005ec4:	e158      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005eca:	e155      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ed0:	e152      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8005ed2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ed6:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005eda:	430b      	orrs	r3, r1
 8005edc:	d177      	bne.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005ede:	4b77      	ldr	r3, [pc, #476]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005ee0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ee4:	f003 0318 	and.w	r3, r3, #24
 8005ee8:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eec:	2b18      	cmp	r3, #24
 8005eee:	d86b      	bhi.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8005ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 8005ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef6:	bf00      	nop
 8005ef8:	08005f5d 	.word	0x08005f5d
 8005efc:	08005fc9 	.word	0x08005fc9
 8005f00:	08005fc9 	.word	0x08005fc9
 8005f04:	08005fc9 	.word	0x08005fc9
 8005f08:	08005fc9 	.word	0x08005fc9
 8005f0c:	08005fc9 	.word	0x08005fc9
 8005f10:	08005fc9 	.word	0x08005fc9
 8005f14:	08005fc9 	.word	0x08005fc9
 8005f18:	08005f65 	.word	0x08005f65
 8005f1c:	08005fc9 	.word	0x08005fc9
 8005f20:	08005fc9 	.word	0x08005fc9
 8005f24:	08005fc9 	.word	0x08005fc9
 8005f28:	08005fc9 	.word	0x08005fc9
 8005f2c:	08005fc9 	.word	0x08005fc9
 8005f30:	08005fc9 	.word	0x08005fc9
 8005f34:	08005fc9 	.word	0x08005fc9
 8005f38:	08005f6d 	.word	0x08005f6d
 8005f3c:	08005fc9 	.word	0x08005fc9
 8005f40:	08005fc9 	.word	0x08005fc9
 8005f44:	08005fc9 	.word	0x08005fc9
 8005f48:	08005fc9 	.word	0x08005fc9
 8005f4c:	08005fc9 	.word	0x08005fc9
 8005f50:	08005fc9 	.word	0x08005fc9
 8005f54:	08005fc9 	.word	0x08005fc9
 8005f58:	08005f87 	.word	0x08005f87
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8005f5c:	f7fd fcd0 	bl	8003900 <HAL_RCC_GetPCLK3Freq>
 8005f60:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005f62:	e109      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005f64:	f7fd fb88 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8005f68:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005f6a:	e105      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005f6c:	4b53      	ldr	r3, [pc, #332]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f78:	d102      	bne.n	8005f80 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 8005f7a:	4b51      	ldr	r3, [pc, #324]	@ (80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8005f7c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005f7e:	e0fb      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005f80:	2300      	movs	r3, #0
 8005f82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f84:	e0f8      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005f86:	4b4d      	ldr	r3, [pc, #308]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0320 	and.w	r3, r3, #32
 8005f8e:	2b20      	cmp	r3, #32
 8005f90:	d117      	bne.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005f92:	4b4a      	ldr	r3, [pc, #296]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d005      	beq.n	8005faa <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 8005f9e:	4b47      	ldr	r3, [pc, #284]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	0e1b      	lsrs	r3, r3, #24
 8005fa4:	f003 030f 	and.w	r3, r3, #15
 8005fa8:	e006      	b.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8005faa:	4b44      	ldr	r3, [pc, #272]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005fac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005fb0:	041b      	lsls	r3, r3, #16
 8005fb2:	0e1b      	lsrs	r3, r3, #24
 8005fb4:	f003 030f 	and.w	r3, r3, #15
 8005fb8:	4a42      	ldr	r2, [pc, #264]	@ (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8005fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fbe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005fc0:	e0da      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fc6:	e0d7      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fcc:	e0d4      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8005fce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fd2:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	d155      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8005fda:	4b38      	ldr	r3, [pc, #224]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005fdc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005fe0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005fe4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fec:	d013      	beq.n	8006016 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8005fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005ff4:	d844      	bhi.n	8006080 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ffc:	d013      	beq.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8005ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006000:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006004:	d83c      	bhi.n	8006080 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8006006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006008:	2b00      	cmp	r3, #0
 800600a:	d014      	beq.n	8006036 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800600c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006012:	d014      	beq.n	800603e <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006014:	e034      	b.n	8006080 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006016:	f107 0318 	add.w	r3, r7, #24
 800601a:	4618      	mov	r0, r3
 800601c:	f7fe fc24 	bl	8004868 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006024:	e0a8      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800602a:	4618      	mov	r0, r3
 800602c:	f7fe fac2 	bl	80045b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006032:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006034:	e0a0      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006036:	f7fd fb1f 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 800603a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800603c:	e09c      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800603e:	4b1f      	ldr	r3, [pc, #124]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0320 	and.w	r3, r3, #32
 8006046:	2b20      	cmp	r3, #32
 8006048:	d117      	bne.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800604a:	4b1c      	ldr	r3, [pc, #112]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d005      	beq.n	8006062 <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 8006056:	4b19      	ldr	r3, [pc, #100]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	0e1b      	lsrs	r3, r3, #24
 800605c:	f003 030f 	and.w	r3, r3, #15
 8006060:	e006      	b.n	8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8006062:	4b16      	ldr	r3, [pc, #88]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006064:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006068:	041b      	lsls	r3, r3, #16
 800606a:	0e1b      	lsrs	r3, r3, #24
 800606c:	f003 030f 	and.w	r3, r3, #15
 8006070:	4a14      	ldr	r2, [pc, #80]	@ (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8006072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006076:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006078:	e07e      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800607e:	e07b      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006080:	2300      	movs	r3, #0
 8006082:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006084:	e078      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8006086:	e9d7 2300 	ldrd	r2, r3, [r7]
 800608a:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800608e:	430b      	orrs	r3, r1
 8006090:	d138      	bne.n	8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8006092:	4b0a      	ldr	r3, [pc, #40]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006098:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800609c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800609e:	4b07      	ldr	r3, [pc, #28]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80060a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d10d      	bne.n	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 80060ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10a      	bne.n	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 80060b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b8:	e05e      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80060ba:	bf00      	nop
 80060bc:	46020c00 	.word	0x46020c00
 80060c0:	00f42400 	.word	0x00f42400
 80060c4:	08008270 	.word	0x08008270
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80060c8:	4b2e      	ldr	r3, [pc, #184]	@ (8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80060ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060d6:	d112      	bne.n	80060fe <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 80060d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060de:	d10e      	bne.n	80060fe <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80060e0:	4b28      	ldr	r3, [pc, #160]	@ (8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80060e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060ee:	d102      	bne.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 80060f0:	23fa      	movs	r3, #250	@ 0xfa
 80060f2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80060f4:	e040      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80060f6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80060fa:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80060fc:	e03c      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 80060fe:	2300      	movs	r3, #0
 8006100:	637b      	str	r3, [r7, #52]	@ 0x34
 8006102:	e039      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8006104:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006108:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800610c:	430b      	orrs	r3, r1
 800610e:	d131      	bne.n	8006174 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006110:	4b1c      	ldr	r3, [pc, #112]	@ (8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006112:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006116:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800611a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800611c:	4b19      	ldr	r3, [pc, #100]	@ (8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006124:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006128:	d105      	bne.n	8006136 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 800612a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612c:	2b00      	cmp	r3, #0
 800612e:	d102      	bne.n	8006136 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 8006130:	4b15      	ldr	r3, [pc, #84]	@ (8006188 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8006132:	637b      	str	r3, [r7, #52]	@ 0x34
 8006134:	e020      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8006136:	4b13      	ldr	r3, [pc, #76]	@ (8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800613e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006142:	d106      	bne.n	8006152 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 8006144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800614a:	d102      	bne.n	8006152 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 800614c:	4b0f      	ldr	r3, [pc, #60]	@ (800618c <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 800614e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006150:	e012      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8006152:	4b0c      	ldr	r3, [pc, #48]	@ (8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800615a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800615e:	d106      	bne.n	800616e <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 8006160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006162:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006166:	d102      	bne.n	800616e <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 8006168:	4b09      	ldr	r3, [pc, #36]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 800616a:	637b      	str	r3, [r7, #52]	@ 0x34
 800616c:	e004      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800616e:	2300      	movs	r3, #0
 8006170:	637b      	str	r3, [r7, #52]	@ 0x34
 8006172:	e001      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8006178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800617a:	4618      	mov	r0, r3
 800617c:	3738      	adds	r7, #56	@ 0x38
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	46020c00 	.word	0x46020c00
 8006188:	02dc6c00 	.word	0x02dc6c00
 800618c:	016e3600 	.word	0x016e3600
 8006190:	00f42400 	.word	0x00f42400

08006194 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800619c:	4b47      	ldr	r3, [pc, #284]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a46      	ldr	r2, [pc, #280]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 80061a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80061a6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80061a8:	f7fb fa36 	bl	8001618 <HAL_GetTick>
 80061ac:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80061ae:	e008      	b.n	80061c2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80061b0:	f7fb fa32 	bl	8001618 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d901      	bls.n	80061c2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	e077      	b.n	80062b2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80061c2:	4b3e      	ldr	r3, [pc, #248]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1f0      	bne.n	80061b0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80061ce:	4b3b      	ldr	r3, [pc, #236]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 80061d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80061d6:	f023 0303 	bic.w	r3, r3, #3
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	6811      	ldr	r1, [r2, #0]
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	6852      	ldr	r2, [r2, #4]
 80061e2:	3a01      	subs	r2, #1
 80061e4:	0212      	lsls	r2, r2, #8
 80061e6:	430a      	orrs	r2, r1
 80061e8:	4934      	ldr	r1, [pc, #208]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80061ee:	4b33      	ldr	r3, [pc, #204]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 80061f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061f2:	4b33      	ldr	r3, [pc, #204]	@ (80062c0 <RCCEx_PLL2_Config+0x12c>)
 80061f4:	4013      	ands	r3, r2
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	6892      	ldr	r2, [r2, #8]
 80061fa:	3a01      	subs	r2, #1
 80061fc:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	68d2      	ldr	r2, [r2, #12]
 8006204:	3a01      	subs	r2, #1
 8006206:	0252      	lsls	r2, r2, #9
 8006208:	b292      	uxth	r2, r2
 800620a:	4311      	orrs	r1, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6912      	ldr	r2, [r2, #16]
 8006210:	3a01      	subs	r2, #1
 8006212:	0412      	lsls	r2, r2, #16
 8006214:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006218:	4311      	orrs	r1, r2
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	6952      	ldr	r2, [r2, #20]
 800621e:	3a01      	subs	r2, #1
 8006220:	0612      	lsls	r2, r2, #24
 8006222:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006226:	430a      	orrs	r2, r1
 8006228:	4924      	ldr	r1, [pc, #144]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 800622a:	4313      	orrs	r3, r2
 800622c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800622e:	4b23      	ldr	r3, [pc, #140]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006232:	f023 020c 	bic.w	r2, r3, #12
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	4920      	ldr	r1, [pc, #128]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 800623c:	4313      	orrs	r3, r2
 800623e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006240:	4b1e      	ldr	r3, [pc, #120]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	491c      	ldr	r1, [pc, #112]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 800624a:	4313      	orrs	r3, r2
 800624c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800624e:	4b1b      	ldr	r3, [pc, #108]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006252:	4a1a      	ldr	r2, [pc, #104]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006254:	f023 0310 	bic.w	r3, r3, #16
 8006258:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800625a:	4b18      	ldr	r3, [pc, #96]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 800625c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006262:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	69d2      	ldr	r2, [r2, #28]
 800626a:	00d2      	lsls	r2, r2, #3
 800626c:	4913      	ldr	r1, [pc, #76]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 800626e:	4313      	orrs	r3, r2
 8006270:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8006272:	4b12      	ldr	r3, [pc, #72]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006276:	4a11      	ldr	r2, [pc, #68]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006278:	f043 0310 	orr.w	r3, r3, #16
 800627c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800627e:	4b0f      	ldr	r3, [pc, #60]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a0e      	ldr	r2, [pc, #56]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 8006284:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006288:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800628a:	f7fb f9c5 	bl	8001618 <HAL_GetTick>
 800628e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006290:	e008      	b.n	80062a4 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006292:	f7fb f9c1 	bl	8001618 <HAL_GetTick>
 8006296:	4602      	mov	r2, r0
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	2b02      	cmp	r3, #2
 800629e:	d901      	bls.n	80062a4 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e006      	b.n	80062b2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80062a4:	4b05      	ldr	r3, [pc, #20]	@ (80062bc <RCCEx_PLL2_Config+0x128>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0f0      	beq.n	8006292 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80062b0:	2300      	movs	r3, #0

}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	46020c00 	.word	0x46020c00
 80062c0:	80800000 	.word	0x80800000

080062c4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80062cc:	4b47      	ldr	r3, [pc, #284]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a46      	ldr	r2, [pc, #280]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80062d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062d6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80062d8:	f7fb f99e 	bl	8001618 <HAL_GetTick>
 80062dc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80062de:	e008      	b.n	80062f2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80062e0:	f7fb f99a 	bl	8001618 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d901      	bls.n	80062f2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e077      	b.n	80063e2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80062f2:	4b3e      	ldr	r3, [pc, #248]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1f0      	bne.n	80062e0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80062fe:	4b3b      	ldr	r3, [pc, #236]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 8006300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006302:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006306:	f023 0303 	bic.w	r3, r3, #3
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6811      	ldr	r1, [r2, #0]
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	6852      	ldr	r2, [r2, #4]
 8006312:	3a01      	subs	r2, #1
 8006314:	0212      	lsls	r2, r2, #8
 8006316:	430a      	orrs	r2, r1
 8006318:	4934      	ldr	r1, [pc, #208]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 800631a:	4313      	orrs	r3, r2
 800631c:	630b      	str	r3, [r1, #48]	@ 0x30
 800631e:	4b33      	ldr	r3, [pc, #204]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 8006320:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006322:	4b33      	ldr	r3, [pc, #204]	@ (80063f0 <RCCEx_PLL3_Config+0x12c>)
 8006324:	4013      	ands	r3, r2
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	6892      	ldr	r2, [r2, #8]
 800632a:	3a01      	subs	r2, #1
 800632c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	68d2      	ldr	r2, [r2, #12]
 8006334:	3a01      	subs	r2, #1
 8006336:	0252      	lsls	r2, r2, #9
 8006338:	b292      	uxth	r2, r2
 800633a:	4311      	orrs	r1, r2
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	6912      	ldr	r2, [r2, #16]
 8006340:	3a01      	subs	r2, #1
 8006342:	0412      	lsls	r2, r2, #16
 8006344:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006348:	4311      	orrs	r1, r2
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	6952      	ldr	r2, [r2, #20]
 800634e:	3a01      	subs	r2, #1
 8006350:	0612      	lsls	r2, r2, #24
 8006352:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006356:	430a      	orrs	r2, r1
 8006358:	4924      	ldr	r1, [pc, #144]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 800635a:	4313      	orrs	r3, r2
 800635c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800635e:	4b23      	ldr	r3, [pc, #140]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 8006360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006362:	f023 020c 	bic.w	r2, r3, #12
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	4920      	ldr	r1, [pc, #128]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 800636c:	4313      	orrs	r3, r2
 800636e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8006370:	4b1e      	ldr	r3, [pc, #120]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 8006372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a1b      	ldr	r3, [r3, #32]
 8006378:	491c      	ldr	r1, [pc, #112]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 800637a:	4313      	orrs	r3, r2
 800637c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800637e:	4b1b      	ldr	r3, [pc, #108]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 8006380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006382:	4a1a      	ldr	r2, [pc, #104]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 8006384:	f023 0310 	bic.w	r3, r3, #16
 8006388:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800638a:	4b18      	ldr	r3, [pc, #96]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 800638c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800638e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006392:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	69d2      	ldr	r2, [r2, #28]
 800639a:	00d2      	lsls	r2, r2, #3
 800639c:	4913      	ldr	r1, [pc, #76]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 800639e:	4313      	orrs	r3, r2
 80063a0:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80063a2:	4b12      	ldr	r3, [pc, #72]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80063a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a6:	4a11      	ldr	r2, [pc, #68]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80063a8:	f043 0310 	orr.w	r3, r3, #16
 80063ac:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80063ae:	4b0f      	ldr	r3, [pc, #60]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a0e      	ldr	r2, [pc, #56]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80063b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063b8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80063ba:	f7fb f92d 	bl	8001618 <HAL_GetTick>
 80063be:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80063c0:	e008      	b.n	80063d4 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80063c2:	f7fb f929 	bl	8001618 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	2b02      	cmp	r3, #2
 80063ce:	d901      	bls.n	80063d4 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80063d0:	2303      	movs	r3, #3
 80063d2:	e006      	b.n	80063e2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80063d4:	4b05      	ldr	r3, [pc, #20]	@ (80063ec <RCCEx_PLL3_Config+0x128>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d0f0      	beq.n	80063c2 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	46020c00 	.word	0x46020c00
 80063f0:	80800000 	.word	0x80800000

080063f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e042      	b.n	800648c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800640c:	2b00      	cmp	r3, #0
 800640e:	d106      	bne.n	800641e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7fa ff71 	bl	8001300 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2224      	movs	r2, #36	@ 0x24
 8006422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f022 0201 	bic.w	r2, r2, #1
 8006434:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643a:	2b00      	cmp	r3, #0
 800643c:	d002      	beq.n	8006444 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fa68 	bl	8006914 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 f8c3 	bl	80065d0 <UART_SetConfig>
 800644a:	4603      	mov	r3, r0
 800644c:	2b01      	cmp	r3, #1
 800644e:	d101      	bne.n	8006454 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e01b      	b.n	800648c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	685a      	ldr	r2, [r3, #4]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006462:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689a      	ldr	r2, [r3, #8]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006472:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0201 	orr.w	r2, r2, #1
 8006482:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 fae7 	bl	8006a58 <UART_CheckIdleState>
 800648a:	4603      	mov	r3, r0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b08a      	sub	sp, #40	@ 0x28
 8006498:	af02      	add	r7, sp, #8
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	603b      	str	r3, [r7, #0]
 80064a0:	4613      	mov	r3, r2
 80064a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064aa:	2b20      	cmp	r3, #32
 80064ac:	f040 808b 	bne.w	80065c6 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <HAL_UART_Transmit+0x28>
 80064b6:	88fb      	ldrh	r3, [r7, #6]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d101      	bne.n	80064c0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e083      	b.n	80065c8 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ca:	2b80      	cmp	r3, #128	@ 0x80
 80064cc:	d107      	bne.n	80064de <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	689a      	ldr	r2, [r3, #8]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064dc:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2221      	movs	r2, #33	@ 0x21
 80064ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064ee:	f7fb f893 	bl	8001618 <HAL_GetTick>
 80064f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	88fa      	ldrh	r2, [r7, #6]
 80064f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	88fa      	ldrh	r2, [r7, #6]
 8006500:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800650c:	d108      	bne.n	8006520 <HAL_UART_Transmit+0x8c>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d104      	bne.n	8006520 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8006516:	2300      	movs	r3, #0
 8006518:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	61bb      	str	r3, [r7, #24]
 800651e:	e003      	b.n	8006528 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006524:	2300      	movs	r3, #0
 8006526:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006528:	e030      	b.n	800658c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	2200      	movs	r2, #0
 8006532:	2180      	movs	r1, #128	@ 0x80
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f000 fb39 	bl	8006bac <UART_WaitOnFlagUntilTimeout>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d005      	beq.n	800654c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2220      	movs	r2, #32
 8006544:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e03d      	b.n	80065c8 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10b      	bne.n	800656a <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	881b      	ldrh	r3, [r3, #0]
 8006556:	461a      	mov	r2, r3
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006560:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	3302      	adds	r3, #2
 8006566:	61bb      	str	r3, [r7, #24]
 8006568:	e007      	b.n	800657a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	781a      	ldrb	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	3301      	adds	r3, #1
 8006578:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006580:	b29b      	uxth	r3, r3
 8006582:	3b01      	subs	r3, #1
 8006584:	b29a      	uxth	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006592:	b29b      	uxth	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1c8      	bne.n	800652a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	2200      	movs	r2, #0
 80065a0:	2140      	movs	r1, #64	@ 0x40
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f000 fb02 	bl	8006bac <UART_WaitOnFlagUntilTimeout>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2220      	movs	r2, #32
 80065b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e006      	b.n	80065c8 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2220      	movs	r2, #32
 80065be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80065c2:	2300      	movs	r3, #0
 80065c4:	e000      	b.n	80065c8 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80065c6:	2302      	movs	r3, #2
  }
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3720      	adds	r7, #32
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065d4:	b094      	sub	sp, #80	@ 0x50
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80065e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	4b7e      	ldr	r3, [pc, #504]	@ (80067e0 <UART_SetConfig+0x210>)
 80065e6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ea:	689a      	ldr	r2, [r3, #8]
 80065ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	431a      	orrs	r2, r3
 80065f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065f4:	695b      	ldr	r3, [r3, #20]
 80065f6:	431a      	orrs	r2, r3
 80065f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fa:	69db      	ldr	r3, [r3, #28]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4977      	ldr	r1, [pc, #476]	@ (80067e4 <UART_SetConfig+0x214>)
 8006608:	4019      	ands	r1, r3
 800660a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006610:	430b      	orrs	r3, r1
 8006612:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800661e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006620:	68d9      	ldr	r1, [r3, #12]
 8006622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	ea40 0301 	orr.w	r3, r0, r1
 800662a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800662c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	4b6a      	ldr	r3, [pc, #424]	@ (80067e0 <UART_SetConfig+0x210>)
 8006638:	429a      	cmp	r2, r3
 800663a:	d009      	beq.n	8006650 <UART_SetConfig+0x80>
 800663c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	4b69      	ldr	r3, [pc, #420]	@ (80067e8 <UART_SetConfig+0x218>)
 8006642:	429a      	cmp	r2, r3
 8006644:	d004      	beq.n	8006650 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006648:	6a1a      	ldr	r2, [r3, #32]
 800664a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800664c:	4313      	orrs	r3, r2
 800664e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800665a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800665e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006664:	430b      	orrs	r3, r1
 8006666:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666e:	f023 000f 	bic.w	r0, r3, #15
 8006672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006674:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	ea40 0301 	orr.w	r3, r0, r1
 800667e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	4b59      	ldr	r3, [pc, #356]	@ (80067ec <UART_SetConfig+0x21c>)
 8006686:	429a      	cmp	r2, r3
 8006688:	d102      	bne.n	8006690 <UART_SetConfig+0xc0>
 800668a:	2301      	movs	r3, #1
 800668c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800668e:	e029      	b.n	80066e4 <UART_SetConfig+0x114>
 8006690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	4b56      	ldr	r3, [pc, #344]	@ (80067f0 <UART_SetConfig+0x220>)
 8006696:	429a      	cmp	r2, r3
 8006698:	d102      	bne.n	80066a0 <UART_SetConfig+0xd0>
 800669a:	2302      	movs	r3, #2
 800669c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800669e:	e021      	b.n	80066e4 <UART_SetConfig+0x114>
 80066a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	4b53      	ldr	r3, [pc, #332]	@ (80067f4 <UART_SetConfig+0x224>)
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d102      	bne.n	80066b0 <UART_SetConfig+0xe0>
 80066aa:	2304      	movs	r3, #4
 80066ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ae:	e019      	b.n	80066e4 <UART_SetConfig+0x114>
 80066b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	4b50      	ldr	r3, [pc, #320]	@ (80067f8 <UART_SetConfig+0x228>)
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d102      	bne.n	80066c0 <UART_SetConfig+0xf0>
 80066ba:	2308      	movs	r3, #8
 80066bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066be:	e011      	b.n	80066e4 <UART_SetConfig+0x114>
 80066c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	4b4d      	ldr	r3, [pc, #308]	@ (80067fc <UART_SetConfig+0x22c>)
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d102      	bne.n	80066d0 <UART_SetConfig+0x100>
 80066ca:	2310      	movs	r3, #16
 80066cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ce:	e009      	b.n	80066e4 <UART_SetConfig+0x114>
 80066d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	4b42      	ldr	r3, [pc, #264]	@ (80067e0 <UART_SetConfig+0x210>)
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d102      	bne.n	80066e0 <UART_SetConfig+0x110>
 80066da:	2320      	movs	r3, #32
 80066dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066de:	e001      	b.n	80066e4 <UART_SetConfig+0x114>
 80066e0:	2300      	movs	r3, #0
 80066e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	4b3d      	ldr	r3, [pc, #244]	@ (80067e0 <UART_SetConfig+0x210>)
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d005      	beq.n	80066fa <UART_SetConfig+0x12a>
 80066ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	4b3d      	ldr	r3, [pc, #244]	@ (80067e8 <UART_SetConfig+0x218>)
 80066f4:	429a      	cmp	r2, r3
 80066f6:	f040 8085 	bne.w	8006804 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80066fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066fc:	2200      	movs	r2, #0
 80066fe:	623b      	str	r3, [r7, #32]
 8006700:	627a      	str	r2, [r7, #36]	@ 0x24
 8006702:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006706:	f7fe fb63 	bl	8004dd0 <HAL_RCCEx_GetPeriphCLKFreq>
 800670a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800670c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800670e:	2b00      	cmp	r3, #0
 8006710:	f000 80e8 	beq.w	80068e4 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006718:	4a39      	ldr	r2, [pc, #228]	@ (8006800 <UART_SetConfig+0x230>)
 800671a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800671e:	461a      	mov	r2, r3
 8006720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006722:	fbb3 f3f2 	udiv	r3, r3, r2
 8006726:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672a:	685a      	ldr	r2, [r3, #4]
 800672c:	4613      	mov	r3, r2
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	4413      	add	r3, r2
 8006732:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006734:	429a      	cmp	r2, r3
 8006736:	d305      	bcc.n	8006744 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800673e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006740:	429a      	cmp	r2, r3
 8006742:	d903      	bls.n	800674c <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800674a:	e048      	b.n	80067de <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800674c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800674e:	2200      	movs	r2, #0
 8006750:	61bb      	str	r3, [r7, #24]
 8006752:	61fa      	str	r2, [r7, #28]
 8006754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006758:	4a29      	ldr	r2, [pc, #164]	@ (8006800 <UART_SetConfig+0x230>)
 800675a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800675e:	b29b      	uxth	r3, r3
 8006760:	2200      	movs	r2, #0
 8006762:	613b      	str	r3, [r7, #16]
 8006764:	617a      	str	r2, [r7, #20]
 8006766:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800676a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800676e:	f7f9 fea9 	bl	80004c4 <__aeabi_uldivmod>
 8006772:	4602      	mov	r2, r0
 8006774:	460b      	mov	r3, r1
 8006776:	4610      	mov	r0, r2
 8006778:	4619      	mov	r1, r3
 800677a:	f04f 0200 	mov.w	r2, #0
 800677e:	f04f 0300 	mov.w	r3, #0
 8006782:	020b      	lsls	r3, r1, #8
 8006784:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006788:	0202      	lsls	r2, r0, #8
 800678a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800678c:	6849      	ldr	r1, [r1, #4]
 800678e:	0849      	lsrs	r1, r1, #1
 8006790:	2000      	movs	r0, #0
 8006792:	460c      	mov	r4, r1
 8006794:	4605      	mov	r5, r0
 8006796:	eb12 0804 	adds.w	r8, r2, r4
 800679a:	eb43 0905 	adc.w	r9, r3, r5
 800679e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	60bb      	str	r3, [r7, #8]
 80067a6:	60fa      	str	r2, [r7, #12]
 80067a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067ac:	4640      	mov	r0, r8
 80067ae:	4649      	mov	r1, r9
 80067b0:	f7f9 fe88 	bl	80004c4 <__aeabi_uldivmod>
 80067b4:	4602      	mov	r2, r0
 80067b6:	460b      	mov	r3, r1
 80067b8:	4613      	mov	r3, r2
 80067ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067c2:	d308      	bcc.n	80067d6 <UART_SetConfig+0x206>
 80067c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067ca:	d204      	bcs.n	80067d6 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 80067cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80067d2:	60da      	str	r2, [r3, #12]
 80067d4:	e003      	b.n	80067de <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80067dc:	e082      	b.n	80068e4 <UART_SetConfig+0x314>
 80067de:	e081      	b.n	80068e4 <UART_SetConfig+0x314>
 80067e0:	46002400 	.word	0x46002400
 80067e4:	cfff69f3 	.word	0xcfff69f3
 80067e8:	56002400 	.word	0x56002400
 80067ec:	40013800 	.word	0x40013800
 80067f0:	40004400 	.word	0x40004400
 80067f4:	40004800 	.word	0x40004800
 80067f8:	40004c00 	.word	0x40004c00
 80067fc:	40005000 	.word	0x40005000
 8006800:	08008330 	.word	0x08008330
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800680c:	d13c      	bne.n	8006888 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800680e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006810:	2200      	movs	r2, #0
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	607a      	str	r2, [r7, #4]
 8006816:	e9d7 0100 	ldrd	r0, r1, [r7]
 800681a:	f7fe fad9 	bl	8004dd0 <HAL_RCCEx_GetPeriphCLKFreq>
 800681e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006822:	2b00      	cmp	r3, #0
 8006824:	d05e      	beq.n	80068e4 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682a:	4a39      	ldr	r2, [pc, #228]	@ (8006910 <UART_SetConfig+0x340>)
 800682c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006830:	461a      	mov	r2, r3
 8006832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006834:	fbb3 f3f2 	udiv	r3, r3, r2
 8006838:	005a      	lsls	r2, r3, #1
 800683a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	085b      	lsrs	r3, r3, #1
 8006840:	441a      	add	r2, r3
 8006842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	fbb2 f3f3 	udiv	r3, r2, r3
 800684a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800684c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684e:	2b0f      	cmp	r3, #15
 8006850:	d916      	bls.n	8006880 <UART_SetConfig+0x2b0>
 8006852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006858:	d212      	bcs.n	8006880 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800685a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800685c:	b29b      	uxth	r3, r3
 800685e:	f023 030f 	bic.w	r3, r3, #15
 8006862:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006866:	085b      	lsrs	r3, r3, #1
 8006868:	b29b      	uxth	r3, r3
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	b29a      	uxth	r2, r3
 8006870:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006872:	4313      	orrs	r3, r2
 8006874:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800687c:	60da      	str	r2, [r3, #12]
 800687e:	e031      	b.n	80068e4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006886:	e02d      	b.n	80068e4 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006888:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800688a:	2200      	movs	r2, #0
 800688c:	469a      	mov	sl, r3
 800688e:	4693      	mov	fp, r2
 8006890:	4650      	mov	r0, sl
 8006892:	4659      	mov	r1, fp
 8006894:	f7fe fa9c 	bl	8004dd0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006898:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800689a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800689c:	2b00      	cmp	r3, #0
 800689e:	d021      	beq.n	80068e4 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a4:	4a1a      	ldr	r2, [pc, #104]	@ (8006910 <UART_SetConfig+0x340>)
 80068a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068aa:	461a      	mov	r2, r3
 80068ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80068b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	085b      	lsrs	r3, r3, #1
 80068b8:	441a      	add	r2, r3
 80068ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	fbb2 f3f3 	udiv	r3, r2, r3
 80068c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068c6:	2b0f      	cmp	r3, #15
 80068c8:	d909      	bls.n	80068de <UART_SetConfig+0x30e>
 80068ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d0:	d205      	bcs.n	80068de <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	60da      	str	r2, [r3, #12]
 80068dc:	e002      	b.n	80068e4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80068e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068e6:	2201      	movs	r2, #1
 80068e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80068ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ee:	2201      	movs	r2, #1
 80068f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f6:	2200      	movs	r2, #0
 80068f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80068fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068fc:	2200      	movs	r2, #0
 80068fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006900:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006904:	4618      	mov	r0, r3
 8006906:	3750      	adds	r7, #80	@ 0x50
 8006908:	46bd      	mov	sp, r7
 800690a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800690e:	bf00      	nop
 8006910:	08008330 	.word	0x08008330

08006914 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006920:	f003 0308 	and.w	r3, r3, #8
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00a      	beq.n	800693e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	430a      	orrs	r2, r1
 800693c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00a      	beq.n	8006960 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00a      	beq.n	8006982 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006986:	f003 0304 	and.w	r3, r3, #4
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a8:	f003 0310 	and.w	r3, r3, #16
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00a      	beq.n	80069c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	430a      	orrs	r2, r1
 80069c4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ca:	f003 0320 	and.w	r3, r3, #32
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00a      	beq.n	80069e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	430a      	orrs	r2, r1
 80069e6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d01a      	beq.n	8006a2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a12:	d10a      	bne.n	8006a2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00a      	beq.n	8006a4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	430a      	orrs	r2, r1
 8006a4a:	605a      	str	r2, [r3, #4]
  }
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b098      	sub	sp, #96	@ 0x60
 8006a5c:	af02      	add	r7, sp, #8
 8006a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a68:	f7fa fdd6 	bl	8001618 <HAL_GetTick>
 8006a6c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0308 	and.w	r3, r3, #8
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	d12f      	bne.n	8006adc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a80:	9300      	str	r3, [sp, #0]
 8006a82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a84:	2200      	movs	r2, #0
 8006a86:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 f88e 	bl	8006bac <UART_WaitOnFlagUntilTimeout>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d022      	beq.n	8006adc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a9e:	e853 3f00 	ldrex	r3, [r3]
 8006aa2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aaa:	653b      	str	r3, [r7, #80]	@ 0x50
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ab4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ab6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006aba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006abc:	e841 2300 	strex	r3, r2, [r1]
 8006ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1e6      	bne.n	8006a96 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2220      	movs	r2, #32
 8006acc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	e063      	b.n	8006ba4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0304 	and.w	r3, r3, #4
 8006ae6:	2b04      	cmp	r3, #4
 8006ae8:	d149      	bne.n	8006b7e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006aea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006af2:	2200      	movs	r2, #0
 8006af4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 f857 	bl	8006bac <UART_WaitOnFlagUntilTimeout>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d03c      	beq.n	8006b7e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0c:	e853 3f00 	ldrex	r3, [r3]
 8006b10:	623b      	str	r3, [r7, #32]
   return(result);
 8006b12:	6a3b      	ldr	r3, [r7, #32]
 8006b14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b22:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b24:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b2a:	e841 2300 	strex	r3, r2, [r1]
 8006b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1e6      	bne.n	8006b04 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3308      	adds	r3, #8
 8006b3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	e853 3f00 	ldrex	r3, [r3]
 8006b44:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f023 0301 	bic.w	r3, r3, #1
 8006b4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	3308      	adds	r3, #8
 8006b54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b56:	61fa      	str	r2, [r7, #28]
 8006b58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5a:	69b9      	ldr	r1, [r7, #24]
 8006b5c:	69fa      	ldr	r2, [r7, #28]
 8006b5e:	e841 2300 	strex	r3, r2, [r1]
 8006b62:	617b      	str	r3, [r7, #20]
   return(result);
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1e5      	bne.n	8006b36 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	e012      	b.n	8006ba4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2220      	movs	r2, #32
 8006b82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2220      	movs	r2, #32
 8006b8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3758      	adds	r7, #88	@ 0x58
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	603b      	str	r3, [r7, #0]
 8006bb8:	4613      	mov	r3, r2
 8006bba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bbc:	e04f      	b.n	8006c5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bc4:	d04b      	beq.n	8006c5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bc6:	f7fa fd27 	bl	8001618 <HAL_GetTick>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	69ba      	ldr	r2, [r7, #24]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d302      	bcc.n	8006bdc <UART_WaitOnFlagUntilTimeout+0x30>
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d101      	bne.n	8006be0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e04e      	b.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 0304 	and.w	r3, r3, #4
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d037      	beq.n	8006c5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	2b80      	cmp	r3, #128	@ 0x80
 8006bf2:	d034      	beq.n	8006c5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	2b40      	cmp	r3, #64	@ 0x40
 8006bf8:	d031      	beq.n	8006c5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	f003 0308 	and.w	r3, r3, #8
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d110      	bne.n	8006c2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2208      	movs	r2, #8
 8006c0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c10:	68f8      	ldr	r0, [r7, #12]
 8006c12:	f000 f838 	bl	8006c86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2208      	movs	r2, #8
 8006c1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e029      	b.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	69db      	ldr	r3, [r3, #28]
 8006c30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c38:	d111      	bne.n	8006c5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f000 f81e 	bl	8006c86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e00f      	b.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	69da      	ldr	r2, [r3, #28]
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	4013      	ands	r3, r2
 8006c68:	68ba      	ldr	r2, [r7, #8]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	bf0c      	ite	eq
 8006c6e:	2301      	moveq	r3, #1
 8006c70:	2300      	movne	r3, #0
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	461a      	mov	r2, r3
 8006c76:	79fb      	ldrb	r3, [r7, #7]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d0a0      	beq.n	8006bbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3710      	adds	r7, #16
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}

08006c86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c86:	b480      	push	{r7}
 8006c88:	b095      	sub	sp, #84	@ 0x54
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c96:	e853 3f00 	ldrex	r3, [r3]
 8006c9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cac:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cb4:	e841 2300 	strex	r3, r2, [r1]
 8006cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1e6      	bne.n	8006c8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3308      	adds	r3, #8
 8006cc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	e853 3f00 	ldrex	r3, [r3]
 8006cce:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cd6:	f023 0301 	bic.w	r3, r3, #1
 8006cda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	3308      	adds	r3, #8
 8006ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ce4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cec:	e841 2300 	strex	r3, r2, [r1]
 8006cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1e3      	bne.n	8006cc0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d118      	bne.n	8006d32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	e853 3f00 	ldrex	r3, [r3]
 8006d0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f023 0310 	bic.w	r3, r3, #16
 8006d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d1e:	61bb      	str	r3, [r7, #24]
 8006d20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d22:	6979      	ldr	r1, [r7, #20]
 8006d24:	69ba      	ldr	r2, [r7, #24]
 8006d26:	e841 2300 	strex	r3, r2, [r1]
 8006d2a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1e6      	bne.n	8006d00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006d46:	bf00      	nop
 8006d48:	3754      	adds	r7, #84	@ 0x54
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr

08006d52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d52:	b480      	push	{r7}
 8006d54:	b085      	sub	sp, #20
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d101      	bne.n	8006d68 <HAL_UARTEx_DisableFifoMode+0x16>
 8006d64:	2302      	movs	r3, #2
 8006d66:	e027      	b.n	8006db8 <HAL_UARTEx_DisableFifoMode+0x66>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2224      	movs	r2, #36	@ 0x24
 8006d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f022 0201 	bic.w	r2, r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006d96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2220      	movs	r2, #32
 8006daa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3714      	adds	r7, #20
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d101      	bne.n	8006ddc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006dd8:	2302      	movs	r3, #2
 8006dda:	e02d      	b.n	8006e38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2224      	movs	r2, #36	@ 0x24
 8006de8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f022 0201 	bic.w	r2, r2, #1
 8006e02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	683a      	ldr	r2, [r7, #0]
 8006e14:	430a      	orrs	r2, r1
 8006e16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f84f 	bl	8006ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2220      	movs	r2, #32
 8006e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d101      	bne.n	8006e58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e54:	2302      	movs	r3, #2
 8006e56:	e02d      	b.n	8006eb4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2224      	movs	r2, #36	@ 0x24
 8006e64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f022 0201 	bic.w	r2, r2, #1
 8006e7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	683a      	ldr	r2, [r7, #0]
 8006e90:	430a      	orrs	r2, r1
 8006e92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 f811 	bl	8006ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2220      	movs	r2, #32
 8006ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b085      	sub	sp, #20
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d108      	bne.n	8006ede <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006edc:	e031      	b.n	8006f42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ede:	2308      	movs	r3, #8
 8006ee0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006ee2:	2308      	movs	r3, #8
 8006ee4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	0e5b      	lsrs	r3, r3, #25
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	f003 0307 	and.w	r3, r3, #7
 8006ef4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	0f5b      	lsrs	r3, r3, #29
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	f003 0307 	and.w	r3, r3, #7
 8006f04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f06:	7bbb      	ldrb	r3, [r7, #14]
 8006f08:	7b3a      	ldrb	r2, [r7, #12]
 8006f0a:	4911      	ldr	r1, [pc, #68]	@ (8006f50 <UARTEx_SetNbDataToProcess+0x94>)
 8006f0c:	5c8a      	ldrb	r2, [r1, r2]
 8006f0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f12:	7b3a      	ldrb	r2, [r7, #12]
 8006f14:	490f      	ldr	r1, [pc, #60]	@ (8006f54 <UARTEx_SetNbDataToProcess+0x98>)
 8006f16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f18:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f1c:	b29a      	uxth	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
 8006f26:	7b7a      	ldrb	r2, [r7, #13]
 8006f28:	4909      	ldr	r1, [pc, #36]	@ (8006f50 <UARTEx_SetNbDataToProcess+0x94>)
 8006f2a:	5c8a      	ldrb	r2, [r1, r2]
 8006f2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f30:	7b7a      	ldrb	r2, [r7, #13]
 8006f32:	4908      	ldr	r1, [pc, #32]	@ (8006f54 <UARTEx_SetNbDataToProcess+0x98>)
 8006f34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f36:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006f42:	bf00      	nop
 8006f44:	3714      	adds	r7, #20
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	08008348 	.word	0x08008348
 8006f54:	08008350 	.word	0x08008350

08006f58 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b08e      	sub	sp, #56	@ 0x38
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	607a      	str	r2, [r7, #4]
 8006f64:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8006f66:	2234      	movs	r2, #52	@ 0x34
 8006f68:	2100      	movs	r1, #0
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f001 f91e 	bl	80081ac <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	f023 0303 	bic.w	r3, r3, #3
 8006f76:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	f1a3 0208 	sub.w	r2, r3, #8
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2202      	movs	r2, #2
 8006fa4:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8006faa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	4413      	add	r3, r2
 8006fb0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8006fb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fb4:	3b04      	subs	r3, #4
 8006fb6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8006fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fc4:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8006fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fc8:	3b04      	subs	r3, #4
 8006fca:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8006fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8006fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fe2:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8006fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fea:	3304      	adds	r3, #4
 8006fec:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8006fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8006ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8007074 <_tx_byte_pool_create+0x11c>)
 8006ff6:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006ffe:	f3ef 8310 	mrs	r3, PRIMASK
 8007002:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 8007004:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 8007006:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8007008:	b672      	cpsid	i
#endif
    return(int_posture);
 800700a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800700c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4a19      	ldr	r2, [pc, #100]	@ (8007078 <_tx_byte_pool_create+0x120>)
 8007012:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8007014:	4b19      	ldr	r3, [pc, #100]	@ (800707c <_tx_byte_pool_create+0x124>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d109      	bne.n	8007030 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800701c:	4a18      	ldr	r2, [pc, #96]	@ (8007080 <_tx_byte_pool_create+0x128>)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	68fa      	ldr	r2, [r7, #12]
 800702c:	631a      	str	r2, [r3, #48]	@ 0x30
 800702e:	e011      	b.n	8007054 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8007030:	4b13      	ldr	r3, [pc, #76]	@ (8007080 <_tx_byte_pool_create+0x128>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800703a:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800703c:	6a3b      	ldr	r3, [r7, #32]
 800703e:	68fa      	ldr	r2, [r7, #12]
 8007040:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8007042:	69fb      	ldr	r3, [r7, #28]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	69fa      	ldr	r2, [r7, #28]
 800704c:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6a3a      	ldr	r2, [r7, #32]
 8007052:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8007054:	4b09      	ldr	r3, [pc, #36]	@ (800707c <_tx_byte_pool_create+0x124>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	3301      	adds	r3, #1
 800705a:	4a08      	ldr	r2, [pc, #32]	@ (800707c <_tx_byte_pool_create+0x124>)
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007060:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	f383 8810 	msr	PRIMASK, r3
}
 8007068:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3738      	adds	r7, #56	@ 0x38
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	ffffeeee 	.word	0xffffeeee
 8007078:	42595445 	.word	0x42595445
 800707c:	20000a8c 	.word	0x20000a8c
 8007080:	20000a88 	.word	0x20000a88

08007084 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8007088:	f000 f960 	bl	800734c <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800708c:	f000 fce8 	bl	8007a60 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8007090:	4b12      	ldr	r3, [pc, #72]	@ (80070dc <_tx_initialize_high_level+0x58>)
 8007092:	2200      	movs	r2, #0
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	4b12      	ldr	r3, [pc, #72]	@ (80070e0 <_tx_initialize_high_level+0x5c>)
 8007098:	2200      	movs	r2, #0
 800709a:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800709c:	4b11      	ldr	r3, [pc, #68]	@ (80070e4 <_tx_initialize_high_level+0x60>)
 800709e:	2200      	movs	r2, #0
 80070a0:	601a      	str	r2, [r3, #0]
 80070a2:	4b11      	ldr	r3, [pc, #68]	@ (80070e8 <_tx_initialize_high_level+0x64>)
 80070a4:	2200      	movs	r2, #0
 80070a6:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80070a8:	4b10      	ldr	r3, [pc, #64]	@ (80070ec <_tx_initialize_high_level+0x68>)
 80070aa:	2200      	movs	r2, #0
 80070ac:	601a      	str	r2, [r3, #0]
 80070ae:	4b10      	ldr	r3, [pc, #64]	@ (80070f0 <_tx_initialize_high_level+0x6c>)
 80070b0:	2200      	movs	r2, #0
 80070b2:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80070b4:	4b0f      	ldr	r3, [pc, #60]	@ (80070f4 <_tx_initialize_high_level+0x70>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	4b0f      	ldr	r3, [pc, #60]	@ (80070f8 <_tx_initialize_high_level+0x74>)
 80070bc:	2200      	movs	r2, #0
 80070be:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80070c0:	4b0e      	ldr	r3, [pc, #56]	@ (80070fc <_tx_initialize_high_level+0x78>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	601a      	str	r2, [r3, #0]
 80070c6:	4b0e      	ldr	r3, [pc, #56]	@ (8007100 <_tx_initialize_high_level+0x7c>)
 80070c8:	2200      	movs	r2, #0
 80070ca:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80070cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007104 <_tx_initialize_high_level+0x80>)
 80070ce:	2200      	movs	r2, #0
 80070d0:	601a      	str	r2, [r3, #0]
 80070d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007108 <_tx_initialize_high_level+0x84>)
 80070d4:	2200      	movs	r2, #0
 80070d6:	601a      	str	r2, [r3, #0]
#endif
}
 80070d8:	bf00      	nop
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	20000a60 	.word	0x20000a60
 80070e0:	20000a64 	.word	0x20000a64
 80070e4:	20000a68 	.word	0x20000a68
 80070e8:	20000a6c 	.word	0x20000a6c
 80070ec:	20000a70 	.word	0x20000a70
 80070f0:	20000a74 	.word	0x20000a74
 80070f4:	20000a80 	.word	0x20000a80
 80070f8:	20000a84 	.word	0x20000a84
 80070fc:	20000a88 	.word	0x20000a88
 8007100:	20000a8c 	.word	0x20000a8c
 8007104:	20000a78 	.word	0x20000a78
 8007108:	20000a7c 	.word	0x20000a7c

0800710c <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8007110:	4b10      	ldr	r3, [pc, #64]	@ (8007154 <_tx_initialize_kernel_enter+0x48>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8007118:	d00c      	beq.n	8007134 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800711a:	4b0e      	ldr	r3, [pc, #56]	@ (8007154 <_tx_initialize_kernel_enter+0x48>)
 800711c:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8007120:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8007122:	f7f9 f8a9 	bl	8000278 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8007126:	f7ff ffad 	bl	8007084 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800712a:	4b0b      	ldr	r3, [pc, #44]	@ (8007158 <_tx_initialize_kernel_enter+0x4c>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3301      	adds	r3, #1
 8007130:	4a09      	ldr	r2, [pc, #36]	@ (8007158 <_tx_initialize_kernel_enter+0x4c>)
 8007132:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8007134:	4b07      	ldr	r3, [pc, #28]	@ (8007154 <_tx_initialize_kernel_enter+0x48>)
 8007136:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800713a:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800713c:	4b07      	ldr	r3, [pc, #28]	@ (800715c <_tx_initialize_kernel_enter+0x50>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4618      	mov	r0, r3
 8007142:	f7f9 fb7d 	bl	8000840 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8007146:	4b03      	ldr	r3, [pc, #12]	@ (8007154 <_tx_initialize_kernel_enter+0x48>)
 8007148:	2200      	movs	r2, #0
 800714a:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800714c:	f7f9 f8d0 	bl	80002f0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8007150:	bf00      	nop
 8007152:	bd80      	pop	{r7, pc}
 8007154:	2000000c 	.word	0x2000000c
 8007158:	20000b30 	.word	0x20000b30
 800715c:	20000a90 	.word	0x20000a90

08007160 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b092      	sub	sp, #72	@ 0x48
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
 800716c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800716e:	2300      	movs	r3, #0
 8007170:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8007172:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007174:	21ef      	movs	r1, #239	@ 0xef
 8007176:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8007178:	f001 f818 	bl	80081ac <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800717c:	22b0      	movs	r2, #176	@ 0xb0
 800717e:	2100      	movs	r1, #0
 8007180:	68f8      	ldr	r0, [r7, #12]
 8007182:	f001 f813 	bl	80081ac <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	68ba      	ldr	r2, [r7, #8]
 800718a:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	683a      	ldr	r2, [r7, #0]
 8007196:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800719c:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80071a2:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071ae:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80071b6:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80071bc:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2220      	movs	r2, #32
 80071c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80071c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 80071ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071cc:	3b01      	subs	r3, #1
 80071ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80071d0:	4413      	add	r3, r2
 80071d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80071d8:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 80071da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071de:	429a      	cmp	r2, r3
 80071e0:	d007      	beq.n	80071f2 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2200      	movs	r2, #0
 80071e6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2200      	movs	r2, #0
 80071ec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80071f0:	e006      	b.n	8007200 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071f6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071fc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2203      	movs	r2, #3
 8007204:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	4a48      	ldr	r2, [pc, #288]	@ (800732c <_tx_thread_create+0x1cc>)
 800720a:	655a      	str	r2, [r3, #84]	@ 0x54
 800720c:	68fa      	ldr	r2, [r7, #12]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8007212:	4947      	ldr	r1, [pc, #284]	@ (8007330 <_tx_thread_create+0x1d0>)
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f7f9 f8d1 	bl	80003bc <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800721a:	f3ef 8310 	mrs	r3, PRIMASK
 800721e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8007220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8007222:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8007224:	b672      	cpsid	i
    return(int_posture);
 8007226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8007228:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	4a41      	ldr	r2, [pc, #260]	@ (8007334 <_tx_thread_create+0x1d4>)
 800722e:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8007230:	4b41      	ldr	r3, [pc, #260]	@ (8007338 <_tx_thread_create+0x1d8>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d10b      	bne.n	8007250 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8007238:	4a40      	ldr	r2, [pc, #256]	@ (800733c <_tx_thread_create+0x1dc>)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800724e:	e016      	b.n	800727e <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8007250:	4b3a      	ldr	r3, [pc, #232]	@ (800733c <_tx_thread_create+0x1dc>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8007256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007258:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800725c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800725e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8007266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007272:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800727a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800727e:	4b2e      	ldr	r3, [pc, #184]	@ (8007338 <_tx_thread_create+0x1d8>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	3301      	adds	r3, #1
 8007284:	4a2c      	ldr	r2, [pc, #176]	@ (8007338 <_tx_thread_create+0x1d8>)
 8007286:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8007288:	4b2d      	ldr	r3, [pc, #180]	@ (8007340 <_tx_thread_create+0x1e0>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3301      	adds	r3, #1
 800728e:	4a2c      	ldr	r2, [pc, #176]	@ (8007340 <_tx_thread_create+0x1e0>)
 8007290:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8007292:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007294:	2b01      	cmp	r3, #1
 8007296:	d129      	bne.n	80072ec <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007298:	f3ef 8305 	mrs	r3, IPSR
 800729c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800729e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 80072a0:	4b28      	ldr	r3, [pc, #160]	@ (8007344 <_tx_thread_create+0x1e4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80072aa:	d30d      	bcc.n	80072c8 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 80072ac:	4b26      	ldr	r3, [pc, #152]	@ (8007348 <_tx_thread_create+0x1e8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 80072b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d009      	beq.n	80072cc <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80072b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072bc:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80072be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80072c6:	e001      	b.n	80072cc <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80072cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ce:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80072d0:	6a3b      	ldr	r3, [r7, #32]
 80072d2:	f383 8810 	msr	PRIMASK, r3
}
 80072d6:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 80072d8:	68f8      	ldr	r0, [r7, #12]
 80072da:	f000 f8f9 	bl	80074d0 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80072de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d01e      	beq.n	8007322 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 80072e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80072ea:	e01a      	b.n	8007322 <_tx_thread_create+0x1c2>
 80072ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ee:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	f383 8810 	msr	PRIMASK, r3
}
 80072f6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80072f8:	f3ef 8310 	mrs	r3, PRIMASK
 80072fc:	61bb      	str	r3, [r7, #24]
    return(posture);
 80072fe:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8007300:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007302:	b672      	cpsid	i
    return(int_posture);
 8007304:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8007306:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8007308:	4b0d      	ldr	r3, [pc, #52]	@ (8007340 <_tx_thread_create+0x1e0>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	3b01      	subs	r3, #1
 800730e:	4a0c      	ldr	r2, [pc, #48]	@ (8007340 <_tx_thread_create+0x1e0>)
 8007310:	6013      	str	r3, [r2, #0]
 8007312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007314:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	f383 8810 	msr	PRIMASK, r3
}
 800731c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800731e:	f000 f89d 	bl	800745c <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	3748      	adds	r7, #72	@ 0x48
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	080079a5 	.word	0x080079a5
 8007330:	080073c5 	.word	0x080073c5
 8007334:	54485244 	.word	0x54485244
 8007338:	20000aa4 	.word	0x20000aa4
 800733c:	20000aa0 	.word	0x20000aa0
 8007340:	20000b30 	.word	0x20000b30
 8007344:	2000000c 	.word	0x2000000c
 8007348:	20000a9c 	.word	0x20000a9c

0800734c <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8007350:	4b12      	ldr	r3, [pc, #72]	@ (800739c <_tx_thread_initialize+0x50>)
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8007356:	4b12      	ldr	r3, [pc, #72]	@ (80073a0 <_tx_thread_initialize+0x54>)
 8007358:	2200      	movs	r2, #0
 800735a:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800735c:	4b11      	ldr	r3, [pc, #68]	@ (80073a4 <_tx_thread_initialize+0x58>)
 800735e:	2200      	movs	r2, #0
 8007360:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8007362:	4b11      	ldr	r3, [pc, #68]	@ (80073a8 <_tx_thread_initialize+0x5c>)
 8007364:	2220      	movs	r2, #32
 8007366:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8007368:	2280      	movs	r2, #128	@ 0x80
 800736a:	2100      	movs	r1, #0
 800736c:	480f      	ldr	r0, [pc, #60]	@ (80073ac <_tx_thread_initialize+0x60>)
 800736e:	f000 ff1d 	bl	80081ac <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8007372:	4b0f      	ldr	r3, [pc, #60]	@ (80073b0 <_tx_thread_initialize+0x64>)
 8007374:	2200      	movs	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8007378:	4b0e      	ldr	r3, [pc, #56]	@ (80073b4 <_tx_thread_initialize+0x68>)
 800737a:	2200      	movs	r2, #0
 800737c:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800737e:	4b0e      	ldr	r3, [pc, #56]	@ (80073b8 <_tx_thread_initialize+0x6c>)
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8007384:	4b0d      	ldr	r3, [pc, #52]	@ (80073bc <_tx_thread_initialize+0x70>)
 8007386:	2200      	movs	r2, #0
 8007388:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800738a:	4b0d      	ldr	r3, [pc, #52]	@ (80073c0 <_tx_thread_initialize+0x74>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 8007392:	4a0b      	ldr	r2, [pc, #44]	@ (80073c0 <_tx_thread_initialize+0x74>)
 8007394:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8007396:	bf00      	nop
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	20000a98 	.word	0x20000a98
 80073a0:	20000a9c 	.word	0x20000a9c
 80073a4:	20000aa8 	.word	0x20000aa8
 80073a8:	20000aac 	.word	0x20000aac
 80073ac:	20000ab0 	.word	0x20000ab0
 80073b0:	20000aa0 	.word	0x20000aa0
 80073b4:	20000aa4 	.word	0x20000aa4
 80073b8:	20000b30 	.word	0x20000b30
 80073bc:	20000b34 	.word	0x20000b34
 80073c0:	20000b38 	.word	0x20000b38

080073c4 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b088      	sub	sp, #32
 80073c8:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80073ca:	4b21      	ldr	r3, [pc, #132]	@ (8007450 <_tx_thread_shell_entry+0x8c>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d4:	69fa      	ldr	r2, [r7, #28]
 80073d6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80073d8:	4610      	mov	r0, r2
 80073da:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80073dc:	4b1d      	ldr	r3, [pc, #116]	@ (8007454 <_tx_thread_shell_entry+0x90>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d003      	beq.n	80073ec <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 80073e4:	4b1b      	ldr	r3, [pc, #108]	@ (8007454 <_tx_thread_shell_entry+0x90>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	69f8      	ldr	r0, [r7, #28]
 80073ea:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80073ec:	f3ef 8310 	mrs	r3, PRIMASK
 80073f0:	607b      	str	r3, [r7, #4]
    return(posture);
 80073f2:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80073f4:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80073f6:	b672      	cpsid	i
    return(int_posture);
 80073f8:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 80073fa:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	2201      	movs	r2, #1
 8007400:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	2201      	movs	r2, #1
 8007406:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	2200      	movs	r2, #0
 800740c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800740e:	4b12      	ldr	r3, [pc, #72]	@ (8007458 <_tx_thread_shell_entry+0x94>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	3301      	adds	r3, #1
 8007414:	4a10      	ldr	r2, [pc, #64]	@ (8007458 <_tx_thread_shell_entry+0x94>)
 8007416:	6013      	str	r3, [r2, #0]
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f383 8810 	msr	PRIMASK, r3
}
 8007422:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8007424:	f3ef 8314 	mrs	r3, CONTROL
 8007428:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800742a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800742c:	617b      	str	r3, [r7, #20]
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	f023 0304 	bic.w	r3, r3, #4
 8007434:	617b      	str	r3, [r7, #20]
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	f383 8814 	msr	CONTROL, r3
}
 8007440:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8007442:	69f8      	ldr	r0, [r7, #28]
 8007444:	f000 f944 	bl	80076d0 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8007448:	bf00      	nop
 800744a:	3720      	adds	r7, #32
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	20000a98 	.word	0x20000a98
 8007454:	20000b34 	.word	0x20000b34
 8007458:	20000b30 	.word	0x20000b30

0800745c <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800745c:	b480      	push	{r7}
 800745e:	b089      	sub	sp, #36	@ 0x24
 8007460:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007462:	4b17      	ldr	r3, [pc, #92]	@ (80074c0 <_tx_thread_system_preempt_check+0x64>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d121      	bne.n	80074b2 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800746e:	4b15      	ldr	r3, [pc, #84]	@ (80074c4 <_tx_thread_system_preempt_check+0x68>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8007474:	4b14      	ldr	r3, [pc, #80]	@ (80074c8 <_tx_thread_system_preempt_check+0x6c>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800747a:	69ba      	ldr	r2, [r7, #24]
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	429a      	cmp	r2, r3
 8007480:	d017      	beq.n	80074b2 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007482:	4b12      	ldr	r3, [pc, #72]	@ (80074cc <_tx_thread_system_preempt_check+0x70>)
 8007484:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007488:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800748a:	f3ef 8305 	mrs	r3, IPSR
 800748e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8007490:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10c      	bne.n	80074b0 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007496:	f3ef 8310 	mrs	r3, PRIMASK
 800749a:	60fb      	str	r3, [r7, #12]
    return(posture);
 800749c:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800749e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80074a0:	b662      	cpsie	i
}
 80074a2:	bf00      	nop
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f383 8810 	msr	PRIMASK, r3
}
 80074ae:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 80074b0:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 80074b2:	bf00      	nop
 80074b4:	3724      	adds	r7, #36	@ 0x24
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	20000b30 	.word	0x20000b30
 80074c4:	20000a98 	.word	0x20000a98
 80074c8:	20000a9c 	.word	0x20000a9c
 80074cc:	e000ed04 	.word	0xe000ed04

080074d0 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b096      	sub	sp, #88	@ 0x58
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80074d8:	f3ef 8310 	mrs	r3, PRIMASK
 80074dc:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 80074de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 80074e0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80074e2:	b672      	cpsid	i
    return(int_posture);
 80074e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80074e6:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d005      	beq.n	80074fc <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	334c      	adds	r3, #76	@ 0x4c
 80074f4:	4618      	mov	r0, r3
 80074f6:	f000 fb91 	bl	8007c1c <_tx_timer_system_deactivate>
 80074fa:	e002      	b.n	8007502 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8007502:	4b6c      	ldr	r3, [pc, #432]	@ (80076b4 <_tx_thread_system_resume+0x1e4>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	3b01      	subs	r3, #1
 8007508:	4a6a      	ldr	r2, [pc, #424]	@ (80076b4 <_tx_thread_system_resume+0x1e4>)
 800750a:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007510:	2b00      	cmp	r3, #0
 8007512:	f040 8083 	bne.w	800761c <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 8097 	beq.w	800764e <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007524:	2b00      	cmp	r3, #0
 8007526:	d172      	bne.n	800760e <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007532:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8007534:	4a60      	ldr	r2, [pc, #384]	@ (80076b8 <_tx_thread_system_resume+0x1e8>)
 8007536:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800753c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800753e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007540:	2b00      	cmp	r3, #0
 8007542:	d154      	bne.n	80075ee <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8007544:	495c      	ldr	r1, [pc, #368]	@ (80076b8 <_tx_thread_system_resume+0x1e8>)
 8007546:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800755a:	2201      	movs	r2, #1
 800755c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800755e:	fa02 f303 	lsl.w	r3, r2, r3
 8007562:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8007564:	4b55      	ldr	r3, [pc, #340]	@ (80076bc <_tx_thread_system_resume+0x1ec>)
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800756a:	4313      	orrs	r3, r2
 800756c:	4a53      	ldr	r2, [pc, #332]	@ (80076bc <_tx_thread_system_resume+0x1ec>)
 800756e:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8007570:	4b53      	ldr	r3, [pc, #332]	@ (80076c0 <_tx_thread_system_resume+0x1f0>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007576:	429a      	cmp	r2, r3
 8007578:	d269      	bcs.n	800764e <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800757a:	4a51      	ldr	r2, [pc, #324]	@ (80076c0 <_tx_thread_system_resume+0x1f0>)
 800757c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800757e:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8007580:	4b50      	ldr	r3, [pc, #320]	@ (80076c4 <_tx_thread_system_resume+0x1f4>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8007586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007588:	2b00      	cmp	r3, #0
 800758a:	d103      	bne.n	8007594 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800758c:	4a4d      	ldr	r2, [pc, #308]	@ (80076c4 <_tx_thread_system_resume+0x1f4>)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6013      	str	r3, [r2, #0]
 8007592:	e05c      	b.n	800764e <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8007594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007598:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800759a:	429a      	cmp	r2, r3
 800759c:	d257      	bcs.n	800764e <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800759e:	4a49      	ldr	r2, [pc, #292]	@ (80076c4 <_tx_thread_system_resume+0x1f4>)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6013      	str	r3, [r2, #0]
 80075a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80075a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075aa:	f383 8810 	msr	PRIMASK, r3
}
 80075ae:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80075b0:	4b40      	ldr	r3, [pc, #256]	@ (80076b4 <_tx_thread_system_resume+0x1e4>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 80075b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d174      	bne.n	80076a6 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80075bc:	4b42      	ldr	r3, [pc, #264]	@ (80076c8 <_tx_thread_system_resume+0x1f8>)
 80075be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075c2:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80075c4:	f3ef 8305 	mrs	r3, IPSR
 80075c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 80075ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d10c      	bne.n	80075ea <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80075d0:	f3ef 8310 	mrs	r3, PRIMASK
 80075d4:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80075d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 80075d8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80075da:	b662      	cpsie	i
}
 80075dc:	bf00      	nop
 80075de:	6a3b      	ldr	r3, [r7, #32]
 80075e0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	f383 8810 	msr	PRIMASK, r3
}
 80075e8:	bf00      	nop
}
 80075ea:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 80075ec:	e05b      	b.n	80076a6 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 80075ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f2:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 80075f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 80075fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075fc:	687a      	ldr	r2, [r7, #4]
 80075fe:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007604:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800760a:	621a      	str	r2, [r3, #32]
 800760c:	e01f      	b.n	800764e <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2203      	movs	r2, #3
 8007618:	631a      	str	r2, [r3, #48]	@ 0x30
 800761a:	e018      	b.n	800764e <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007620:	2b01      	cmp	r3, #1
 8007622:	d014      	beq.n	800764e <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007628:	2b02      	cmp	r3, #2
 800762a:	d010      	beq.n	800764e <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007630:	2b00      	cmp	r3, #0
 8007632:	d106      	bne.n	8007642 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007640:	e005      	b.n	800764e <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2203      	movs	r2, #3
 800764c:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800764e:	4b1f      	ldr	r3, [pc, #124]	@ (80076cc <_tx_thread_system_resume+0x1fc>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007656:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	f383 8810 	msr	PRIMASK, r3
}
 800765e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8007660:	4b18      	ldr	r3, [pc, #96]	@ (80076c4 <_tx_thread_system_resume+0x1f4>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007666:	429a      	cmp	r2, r3
 8007668:	d020      	beq.n	80076ac <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800766a:	4b12      	ldr	r3, [pc, #72]	@ (80076b4 <_tx_thread_system_resume+0x1e4>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8007670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007672:	2b00      	cmp	r3, #0
 8007674:	d11a      	bne.n	80076ac <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007676:	4b14      	ldr	r3, [pc, #80]	@ (80076c8 <_tx_thread_system_resume+0x1f8>)
 8007678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800767c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800767e:	f3ef 8305 	mrs	r3, IPSR
 8007682:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007684:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10f      	bne.n	80076aa <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800768a:	f3ef 8310 	mrs	r3, PRIMASK
 800768e:	613b      	str	r3, [r7, #16]
    return(posture);
 8007690:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8007692:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007694:	b662      	cpsie	i
}
 8007696:	bf00      	nop
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	f383 8810 	msr	PRIMASK, r3
}
 80076a2:	bf00      	nop
}
 80076a4:	e001      	b.n	80076aa <_tx_thread_system_resume+0x1da>
                                return;
 80076a6:	bf00      	nop
 80076a8:	e000      	b.n	80076ac <_tx_thread_system_resume+0x1dc>
 80076aa:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 80076ac:	3758      	adds	r7, #88	@ 0x58
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	20000b30 	.word	0x20000b30
 80076b8:	20000ab0 	.word	0x20000ab0
 80076bc:	20000aa8 	.word	0x20000aa8
 80076c0:	20000aac 	.word	0x20000aac
 80076c4:	20000a9c 	.word	0x20000a9c
 80076c8:	e000ed04 	.word	0xe000ed04
 80076cc:	20000a98 	.word	0x20000a98

080076d0 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b09e      	sub	sp, #120	@ 0x78
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80076d8:	4b81      	ldr	r3, [pc, #516]	@ (80078e0 <_tx_thread_system_suspend+0x210>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80076de:	f3ef 8310 	mrs	r3, PRIMASK
 80076e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 80076e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 80076e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 80076e8:	b672      	cpsid	i
    return(int_posture);
 80076ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80076ec:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d112      	bne.n	800771c <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80076fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d008      	beq.n	8007714 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8007702:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007704:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007708:	d004      	beq.n	8007714 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	334c      	adds	r3, #76	@ 0x4c
 800770e:	4618      	mov	r0, r3
 8007710:	f000 fa22 	bl	8007b58 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	69db      	ldr	r3, [r3, #28]
 8007718:	4a72      	ldr	r2, [pc, #456]	@ (80078e4 <_tx_thread_system_suspend+0x214>)
 800771a:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800771c:	4b72      	ldr	r3, [pc, #456]	@ (80078e8 <_tx_thread_system_suspend+0x218>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	3b01      	subs	r3, #1
 8007722:	4a71      	ldr	r2, [pc, #452]	@ (80078e8 <_tx_thread_system_suspend+0x218>)
 8007724:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800772a:	2b01      	cmp	r3, #1
 800772c:	f040 80a6 	bne.w	800787c <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800773a:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a1b      	ldr	r3, [r3, #32]
 8007740:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8007742:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	429a      	cmp	r2, r3
 8007748:	d015      	beq.n	8007776 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774e:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8007750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007752:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007754:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8007756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007758:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800775a:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800775c:	4a63      	ldr	r2, [pc, #396]	@ (80078ec <_tx_thread_system_suspend+0x21c>)
 800775e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	429a      	cmp	r2, r3
 8007768:	d157      	bne.n	800781a <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800776a:	4960      	ldr	r1, [pc, #384]	@ (80078ec <_tx_thread_system_suspend+0x21c>)
 800776c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800776e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007774:	e051      	b.n	800781a <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8007776:	4a5d      	ldr	r2, [pc, #372]	@ (80078ec <_tx_thread_system_suspend+0x21c>)
 8007778:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800777a:	2100      	movs	r1, #0
 800777c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8007780:	2201      	movs	r2, #1
 8007782:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007784:	fa02 f303 	lsl.w	r3, r2, r3
 8007788:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800778a:	4b59      	ldr	r3, [pc, #356]	@ (80078f0 <_tx_thread_system_suspend+0x220>)
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007790:	43db      	mvns	r3, r3
 8007792:	4013      	ands	r3, r2
 8007794:	4a56      	ldr	r2, [pc, #344]	@ (80078f0 <_tx_thread_system_suspend+0x220>)
 8007796:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8007798:	2300      	movs	r3, #0
 800779a:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800779c:	4b54      	ldr	r3, [pc, #336]	@ (80078f0 <_tx_thread_system_suspend+0x220>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 80077a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d12b      	bne.n	8007800 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80077a8:	4b52      	ldr	r3, [pc, #328]	@ (80078f4 <_tx_thread_system_suspend+0x224>)
 80077aa:	2220      	movs	r2, #32
 80077ac:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80077ae:	4b52      	ldr	r3, [pc, #328]	@ (80078f8 <_tx_thread_system_suspend+0x228>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80077b6:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80077b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077ba:	f383 8810 	msr	PRIMASK, r3
}
 80077be:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80077c0:	4b49      	ldr	r3, [pc, #292]	@ (80078e8 <_tx_thread_system_suspend+0x218>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 80077c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f040 8081 	bne.w	80078d0 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80077ce:	4b4b      	ldr	r3, [pc, #300]	@ (80078fc <_tx_thread_system_suspend+0x22c>)
 80077d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077d4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80077d6:	f3ef 8305 	mrs	r3, IPSR
 80077da:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 80077dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10c      	bne.n	80077fc <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80077e2:	f3ef 8310 	mrs	r3, PRIMASK
 80077e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 80077e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 80077ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 80077ec:	b662      	cpsie	i
}
 80077ee:	bf00      	nop
 80077f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f2:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80077f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f6:	f383 8810 	msr	PRIMASK, r3
}
 80077fa:	bf00      	nop
}
 80077fc:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 80077fe:	e067      	b.n	80078d0 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8007800:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007802:	fa93 f3a3 	rbit	r3, r3
 8007806:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007808:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800780a:	fab3 f383 	clz	r3, r3
 800780e:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8007810:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007812:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007814:	4413      	add	r3, r2
 8007816:	4a37      	ldr	r2, [pc, #220]	@ (80078f4 <_tx_thread_system_suspend+0x224>)
 8007818:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800781a:	4b37      	ldr	r3, [pc, #220]	@ (80078f8 <_tx_thread_system_suspend+0x228>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	429a      	cmp	r2, r3
 8007822:	d12b      	bne.n	800787c <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8007824:	4b33      	ldr	r3, [pc, #204]	@ (80078f4 <_tx_thread_system_suspend+0x224>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a30      	ldr	r2, [pc, #192]	@ (80078ec <_tx_thread_system_suspend+0x21c>)
 800782a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800782e:	4a32      	ldr	r2, [pc, #200]	@ (80078f8 <_tx_thread_system_suspend+0x228>)
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007834:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007838:	f383 8810 	msr	PRIMASK, r3
}
 800783c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800783e:	4b2a      	ldr	r3, [pc, #168]	@ (80078e8 <_tx_thread_system_suspend+0x218>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 8007844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007846:	2b00      	cmp	r3, #0
 8007848:	d144      	bne.n	80078d4 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800784a:	4b2c      	ldr	r3, [pc, #176]	@ (80078fc <_tx_thread_system_suspend+0x22c>)
 800784c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007850:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007852:	f3ef 8305 	mrs	r3, IPSR
 8007856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8007858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10c      	bne.n	8007878 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800785e:	f3ef 8310 	mrs	r3, PRIMASK
 8007862:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 8007866:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007868:	b662      	cpsie	i
}
 800786a:	bf00      	nop
 800786c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007870:	6a3b      	ldr	r3, [r7, #32]
 8007872:	f383 8810 	msr	PRIMASK, r3
}
 8007876:	bf00      	nop
}
 8007878:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800787a:	e02b      	b.n	80078d4 <_tx_thread_system_suspend+0x204>
 800787c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800787e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	f383 8810 	msr	PRIMASK, r3
}
 8007886:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8007888:	4b1b      	ldr	r3, [pc, #108]	@ (80078f8 <_tx_thread_system_suspend+0x228>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800788e:	429a      	cmp	r2, r3
 8007890:	d022      	beq.n	80078d8 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007892:	4b15      	ldr	r3, [pc, #84]	@ (80078e8 <_tx_thread_system_suspend+0x218>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 8007898:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800789a:	2b00      	cmp	r3, #0
 800789c:	d11c      	bne.n	80078d8 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800789e:	4b17      	ldr	r3, [pc, #92]	@ (80078fc <_tx_thread_system_suspend+0x22c>)
 80078a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078a4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80078a6:	f3ef 8305 	mrs	r3, IPSR
 80078aa:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80078ac:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10c      	bne.n	80078cc <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80078b2:	f3ef 8310 	mrs	r3, PRIMASK
 80078b6:	617b      	str	r3, [r7, #20]
    return(posture);
 80078b8:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 80078ba:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80078bc:	b662      	cpsie	i
}
 80078be:	bf00      	nop
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f383 8810 	msr	PRIMASK, r3
}
 80078ca:	bf00      	nop
}
 80078cc:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 80078ce:	e003      	b.n	80078d8 <_tx_thread_system_suspend+0x208>
                return;
 80078d0:	bf00      	nop
 80078d2:	e002      	b.n	80078da <_tx_thread_system_suspend+0x20a>
            return;
 80078d4:	bf00      	nop
 80078d6:	e000      	b.n	80078da <_tx_thread_system_suspend+0x20a>
    return;
 80078d8:	bf00      	nop
}
 80078da:	3778      	adds	r7, #120	@ 0x78
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	20000a98 	.word	0x20000a98
 80078e4:	2000109c 	.word	0x2000109c
 80078e8:	20000b30 	.word	0x20000b30
 80078ec:	20000ab0 	.word	0x20000ab0
 80078f0:	20000aa8 	.word	0x20000aa8
 80078f4:	20000aac 	.word	0x20000aac
 80078f8:	20000a9c 	.word	0x20000a9c
 80078fc:	e000ed04 	.word	0xe000ed04

08007900 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8007900:	b480      	push	{r7}
 8007902:	b087      	sub	sp, #28
 8007904:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8007906:	4b21      	ldr	r3, [pc, #132]	@ (800798c <_tx_thread_time_slice+0x8c>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800790c:	f3ef 8310 	mrs	r3, PRIMASK
 8007910:	60fb      	str	r3, [r7, #12]
    return(posture);
 8007912:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8007914:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007916:	b672      	cpsid	i
    return(int_posture);
 8007918:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800791a:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800791c:	4b1c      	ldr	r3, [pc, #112]	@ (8007990 <_tx_thread_time_slice+0x90>)
 800791e:	2200      	movs	r2, #0
 8007920:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d024      	beq.n	8007972 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800792c:	2b00      	cmp	r3, #0
 800792e:	d120      	bne.n	8007972 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	69da      	ldr	r2, [r3, #28]
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	4a15      	ldr	r2, [pc, #84]	@ (8007994 <_tx_thread_time_slice+0x94>)
 800793e:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	6a1b      	ldr	r3, [r3, #32]
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	429a      	cmp	r2, r3
 8007948:	d013      	beq.n	8007972 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007952:	429a      	cmp	r2, r3
 8007954:	d10d      	bne.n	8007972 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	6a12      	ldr	r2, [r2, #32]
 800795e:	490e      	ldr	r1, [pc, #56]	@ (8007998 <_tx_thread_time_slice+0x98>)
 8007960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8007964:	4b0d      	ldr	r3, [pc, #52]	@ (800799c <_tx_thread_time_slice+0x9c>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a0b      	ldr	r2, [pc, #44]	@ (8007998 <_tx_thread_time_slice+0x98>)
 800796a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800796e:	4a0c      	ldr	r2, [pc, #48]	@ (80079a0 <_tx_thread_time_slice+0xa0>)
 8007970:	6013      	str	r3, [r2, #0]
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f383 8810 	msr	PRIMASK, r3
}
 800797c:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800797e:	bf00      	nop
 8007980:	371c      	adds	r7, #28
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr
 800798a:	bf00      	nop
 800798c:	20000a98 	.word	0x20000a98
 8007990:	20000b40 	.word	0x20000b40
 8007994:	2000109c 	.word	0x2000109c
 8007998:	20000ab0 	.word	0x20000ab0
 800799c:	20000aac 	.word	0x20000aac
 80079a0:	20000a9c 	.word	0x20000a9c

080079a4 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b08a      	sub	sp, #40	@ 0x28
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80079b0:	f3ef 8310 	mrs	r3, PRIMASK
 80079b4:	617b      	str	r3, [r7, #20]
    return(posture);
 80079b6:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80079b8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80079ba:	b672      	cpsid	i
    return(int_posture);
 80079bc:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 80079be:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 80079c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079c4:	2b04      	cmp	r3, #4
 80079c6:	d10e      	bne.n	80079e6 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 80079c8:	4b13      	ldr	r3, [pc, #76]	@ (8007a18 <_tx_thread_timeout+0x74>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	3301      	adds	r3, #1
 80079ce:	4a12      	ldr	r2, [pc, #72]	@ (8007a18 <_tx_thread_timeout+0x74>)
 80079d0:	6013      	str	r3, [r2, #0]
 80079d2:	6a3b      	ldr	r3, [r7, #32]
 80079d4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f383 8810 	msr	PRIMASK, r3
}
 80079dc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 80079de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079e0:	f7ff fd76 	bl	80074d0 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80079e4:	e013      	b.n	8007a0e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 80079e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80079ea:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 80079ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80079f2:	61bb      	str	r3, [r7, #24]
 80079f4:	6a3b      	ldr	r3, [r7, #32]
 80079f6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	f383 8810 	msr	PRIMASK, r3
}
 80079fe:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d003      	beq.n	8007a0e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	69b9      	ldr	r1, [r7, #24]
 8007a0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007a0c:	4798      	blx	r3
}
 8007a0e:	bf00      	nop
 8007a10:	3728      	adds	r7, #40	@ 0x28
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	20000b30 	.word	0x20000b30

08007a1c <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007a22:	f3ef 8310 	mrs	r3, PRIMASK
 8007a26:	607b      	str	r3, [r7, #4]
    return(posture);
 8007a28:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8007a2a:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007a2c:	b672      	cpsid	i
    return(int_posture);
 8007a2e:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8007a30:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8007a32:	4b09      	ldr	r3, [pc, #36]	@ (8007a58 <_tx_timer_expiration_process+0x3c>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3301      	adds	r3, #1
 8007a38:	4a07      	ldr	r2, [pc, #28]	@ (8007a58 <_tx_timer_expiration_process+0x3c>)
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	f383 8810 	msr	PRIMASK, r3
}
 8007a46:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8007a48:	4804      	ldr	r0, [pc, #16]	@ (8007a5c <_tx_timer_expiration_process+0x40>)
 8007a4a:	f7ff fd41 	bl	80074d0 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8007a4e:	bf00      	nop
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	20000b30 	.word	0x20000b30
 8007a5c:	20000be0 	.word	0x20000be0

08007a60 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8007a60:	b590      	push	{r4, r7, lr}
 8007a62:	b089      	sub	sp, #36	@ 0x24
 8007a64:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8007a66:	4b28      	ldr	r3, [pc, #160]	@ (8007b08 <_tx_timer_initialize+0xa8>)
 8007a68:	2200      	movs	r2, #0
 8007a6a:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8007a6c:	4b27      	ldr	r3, [pc, #156]	@ (8007b0c <_tx_timer_initialize+0xac>)
 8007a6e:	2200      	movs	r2, #0
 8007a70:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8007a72:	4b27      	ldr	r3, [pc, #156]	@ (8007b10 <_tx_timer_initialize+0xb0>)
 8007a74:	2200      	movs	r2, #0
 8007a76:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8007a78:	4b26      	ldr	r3, [pc, #152]	@ (8007b14 <_tx_timer_initialize+0xb4>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8007a7e:	4b26      	ldr	r3, [pc, #152]	@ (8007b18 <_tx_timer_initialize+0xb8>)
 8007a80:	2200      	movs	r2, #0
 8007a82:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8007a84:	2280      	movs	r2, #128	@ 0x80
 8007a86:	2100      	movs	r1, #0
 8007a88:	4824      	ldr	r0, [pc, #144]	@ (8007b1c <_tx_timer_initialize+0xbc>)
 8007a8a:	f000 fb8f 	bl	80081ac <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8007a8e:	4b24      	ldr	r3, [pc, #144]	@ (8007b20 <_tx_timer_initialize+0xc0>)
 8007a90:	4a22      	ldr	r2, [pc, #136]	@ (8007b1c <_tx_timer_initialize+0xbc>)
 8007a92:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8007a94:	4b23      	ldr	r3, [pc, #140]	@ (8007b24 <_tx_timer_initialize+0xc4>)
 8007a96:	4a21      	ldr	r2, [pc, #132]	@ (8007b1c <_tx_timer_initialize+0xbc>)
 8007a98:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8007a9a:	4b23      	ldr	r3, [pc, #140]	@ (8007b28 <_tx_timer_initialize+0xc8>)
 8007a9c:	4a23      	ldr	r2, [pc, #140]	@ (8007b2c <_tx_timer_initialize+0xcc>)
 8007a9e:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8007aa0:	4b21      	ldr	r3, [pc, #132]	@ (8007b28 <_tx_timer_initialize+0xc8>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	3304      	adds	r3, #4
 8007aa6:	4a20      	ldr	r2, [pc, #128]	@ (8007b28 <_tx_timer_initialize+0xc8>)
 8007aa8:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8007aaa:	4b21      	ldr	r3, [pc, #132]	@ (8007b30 <_tx_timer_initialize+0xd0>)
 8007aac:	4a21      	ldr	r2, [pc, #132]	@ (8007b34 <_tx_timer_initialize+0xd4>)
 8007aae:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8007ab0:	4b21      	ldr	r3, [pc, #132]	@ (8007b38 <_tx_timer_initialize+0xd8>)
 8007ab2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007ab6:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8007ab8:	4b20      	ldr	r3, [pc, #128]	@ (8007b3c <_tx_timer_initialize+0xdc>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8007abe:	4b1c      	ldr	r3, [pc, #112]	@ (8007b30 <_tx_timer_initialize+0xd0>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8007b38 <_tx_timer_initialize+0xd8>)
 8007ac4:	6812      	ldr	r2, [r2, #0]
 8007ac6:	491d      	ldr	r1, [pc, #116]	@ (8007b3c <_tx_timer_initialize+0xdc>)
 8007ac8:	6809      	ldr	r1, [r1, #0]
 8007aca:	481c      	ldr	r0, [pc, #112]	@ (8007b3c <_tx_timer_initialize+0xdc>)
 8007acc:	6800      	ldr	r0, [r0, #0]
 8007ace:	2400      	movs	r4, #0
 8007ad0:	9405      	str	r4, [sp, #20]
 8007ad2:	2400      	movs	r4, #0
 8007ad4:	9404      	str	r4, [sp, #16]
 8007ad6:	9003      	str	r0, [sp, #12]
 8007ad8:	9102      	str	r1, [sp, #8]
 8007ada:	9201      	str	r2, [sp, #4]
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	4b18      	ldr	r3, [pc, #96]	@ (8007b40 <_tx_timer_initialize+0xe0>)
 8007ae0:	4a18      	ldr	r2, [pc, #96]	@ (8007b44 <_tx_timer_initialize+0xe4>)
 8007ae2:	4919      	ldr	r1, [pc, #100]	@ (8007b48 <_tx_timer_initialize+0xe8>)
 8007ae4:	4819      	ldr	r0, [pc, #100]	@ (8007b4c <_tx_timer_initialize+0xec>)
 8007ae6:	f7ff fb3b 	bl	8007160 <_tx_thread_create>
 8007aea:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1e5      	bne.n	8007abe <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8007af2:	4b17      	ldr	r3, [pc, #92]	@ (8007b50 <_tx_timer_initialize+0xf0>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8007af8:	4b16      	ldr	r3, [pc, #88]	@ (8007b54 <_tx_timer_initialize+0xf4>)
 8007afa:	2200      	movs	r2, #0
 8007afc:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8007afe:	bf00      	nop
 8007b00:	370c      	adds	r7, #12
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd90      	pop	{r4, r7, pc}
 8007b06:	bf00      	nop
 8007b08:	20000b3c 	.word	0x20000b3c
 8007b0c:	2000109c 	.word	0x2000109c
 8007b10:	20000b40 	.word	0x20000b40
 8007b14:	20000bd0 	.word	0x20000bd0
 8007b18:	20000bdc 	.word	0x20000bdc
 8007b1c:	20000b44 	.word	0x20000b44
 8007b20:	20000bc4 	.word	0x20000bc4
 8007b24:	20000bcc 	.word	0x20000bcc
 8007b28:	20000bc8 	.word	0x20000bc8
 8007b2c:	20000bc0 	.word	0x20000bc0
 8007b30:	20000c90 	.word	0x20000c90
 8007b34:	20000c9c 	.word	0x20000c9c
 8007b38:	20000c94 	.word	0x20000c94
 8007b3c:	20000c98 	.word	0x20000c98
 8007b40:	4154494d 	.word	0x4154494d
 8007b44:	08007c8d 	.word	0x08007c8d
 8007b48:	08008244 	.word	0x08008244
 8007b4c:	20000be0 	.word	0x20000be0
 8007b50:	20000bd4 	.word	0x20000bd4
 8007b54:	20000bd8 	.word	0x20000bd8

08007b58 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b089      	sub	sp, #36	@ 0x24
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d04a      	beq.n	8007c02 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b72:	d046      	beq.n	8007c02 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	699b      	ldr	r3, [r3, #24]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d142      	bne.n	8007c02 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	2b20      	cmp	r3, #32
 8007b80:	d902      	bls.n	8007b88 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8007b82:	231f      	movs	r3, #31
 8007b84:	61bb      	str	r3, [r7, #24]
 8007b86:	e002      	b.n	8007b8e <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8007b8e:	4b20      	ldr	r3, [pc, #128]	@ (8007c10 <_tx_timer_system_activate+0xb8>)
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	4413      	add	r3, r2
 8007b98:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8007b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8007c14 <_tx_timer_system_activate+0xbc>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	69fa      	ldr	r2, [r7, #28]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d30b      	bcc.n	8007bbc <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8007ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8007c14 <_tx_timer_system_activate+0xbc>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	69fa      	ldr	r2, [r7, #28]
 8007baa:	1ad3      	subs	r3, r2, r3
 8007bac:	109b      	asrs	r3, r3, #2
 8007bae:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8007bb0:	4b19      	ldr	r3, [pc, #100]	@ (8007c18 <_tx_timer_system_activate+0xc0>)
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	4413      	add	r3, r2
 8007bba:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8007bbc:	69fb      	ldr	r3, [r7, #28]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d109      	bne.n	8007bd8 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	601a      	str	r2, [r3, #0]
 8007bd6:	e011      	b.n	8007bfc <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	695b      	ldr	r3, [r3, #20]
 8007be2:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	69fa      	ldr	r2, [r7, #28]
 8007c00:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8007c02:	bf00      	nop
 8007c04:	3724      	adds	r7, #36	@ 0x24
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop
 8007c10:	20000bcc 	.word	0x20000bcc
 8007c14:	20000bc8 	.word	0x20000bc8
 8007c18:	20000bc4 	.word	0x20000bc4

08007c1c <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b087      	sub	sp, #28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	699b      	ldr	r3, [r3, #24]
 8007c28:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d026      	beq.n	8007c7e <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d108      	bne.n	8007c50 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d117      	bne.n	8007c78 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	601a      	str	r2, [r3, #0]
 8007c4e:	e013      	b.n	8007c78 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	695b      	ldr	r3, [r3, #20]
 8007c54:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	693a      	ldr	r2, [r7, #16]
 8007c60:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d105      	bne.n	8007c78 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	693a      	ldr	r2, [r7, #16]
 8007c76:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	619a      	str	r2, [r3, #24]
    }
}
 8007c7e:	bf00      	nop
 8007c80:	371c      	adds	r7, #28
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
	...

08007c8c <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b098      	sub	sp, #96	@ 0x60
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8007c94:	2300      	movs	r3, #0
 8007c96:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a73      	ldr	r2, [pc, #460]	@ (8007e68 <_tx_timer_thread_entry+0x1dc>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	f040 80de 	bne.w	8007e5e <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007ca2:	f3ef 8310 	mrs	r3, PRIMASK
 8007ca6:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8007ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8007caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8007cac:	b672      	cpsid	i
    return(int_posture);
 8007cae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8007cb0:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8007cb2:	4b6e      	ldr	r3, [pc, #440]	@ (8007e6c <_tx_timer_thread_entry+0x1e0>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f107 020c 	add.w	r2, r7, #12
 8007cc6:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8007cc8:	4b68      	ldr	r3, [pc, #416]	@ (8007e6c <_tx_timer_thread_entry+0x1e0>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8007cd0:	4b66      	ldr	r3, [pc, #408]	@ (8007e6c <_tx_timer_thread_entry+0x1e0>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	4a65      	ldr	r2, [pc, #404]	@ (8007e6c <_tx_timer_thread_entry+0x1e0>)
 8007cd8:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8007cda:	4b64      	ldr	r3, [pc, #400]	@ (8007e6c <_tx_timer_thread_entry+0x1e0>)
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	4b64      	ldr	r3, [pc, #400]	@ (8007e70 <_tx_timer_thread_entry+0x1e4>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d103      	bne.n	8007cee <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8007ce6:	4b63      	ldr	r3, [pc, #396]	@ (8007e74 <_tx_timer_thread_entry+0x1e8>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a60      	ldr	r2, [pc, #384]	@ (8007e6c <_tx_timer_thread_entry+0x1e0>)
 8007cec:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8007cee:	4b62      	ldr	r3, [pc, #392]	@ (8007e78 <_tx_timer_thread_entry+0x1ec>)
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	601a      	str	r2, [r3, #0]
 8007cf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cf6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfa:	f383 8810 	msr	PRIMASK, r3
}
 8007cfe:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007d00:	f3ef 8310 	mrs	r3, PRIMASK
 8007d04:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8007d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8007d08:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8007d0a:	b672      	cpsid	i
    return(int_posture);
 8007d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8007d0e:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8007d10:	e07f      	b.n	8007e12 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8007d20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d102      	bne.n	8007d2e <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60fb      	str	r3, [r7, #12]
 8007d2c:	e00e      	b.n	8007d4c <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8007d2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d30:	695b      	ldr	r3, [r3, #20]
 8007d32:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8007d34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d38:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8007d3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d3e:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8007d40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d42:	f107 020c 	add.w	r2, r7, #12
 8007d46:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8007d48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d4a:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8007d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	2b20      	cmp	r3, #32
 8007d52:	d911      	bls.n	8007d78 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8007d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8007d5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d5e:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8007d60:	2300      	movs	r3, #0
 8007d62:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8007d64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d66:	f107 0208 	add.w	r2, r7, #8
 8007d6a:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8007d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d70:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8007d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d74:	60bb      	str	r3, [r7, #8]
 8007d76:	e01a      	b.n	8007dae <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8007d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8007d7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8007d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d86:	685a      	ldr	r2, [r3, #4]
 8007d88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d8a:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8007d8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d009      	beq.n	8007da8 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8007d94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d96:	f107 0208 	add.w	r2, r7, #8
 8007d9a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8007d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007da0:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8007da2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007da4:	60bb      	str	r3, [r7, #8]
 8007da6:	e002      	b.n	8007dae <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8007da8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007daa:	2200      	movs	r2, #0
 8007dac:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8007dae:	4a33      	ldr	r2, [pc, #204]	@ (8007e7c <_tx_timer_thread_entry+0x1f0>)
 8007db0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007db2:	6013      	str	r3, [r2, #0]
 8007db4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dba:	f383 8810 	msr	PRIMASK, r3
}
 8007dbe:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8007dc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d002      	beq.n	8007dcc <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8007dc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dc8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8007dca:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007dcc:	f3ef 8310 	mrs	r3, PRIMASK
 8007dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8007dd6:	b672      	cpsid	i
    return(int_posture);
 8007dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8007dda:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8007ddc:	4b27      	ldr	r3, [pc, #156]	@ (8007e7c <_tx_timer_thread_entry+0x1f0>)
 8007dde:	2200      	movs	r2, #0
 8007de0:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d105      	bne.n	8007df6 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8007dea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dec:	2200      	movs	r2, #0
 8007dee:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8007df0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007df2:	f7ff feb1 	bl	8007b58 <_tx_timer_system_activate>
 8007df6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007df8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	f383 8810 	msr	PRIMASK, r3
}
 8007e00:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007e02:	f3ef 8310 	mrs	r3, PRIMASK
 8007e06:	623b      	str	r3, [r7, #32]
    return(posture);
 8007e08:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8007e0a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007e0c:	b672      	cpsid	i
    return(int_posture);
 8007e0e:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8007e10:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f47f af7c 	bne.w	8007d12 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8007e1a:	4b17      	ldr	r3, [pc, #92]	@ (8007e78 <_tx_timer_thread_entry+0x1ec>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d116      	bne.n	8007e50 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8007e22:	4b17      	ldr	r3, [pc, #92]	@ (8007e80 <_tx_timer_thread_entry+0x1f4>)
 8007e24:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8007e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e28:	2203      	movs	r2, #3
 8007e2a:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007e2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e2e:	2201      	movs	r2, #1
 8007e30:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8007e32:	4b14      	ldr	r3, [pc, #80]	@ (8007e84 <_tx_timer_thread_entry+0x1f8>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3301      	adds	r3, #1
 8007e38:	4a12      	ldr	r2, [pc, #72]	@ (8007e84 <_tx_timer_thread_entry+0x1f8>)
 8007e3a:	6013      	str	r3, [r2, #0]
 8007e3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e3e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	f383 8810 	msr	PRIMASK, r3
}
 8007e46:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8007e48:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8007e4a:	f7ff fc41 	bl	80076d0 <_tx_thread_system_suspend>
 8007e4e:	e728      	b.n	8007ca2 <_tx_timer_thread_entry+0x16>
 8007e50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e52:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	f383 8810 	msr	PRIMASK, r3
}
 8007e5a:	bf00      	nop
            TX_DISABLE
 8007e5c:	e721      	b.n	8007ca2 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8007e5e:	bf00      	nop
 8007e60:	3760      	adds	r7, #96	@ 0x60
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	4154494d 	.word	0x4154494d
 8007e6c:	20000bcc 	.word	0x20000bcc
 8007e70:	20000bc8 	.word	0x20000bc8
 8007e74:	20000bc4 	.word	0x20000bc4
 8007e78:	20000bd0 	.word	0x20000bd0
 8007e7c:	20000bdc 	.word	0x20000bdc
 8007e80:	20000be0 	.word	0x20000be0
 8007e84:	20000b30 	.word	0x20000b30

08007e88 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b092      	sub	sp, #72	@ 0x48
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
 8007e94:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007e96:	2300      	movs	r3, #0
 8007e98:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d102      	bne.n	8007ea6 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007ea0:	2302      	movs	r3, #2
 8007ea2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ea4:	e075      	b.n	8007f92 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8007ea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ea8:	2b34      	cmp	r3, #52	@ 0x34
 8007eaa:	d002      	beq.n	8007eb2 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007eac:	2302      	movs	r3, #2
 8007eae:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eb0:	e06f      	b.n	8007f92 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8007eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8007eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8007eba:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8007ebc:	b672      	cpsid	i
    return(int_posture);
 8007ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8007ec0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8007ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8007fb0 <_txe_byte_pool_create+0x128>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	4a39      	ldr	r2, [pc, #228]	@ (8007fb0 <_txe_byte_pool_create+0x128>)
 8007eca:	6013      	str	r3, [r2, #0]
 8007ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ece:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed2:	f383 8810 	msr	PRIMASK, r3
}
 8007ed6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8007ed8:	4b36      	ldr	r3, [pc, #216]	@ (8007fb4 <_txe_byte_pool_create+0x12c>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8007ede:	2300      	movs	r3, #0
 8007ee0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ee2:	e009      	b.n	8007ef8 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d00b      	beq.n	8007f04 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8007eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8007ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ef8:	4b2f      	ldr	r3, [pc, #188]	@ (8007fb8 <_txe_byte_pool_create+0x130>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d3f0      	bcc.n	8007ee4 <_txe_byte_pool_create+0x5c>
 8007f02:	e000      	b.n	8007f06 <_txe_byte_pool_create+0x7e>
                break;
 8007f04:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007f06:	f3ef 8310 	mrs	r3, PRIMASK
 8007f0a:	623b      	str	r3, [r7, #32]
    return(posture);
 8007f0c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8007f0e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007f10:	b672      	cpsid	i
    return(int_posture);
 8007f12:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007f14:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007f16:	4b26      	ldr	r3, [pc, #152]	@ (8007fb0 <_txe_byte_pool_create+0x128>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	4a24      	ldr	r2, [pc, #144]	@ (8007fb0 <_txe_byte_pool_create+0x128>)
 8007f1e:	6013      	str	r3, [r2, #0]
 8007f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f22:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f26:	f383 8810 	msr	PRIMASK, r3
}
 8007f2a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8007f2c:	f7ff fa96 	bl	800745c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d102      	bne.n	8007f3e <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8007f38:	2302      	movs	r3, #2
 8007f3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f3c:	e029      	b.n	8007f92 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d102      	bne.n	8007f4a <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8007f44:	2303      	movs	r3, #3
 8007f46:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f48:	e023      	b.n	8007f92 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	2b63      	cmp	r3, #99	@ 0x63
 8007f4e:	d802      	bhi.n	8007f56 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8007f50:	2305      	movs	r3, #5
 8007f52:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f54:	e01d      	b.n	8007f92 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8007f56:	4b19      	ldr	r3, [pc, #100]	@ (8007fbc <_txe_byte_pool_create+0x134>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8007f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f5e:	4a18      	ldr	r2, [pc, #96]	@ (8007fc0 <_txe_byte_pool_create+0x138>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d101      	bne.n	8007f68 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007f64:	2313      	movs	r3, #19
 8007f66:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007f68:	f3ef 8305 	mrs	r3, IPSR
 8007f6c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8007f6e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007f70:	4b14      	ldr	r3, [pc, #80]	@ (8007fc4 <_txe_byte_pool_create+0x13c>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4313      	orrs	r3, r2
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d00b      	beq.n	8007f92 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007f7a:	f3ef 8305 	mrs	r3, IPSR
 8007f7e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007f80:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8007f82:	4b10      	ldr	r3, [pc, #64]	@ (8007fc4 <_txe_byte_pool_create+0x13c>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007f8c:	d201      	bcs.n	8007f92 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8007f8e:	2313      	movs	r3, #19
 8007f90:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007f92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d106      	bne.n	8007fa6 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	68b9      	ldr	r1, [r7, #8]
 8007f9e:	68f8      	ldr	r0, [r7, #12]
 8007fa0:	f7fe ffda 	bl	8006f58 <_tx_byte_pool_create>
 8007fa4:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8007fa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3748      	adds	r7, #72	@ 0x48
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	20000b30 	.word	0x20000b30
 8007fb4:	20000a88 	.word	0x20000a88
 8007fb8:	20000a8c 	.word	0x20000a8c
 8007fbc:	20000a98 	.word	0x20000a98
 8007fc0:	20000be0 	.word	0x20000be0
 8007fc4:	2000000c 	.word	0x2000000c

08007fc8 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b09a      	sub	sp, #104	@ 0x68
 8007fcc:	af06      	add	r7, sp, #24
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
 8007fd4:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d102      	bne.n	8007fe6 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8007fe0:	230e      	movs	r3, #14
 8007fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fe4:	e0bb      	b.n	800815e <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8007fe6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fe8:	2bb0      	cmp	r3, #176	@ 0xb0
 8007fea:	d002      	beq.n	8007ff2 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8007fec:	230e      	movs	r3, #14
 8007fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ff0:	e0b5      	b.n	800815e <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8007ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007ffa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8007ffc:	b672      	cpsid	i
    return(int_posture);
 8007ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8008000:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8008002:	4b64      	ldr	r3, [pc, #400]	@ (8008194 <_txe_thread_create+0x1cc>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	3301      	adds	r3, #1
 8008008:	4a62      	ldr	r2, [pc, #392]	@ (8008194 <_txe_thread_create+0x1cc>)
 800800a:	6013      	str	r3, [r2, #0]
 800800c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800800e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008012:	f383 8810 	msr	PRIMASK, r3
}
 8008016:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8008018:	2300      	movs	r3, #0
 800801a:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800801c:	4b5e      	ldr	r3, [pc, #376]	@ (8008198 <_txe_thread_create+0x1d0>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8008022:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008024:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8008026:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008028:	3b01      	subs	r3, #1
 800802a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800802c:	4413      	add	r3, r2
 800802e:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8008030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008032:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8008034:	2300      	movs	r3, #0
 8008036:	647b      	str	r3, [r7, #68]	@ 0x44
 8008038:	e02b      	b.n	8008092 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800803e:	429a      	cmp	r2, r3
 8008040:	d101      	bne.n	8008046 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8008042:	2301      	movs	r3, #1
 8008044:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8008046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008048:	2b01      	cmp	r3, #1
 800804a:	d028      	beq.n	800809e <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800804c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008052:	429a      	cmp	r2, r3
 8008054:	d308      	bcc.n	8008068 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8008056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800805c:	429a      	cmp	r2, r3
 800805e:	d203      	bcs.n	8008068 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8008060:	2300      	movs	r3, #0
 8008062:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8008064:	2301      	movs	r3, #1
 8008066:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8008068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800806e:	429a      	cmp	r2, r3
 8008070:	d308      	bcc.n	8008084 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8008072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008078:	429a      	cmp	r2, r3
 800807a:	d203      	bcs.n	8008084 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800807c:	2300      	movs	r3, #0
 800807e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8008080:	2301      	movs	r3, #1
 8008082:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8008084:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800808a:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800808c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800808e:	3301      	adds	r3, #1
 8008090:	647b      	str	r3, [r7, #68]	@ 0x44
 8008092:	4b42      	ldr	r3, [pc, #264]	@ (800819c <_txe_thread_create+0x1d4>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008098:	429a      	cmp	r2, r3
 800809a:	d3ce      	bcc.n	800803a <_txe_thread_create+0x72>
 800809c:	e000      	b.n	80080a0 <_txe_thread_create+0xd8>
                break;
 800809e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80080a0:	f3ef 8310 	mrs	r3, PRIMASK
 80080a4:	61fb      	str	r3, [r7, #28]
    return(posture);
 80080a6:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80080a8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80080aa:	b672      	cpsid	i
    return(int_posture);
 80080ac:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80080ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80080b0:	4b38      	ldr	r3, [pc, #224]	@ (8008194 <_txe_thread_create+0x1cc>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	3b01      	subs	r3, #1
 80080b6:	4a37      	ldr	r2, [pc, #220]	@ (8008194 <_txe_thread_create+0x1cc>)
 80080b8:	6013      	str	r3, [r2, #0]
 80080ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080bc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80080be:	6a3b      	ldr	r3, [r7, #32]
 80080c0:	f383 8810 	msr	PRIMASK, r3
}
 80080c4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80080c6:	f7ff f9c9 	bl	800745c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d102      	bne.n	80080d8 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 80080d2:	230e      	movs	r3, #14
 80080d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080d6:	e042      	b.n	800815e <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 80080d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d102      	bne.n	80080e4 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80080de:	2303      	movs	r3, #3
 80080e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080e2:	e03c      	b.n	800815e <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d102      	bne.n	80080f0 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80080ea:	2303      	movs	r3, #3
 80080ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080ee:	e036      	b.n	800815e <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80080f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080f2:	2bc7      	cmp	r3, #199	@ 0xc7
 80080f4:	d802      	bhi.n	80080fc <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 80080f6:	2305      	movs	r3, #5
 80080f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080fa:	e030      	b.n	800815e <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80080fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080fe:	2b1f      	cmp	r3, #31
 8008100:	d902      	bls.n	8008108 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8008102:	230f      	movs	r3, #15
 8008104:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008106:	e02a      	b.n	800815e <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8008108:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800810a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800810c:	429a      	cmp	r2, r3
 800810e:	d902      	bls.n	8008116 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8008110:	2318      	movs	r3, #24
 8008112:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008114:	e023      	b.n	800815e <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8008116:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008118:	2b01      	cmp	r3, #1
 800811a:	d902      	bls.n	8008122 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800811c:	2310      	movs	r3, #16
 800811e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008120:	e01d      	b.n	800815e <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8008122:	4b1f      	ldr	r3, [pc, #124]	@ (80081a0 <_txe_thread_create+0x1d8>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8008128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812a:	4a1e      	ldr	r2, [pc, #120]	@ (80081a4 <_txe_thread_create+0x1dc>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d101      	bne.n	8008134 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8008130:	2313      	movs	r3, #19
 8008132:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008134:	f3ef 8305 	mrs	r3, IPSR
 8008138:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800813a:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800813c:	4b1a      	ldr	r3, [pc, #104]	@ (80081a8 <_txe_thread_create+0x1e0>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4313      	orrs	r3, r2
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00b      	beq.n	800815e <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008146:	f3ef 8305 	mrs	r3, IPSR
 800814a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800814c:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800814e:	4b16      	ldr	r3, [pc, #88]	@ (80081a8 <_txe_thread_create+0x1e0>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4313      	orrs	r3, r2
 8008154:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8008158:	d201      	bcs.n	800815e <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800815a:	2313      	movs	r3, #19
 800815c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800815e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008160:	2b00      	cmp	r3, #0
 8008162:	d112      	bne.n	800818a <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8008164:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008166:	9305      	str	r3, [sp, #20]
 8008168:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800816a:	9304      	str	r3, [sp, #16]
 800816c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800816e:	9303      	str	r3, [sp, #12]
 8008170:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008172:	9302      	str	r3, [sp, #8]
 8008174:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008176:	9301      	str	r3, [sp, #4]
 8008178:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	68b9      	ldr	r1, [r7, #8]
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f7fe ffec 	bl	8007160 <_tx_thread_create>
 8008188:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800818a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800818c:	4618      	mov	r0, r3
 800818e:	3750      	adds	r7, #80	@ 0x50
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	20000b30 	.word	0x20000b30
 8008198:	20000aa0 	.word	0x20000aa0
 800819c:	20000aa4 	.word	0x20000aa4
 80081a0:	20000a98 	.word	0x20000a98
 80081a4:	20000be0 	.word	0x20000be0
 80081a8:	2000000c 	.word	0x2000000c

080081ac <memset>:
 80081ac:	4402      	add	r2, r0
 80081ae:	4603      	mov	r3, r0
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d100      	bne.n	80081b6 <memset+0xa>
 80081b4:	4770      	bx	lr
 80081b6:	f803 1b01 	strb.w	r1, [r3], #1
 80081ba:	e7f9      	b.n	80081b0 <memset+0x4>

080081bc <__libc_init_array>:
 80081bc:	b570      	push	{r4, r5, r6, lr}
 80081be:	4d0d      	ldr	r5, [pc, #52]	@ (80081f4 <__libc_init_array+0x38>)
 80081c0:	2600      	movs	r6, #0
 80081c2:	4c0d      	ldr	r4, [pc, #52]	@ (80081f8 <__libc_init_array+0x3c>)
 80081c4:	1b64      	subs	r4, r4, r5
 80081c6:	10a4      	asrs	r4, r4, #2
 80081c8:	42a6      	cmp	r6, r4
 80081ca:	d109      	bne.n	80081e0 <__libc_init_array+0x24>
 80081cc:	4d0b      	ldr	r5, [pc, #44]	@ (80081fc <__libc_init_array+0x40>)
 80081ce:	2600      	movs	r6, #0
 80081d0:	4c0b      	ldr	r4, [pc, #44]	@ (8008200 <__libc_init_array+0x44>)
 80081d2:	f000 f817 	bl	8008204 <_init>
 80081d6:	1b64      	subs	r4, r4, r5
 80081d8:	10a4      	asrs	r4, r4, #2
 80081da:	42a6      	cmp	r6, r4
 80081dc:	d105      	bne.n	80081ea <__libc_init_array+0x2e>
 80081de:	bd70      	pop	{r4, r5, r6, pc}
 80081e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80081e4:	3601      	adds	r6, #1
 80081e6:	4798      	blx	r3
 80081e8:	e7ee      	b.n	80081c8 <__libc_init_array+0xc>
 80081ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80081ee:	3601      	adds	r6, #1
 80081f0:	4798      	blx	r3
 80081f2:	e7f2      	b.n	80081da <__libc_init_array+0x1e>
 80081f4:	08008360 	.word	0x08008360
 80081f8:	08008360 	.word	0x08008360
 80081fc:	08008360 	.word	0x08008360
 8008200:	08008364 	.word	0x08008364

08008204 <_init>:
 8008204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008206:	bf00      	nop
 8008208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800820a:	bc08      	pop	{r3}
 800820c:	469e      	mov	lr, r3
 800820e:	4770      	bx	lr

08008210 <_fini>:
 8008210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008212:	bf00      	nop
 8008214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008216:	bc08      	pop	{r3}
 8008218:	469e      	mov	lr, r3
 800821a:	4770      	bx	lr
