---
title: "RISC-V 32bit CPU"
date: "2025-08-25"
thumbnail: "assets/img/thumbnail/cpu.jpg"
---

# 프로젝트 결과
---

![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드1.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드2.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드3.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드4.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드5.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드6.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드7.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드8.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드9.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드10.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드11.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드12.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드13.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드14.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드15.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드16.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드17.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드18.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드19.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드20.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드21.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드22.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드23.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드24.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드25.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드26.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드27.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드28.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드29.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드30.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드31.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드32.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드33.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드34.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드35.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드36.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드37.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드38.PNG>) ![text](<../../../assets/img/vlsi2/RISC-V 32bit CPU 설계_신상학/슬라이드39.PNG>)