// Seed: 635957750
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    output wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7
    , id_9
);
  wire id_10;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5
);
  always @(-1'b0) begin : LABEL_0
    id_1 = #id_7 -1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_5,
      id_0,
      id_3,
      id_4,
      id_5
  );
endmodule
