0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/CSR_v1_05.sv,1702058641,systemVerilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/Exp6_OTTER_Wrapper_v1_02.sv,,CSR,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/Exp6_OTTER_Wrapper_v1_02.sv,1701999901,systemVerilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/control_unit_dcdr_v_1_05.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/clk_2n_div_test_v1_01.v,1696828182,verilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/mux_4t1_nb_v1_06.v,,clk_2n_div_test,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/control_unit_dcdr_v_1_05.sv,1702089135,systemVerilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/control_unit_fsm_v_1_07.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/control_unit_fsm_v_1_07.sv,1702087670,systemVerilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/otter_memory_v1_06.sv,,CU_FSM,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/exp5_testbench-1.v,1701406716,verilog,,,,otter_tb,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/mux_4t1_nb_v1_06.v,1696449142,verilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/mux_8t1_nb_v1_03.v,,mux_4t1_nb,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/mux_8t1_nb_v1_03.v,1702025641,verilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/reg_nb_sync_clr_v1_01.v,,mux_8t1_nb,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/otter_memory_v1_06.sv,1705717427,systemVerilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/reg_file_v_1_01.sv,,Memory,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/reg_file_v_1_01.sv,1700102503,systemVerilog,,,,RegFile,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/reg_nb_sync_clr_v1_01.v,1700043772,verilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/univ_sseg_v1_05.v,,reg_nb_sclr,,uvm,,,,,,
C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/univ_sseg_v1_05.v,1696881033,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,,,,,,
C:/Users/vicer/Vivado Projects/CPE233_Lab2/CPE233_Lab2.srcs/sources_1/new/PC_module.v,1702088008,verilog,,C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/clk_2n_div_test_v1_01.v,,PC_module,,uvm,,,,,,
C:/Users/vicer/Vivado Projects/CPE233_Lab3/CPE233_Lab3.srcs/sources_1/new/ALU_module.v,1700053186,verilog,,C:/Users/vicer/Vivado Projects/CPE233_Lab6/CPE233_Lab6.srcs/sources_1/new/BCG_module.v,,ALU_module,,uvm,,,,,,
C:/Users/vicer/Vivado Projects/CPE233_Lab5/CPE233_Lab5.srcs/sources_1/new/OTTER_MCU.v,1702267222,verilog,,C:/Users/vicer/Vivado Projects/CPE233_Lab2/CPE233_Lab2.srcs/sources_1/new/PC_module.v,,OTTER_MCU,,uvm,,,,,,
C:/Users/vicer/Vivado Projects/CPE233_Lab6/CPE233_Lab6.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/vicer/Vivado Projects/CPE233_Lab6/CPE233_Lab6.srcs/sources_1/new/BCG_module.v,1701907938,verilog,,C:/Users/vicer/Vivado Projects/CPE233_Lab5/CPE233_Lab5.srcs/sources_1/new/OTTER_MCU.v,,BCG_module,,uvm,,,,,,
