`timescale 1ns / 1ps

module timer_counter (
    input  wire        clk,
    input  wire        rst_n,
    input  wire        cnt_en,
    input  wire        intr_en,
    input  wire [31:0] psc,
    input  wire [31:0] arr,
    input  wire        cnt_valid,
    input  wire [31:0] i_cnt,
    output wire [31:0] o_cnt,
    output wire        intr
);

    reg [31:0] psc_cnt;
    reg        psc_tick;
    reg        intr_tick;
    reg [31:0] counter;

    assign o_cnt = counter;
    assign intr  = intr_tick & intr_en;

    always @(posedge clk) begin
        if (!rst_n) begin
            psc_cnt  <= 32'd0;
            psc_tick <= 1'b0;
        end else begin
            psc_tick <= 1'b0;

            if (cnt_en) begin
                if (psc_cnt == psc) begin
                    psc_cnt  <= 32'd0;
                    psc_tick <= 1'b1;
                end else begin
                    psc_cnt <= psc_cnt + 32'd1;
                end
            end else begin
                psc_cnt <= 32'd0;
            end
        end
    end

    always @(posedge clk) begin
        if (!rst_n) begin
            counter   <= 32'd0;
            intr_tick <= 1'b0;
        end else begin
            intr_tick <= 1'b0;

            if (cnt_valid) begin
                counter <= i_cnt;
            end else if (cnt_en && psc_tick) begin
                if (counter == arr) begin
                    counter   <= 32'd0;
                    intr_tick <= 1'b1;
                end else begin
                    counter <= counter + 32'd1;
                end
            end
        end
    end

endmodule
