<DOC>
<DOCNO>
EP-0012899
</DOCNO>
<TEXT>
<DATE>
19800709
</DATE>
<IPC-CLASSIFICATIONS>
H03L-7/16 H03J-7/28 H03J-7/18 H03L-7/18 H03L-7/095 H03L-7/187 H03L-7/08 H03L-7/199 H03L-7/10 <main>H03L-7/18</main> 
</IPC-CLASSIFICATIONS>
<TITLE>
digital phase control circuit with auxiliary circuit.
</TITLE>
<APPLICANT>
licentia gmbhde<sep>licentia patent-verwaltungs-gmbh<sep>licentia patent-verwaltungs-gmbhtheodor-stern-kai 1d-60596 frankfurtde<sep>licentia patent-verwaltungs-gmbh  <sep>
</APPLICANT>
<INVENTOR>
streckenbach wulf-christian di<sep>streckenbach, wulf-christian dipl.-ing.<sep>streckenbach, wulf-christian dipl.-ing.deveserstrasse 1ad-3005 hemmingen 1de<sep>streckenbach, wulf-christian dipl.-ing.<sep>streckenbach, wulf-christian dipl.-ing.deveserstrasse 1ad-3005 hemmingen 1de<sep>
</INVENTOR>
<ABSTRACT>
In a PLL circuit with a controllable oscilla tor (1), a programmable divider (2), a reference frequency source (4) and a phase comparator (3) are controlled by means of an auxiliary circuit (7) which is controlled by a signal corresponding to the phase errorwill, the program's programmable divider (2) and the reference frequency source (4) each brought into its defined output stel at certain times.In this way it is achieved that at the beginning of each comparison period of the phase errors between the comparative signals is zero.
</ABSTRACT>
</TEXT>
</DOC>
