<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_tc.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_tc.h,v $
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="at91_tc.h::TC0_CCR" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a0">TC0_CCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="at91_tc.h::TC1_CCR" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a1">TC1_CCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x40)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="at91_tc.h::TC2_CCR" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2">TC2_CCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x80)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="at91_tc.h::TC_CLKEN" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3">TC_CLKEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock enable command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="at91_tc.h::TC_CLKDIS" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a4">TC_CLKDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock disable command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="at91_tc.h::TC_SWTRG" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a5">TC_SWTRG</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger command. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Channel Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="at91_tc.h::TC0_CMR" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a6">TC0_CMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="at91_tc.h::TC1_CMR" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a7">TC1_CMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x44)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="at91_tc.h::TC2_CMR" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8">TC2_CMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x84)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="at91_tc.h::TC_CLKS" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a9">TC_CLKS</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK2" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a10">TC_CLKS_MCK2</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK8" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a11">TC_CLKS_MCK8</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 8. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK32" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a12">TC_CLKS_MCK32</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 32. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK128" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a13">TC_CLKS_MCK128</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 128. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK1024" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a14">TC_CLKS_MCK1024</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 1024. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC0" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a15">TC_CLKS_XC0</a>&nbsp;&nbsp;&nbsp;0x00000005</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects external clock 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC1" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a16">TC_CLKS_XC1</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects external clock 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC2" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a17">TC_CLKS_XC2</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects external clock 2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="at91_tc.h::TC_CLKI" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a18">TC_CLKI</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Increments on falling edge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="at91_tc.h::TC_BURST" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a19">TC_BURST</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Burst signal selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="at91_tc.h::TC_BURST_NONE" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a20">TC_BURST_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock is not gated by an external signal. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="at91_tc.h::TC_BUSRT_XC0" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a21">TC_BUSRT_XC0</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ANDed with external clock 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="at91_tc.h::TC_BURST_XC1" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a22">TC_BURST_XC1</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ANDed with external clock 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="at91_tc.h::TC_BURST_XC2" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a23">TC_BURST_XC2</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ANDed with external clock 2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="at91_tc.h::TC_CPCTRG" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a24">TC_CPCTRG</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC Compare Enable Trigger Enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="at91_tc.h::TC_WAVE" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a25">TC_WAVE</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects waveform mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="at91_tc.h::TC_CAPT" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a26">TC_CAPT</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects capture mode. <br></td></tr>
<tr><td colspan="2"><br><h2>Capture Mode</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="at91_tc.h::TC_LDBSTOP" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a27">TC_LDBSTOP</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock stopped on RB loading. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="at91_tc.h::TC_LDBDIS" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a28">TC_LDBDIS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock disabled on RB loading. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a29">TC_ETRGEDG</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External trigger edge selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_RISING_EDGE" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a30">TC_ETRGEDG_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger on external rising edge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_FALLING_EDGE" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a31">TC_ETRGEDG_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger on external falling edge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_BOTH_EDGE" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a32">TC_ETRGEDG_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger on both external edges. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a33">TC_ABETRG</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOA or TIOB external trigger selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG_TIOB" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a34">TC_ABETRG_TIOB</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOB used as an external trigger. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG_TIOA" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a35">TC_ABETRG_TIOA</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOA used as an external trigger. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="at91_tc.h::TC_LDRA" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a36">TC_LDRA</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA loading selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_RISING_EDGE" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a37">TC_LDRA_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RA on rising edge of TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_FALLING_EDGE" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a38">TC_LDRA_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RA on falling edge of TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_BOTH_EDGE" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a39">TC_LDRA_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RA on any edge of TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="at91_tc.h::TC_LDRB" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a40">TC_LDRB</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB loading selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_RISING_EDGE" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a41">TC_LDRB_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RB on rising edge of TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_FALLING_EDGE" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a42">TC_LDRB_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RB on falling edge of TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_BOTH_EDGE" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a43">TC_LDRB_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RB on any edge of TIOA. <br></td></tr>
<tr><td colspan="2"><br><h2>Waveform Mode</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="at91_tc.h::TC_CPCSTOP" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a44">TC_CPCSTOP</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock stopped on RC compare. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45"></a><!-- doxytag: member="at91_tc.h::TC_CPCDIS" ref="a45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a45">TC_CPCDIS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock disabled on RC compare. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG" ref="a46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a46">TC_EEVTEDG</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event edge selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_RISING_EDGE" ref="a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a47">TC_EEVTEDG_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event on rising edge.. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_FALLING_EDGE" ref="a48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a48">TC_EEVTEDG_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event on falling edge.. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_BOTH_EDGE" ref="a49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a49">TC_EEVTEDG_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event on any edge.. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50"></a><!-- doxytag: member="at91_tc.h::TC_EEVT" ref="a50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a50">TC_EEVT</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_TIOB" ref="a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a51">TC_EEVT_TIOB</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOB selected as external event. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC0" ref="a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a52">TC_EEVT_XC0</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XC0 selected as external event. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC1" ref="a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a53">TC_EEVT_XC1</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XC1 selected as external event. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC2" ref="a54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a54">TC_EEVT_XC2</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XC2 selected as external event. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55"></a><!-- doxytag: member="at91_tc.h::TC_ENETRG" ref="a55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a55">TC_ENETRG</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event trigger enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56"></a><!-- doxytag: member="at91_tc.h::TC_ACPA" ref="a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a56">TC_ACPA</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RA compare effect on TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_SET_OUTPUT" ref="a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a57">TC_ACPA_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare sets TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_CLEAR_OUTPUT" ref="a58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a58">TC_ACPA_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare clears TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_TOGGLE_OUTPUT" ref="a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a59">TC_ACPA_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare toggles TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60"></a><!-- doxytag: member="at91_tc.h::TC_ACPC" ref="a60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a60">TC_ACPC</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RC compare effect on TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_SET_OUTPUT" ref="a61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a61">TC_ACPC_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare sets TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_CLEAR_OUTPUT" ref="a62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a62">TC_ACPC_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare clears TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_TOGGLE_OUTPUT" ref="a63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a63">TC_ACPC_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare toggles TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT" ref="a64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a64">TC_AEEVT</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks external event effect on TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_SET_OUTPUT" ref="a65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a65">TC_AEEVT_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event sets TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_CLEAR_OUTPUT" ref="a66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a66">TC_AEEVT_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event clears TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_TOGGLE_OUTPUT" ref="a67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a67">TC_AEEVT_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event toggles TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG" ref="a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a68">TC_ASWTRG</a>&nbsp;&nbsp;&nbsp;0x00C00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks software trigger effect on TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_SET_OUTPUT" ref="a69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a69">TC_ASWTRG_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger sets TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_CLEAR_OUTPUT" ref="a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a70">TC_ASWTRG_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger clears TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_TOGGLE_OUTPUT" ref="a71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a71">TC_ASWTRG_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00C00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger toggles TIOA. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72"></a><!-- doxytag: member="at91_tc.h::TC_BCPB" ref="a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a72">TC_BCPB</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RB compare effect on TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_SET_OUTPUT" ref="a73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a73">TC_BCPB_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare sets TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a74"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_CLEAR_OUTPUT" ref="a74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a74">TC_BCPB_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare clears TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a75"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_TOGGLE_OUTPUT" ref="a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a75">TC_BCPB_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare toggles TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a76"></a><!-- doxytag: member="at91_tc.h::TC_BCPC" ref="a76" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a76">TC_BCPC</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RC compare effect on TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_SET_OUTPUT" ref="a77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a77">TC_BCPC_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare sets TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a78"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_CLEAR_OUTPUT" ref="a78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a78">TC_BCPC_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare clears TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_TOGGLE_OUTPUT" ref="a79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a79">TC_BCPC_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare toggles TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a80"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT" ref="a80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a80">TC_BEEVT</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks external event effect on TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_SET_OUTPUT" ref="a81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a81">TC_BEEVT_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event sets TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a82"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_CLEAR_OUTPUT" ref="a82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a82">TC_BEEVT_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event clears TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a83"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_TOGGLE_OUTPUT" ref="a83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a83">TC_BEEVT_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event toggles TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a84"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG" ref="a84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a84">TC_BSWTRG</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks software trigger effect on TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a85"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_SET_OUTPUT" ref="a85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a85">TC_BSWTRG_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger sets TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a86"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_CLEAR_OUTPUT" ref="a86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a86">TC_BSWTRG_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger clears TIOB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a87"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_TOGGLE_OUTPUT" ref="a87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a87">TC_BSWTRG_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger toggles TIOB. <br></td></tr>
<tr><td colspan="2"><br><h2>Counter Value Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a88"></a><!-- doxytag: member="at91_tc.h::TC0_CV" ref="a88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a88">TC0_CV</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x10)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter 0 value. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a89"></a><!-- doxytag: member="at91_tc.h::TC1_CV" ref="a89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a89">TC1_CV</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x50)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter 1 value. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a90"></a><!-- doxytag: member="at91_tc.h::TC2_CV" ref="a90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a90">TC2_CV</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x90)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter 2 value. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Register A</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a91"></a><!-- doxytag: member="at91_tc.h::TC0_RA" ref="a91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a91">TC0_RA</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x14)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 register A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a92"></a><!-- doxytag: member="at91_tc.h::TC1_RA" ref="a92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a92">TC1_RA</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x54)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 register A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a93"></a><!-- doxytag: member="at91_tc.h::TC2_RA" ref="a93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a93">TC2_RA</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x94)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 register A. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Register B</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a94"></a><!-- doxytag: member="at91_tc.h::TC0_RB" ref="a94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a94">TC0_RB</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x18)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 register B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a95"></a><!-- doxytag: member="at91_tc.h::TC1_RB" ref="a95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a95">TC1_RB</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x58)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 register B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a96"></a><!-- doxytag: member="at91_tc.h::TC2_RB" ref="a96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a96">TC2_RB</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x98)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 register B. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Register C</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a97"></a><!-- doxytag: member="at91_tc.h::TC0_RC" ref="a97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a97">TC0_RC</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x1C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 register C. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a98"></a><!-- doxytag: member="at91_tc.h::TC1_RC" ref="a98" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a98">TC1_RC</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x5C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 register C. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a99"></a><!-- doxytag: member="at91_tc.h::TC2_RC" ref="a99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a99">TC2_RC</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x9C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 register C. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Status and Interrupt Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a100"></a><!-- doxytag: member="at91_tc.h::TC0_SR" ref="a100" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a100">TC0_SR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x20)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a101"></a><!-- doxytag: member="at91_tc.h::TC1_SR" ref="a101" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a101">TC1_SR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x60)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a102"></a><!-- doxytag: member="at91_tc.h::TC2_SR" ref="a102" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a102">TC2_SR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a103"></a><!-- doxytag: member="at91_tc.h::TC0_IER" ref="a103" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a103">TC0_IER</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x24)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt enable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a104"></a><!-- doxytag: member="at91_tc.h::TC1_IER" ref="a104" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a104">TC1_IER</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x64)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt enable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a105"></a><!-- doxytag: member="at91_tc.h::TC2_IER" ref="a105" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a105">TC2_IER</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 interrupt enable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a106"></a><!-- doxytag: member="at91_tc.h::TC0_IDR" ref="a106" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a106">TC0_IDR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x28)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a107"></a><!-- doxytag: member="at91_tc.h::TC1_IDR" ref="a107" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a107">TC1_IDR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x68)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a108"></a><!-- doxytag: member="at91_tc.h::TC2_IDR" ref="a108" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a108">TC2_IDR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 interrupt disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a109"></a><!-- doxytag: member="at91_tc.h::TC0_IMR" ref="a109" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a109">TC0_IMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x2C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt mask register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a110"></a><!-- doxytag: member="at91_tc.h::TC1_IMR" ref="a110" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a110">TC1_IMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x6C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt mask register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a111"></a><!-- doxytag: member="at91_tc.h::TC2_IMR" ref="a111" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a111">TC2_IMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xAC)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 interrupt mask register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a112"></a><!-- doxytag: member="at91_tc.h::TC_COVFS" ref="a112" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a112">TC_COVFS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter overflow flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a113"></a><!-- doxytag: member="at91_tc.h::TC_LOVRS" ref="a113" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a113">TC_LOVRS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load overrun flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a114"></a><!-- doxytag: member="at91_tc.h::TC_CPAS" ref="a114" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a114">TC_CPAS</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a115"></a><!-- doxytag: member="at91_tc.h::TC_CPBS" ref="a115" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a115">TC_CPBS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a116"></a><!-- doxytag: member="at91_tc.h::TC_CPCS" ref="a116" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a116">TC_CPCS</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a117"></a><!-- doxytag: member="at91_tc.h::TC_LDRAS" ref="a117" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a117">TC_LDRAS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA loading flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a118"></a><!-- doxytag: member="at91_tc.h::TC_LDRBS" ref="a118" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a118">TC_LDRBS</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB loading flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a119"></a><!-- doxytag: member="at91_tc.h::TC_ETRGS" ref="a119" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a119">TC_ETRGS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External trigger flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a120"></a><!-- doxytag: member="at91_tc.h::TC_CLKSTA" ref="a120" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a120">TC_CLKSTA</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock enable flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a121"></a><!-- doxytag: member="at91_tc.h::TC_MTIOA" ref="a121" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a121">TC_MTIOA</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOA flag. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a122"></a><!-- doxytag: member="at91_tc.h::TC_MTIOB" ref="a122" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a122">TC_MTIOB</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOB flag. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Block Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a123"></a><!-- doxytag: member="at91_tc.h::TC_BCR" ref="a123" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a123">TC_BCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xC0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a124"></a><!-- doxytag: member="at91_tc.h::TC_SYNC" ref="a124" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a124">TC_SYNC</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronisation trigger. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Block Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a125"></a><!-- doxytag: member="at91_tc.h::TC_BMR" ref="a125" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a125">TC_BMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xC4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a126"></a><!-- doxytag: member="at91_tc.h::TC_TC0XC0S" ref="a126" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a126">TC_TC0XC0S</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock signal 0 selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a127"></a><!-- doxytag: member="at91_tc.h::TC_TCLK0XC0" ref="a127" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a127">TC_TCLK0XC0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TCLK0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a128"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC0" ref="a128" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a128">TC_NONEXC0</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None selected. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a129"></a><!-- doxytag: member="at91_tc.h::TC_TIOA1XC0" ref="a129" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a129">TC_TIOA1XC0</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a130"></a><!-- doxytag: member="at91_tc.h::TC_TIOA2XC0" ref="a130" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a130">TC_TIOA2XC0</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a131"></a><!-- doxytag: member="at91_tc.h::TC_TC1XC1S" ref="a131" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a131">TC_TC1XC1S</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock signal 1 selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a132"></a><!-- doxytag: member="at91_tc.h::TC_TCLK1XC1" ref="a132" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a132">TC_TCLK1XC1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TCLK1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a133"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC1" ref="a133" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a133">TC_NONEXC1</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None selected. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a134"></a><!-- doxytag: member="at91_tc.h::TC_TIOA0XC1" ref="a134" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a134">TC_TIOA0XC1</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a135"></a><!-- doxytag: member="at91_tc.h::TC_TIOA2XC1" ref="a135" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a135">TC_TIOA2XC1</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a136"></a><!-- doxytag: member="at91_tc.h::TC_TC2XC2S" ref="a136" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a136">TC_TC2XC2S</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock signal 2 selection mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a137"></a><!-- doxytag: member="at91_tc.h::TC_TCLK2XC2" ref="a137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a137">TC_TCLK2XC2</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TCLK2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a138"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC2" ref="a138" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a138">TC_NONEXC2</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None selected. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a139"></a><!-- doxytag: member="at91_tc.h::TC_TIOA0XC2" ref="a139" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a139">TC_TIOA0XC2</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a140"></a><!-- doxytag: member="at91_tc.h::TC_TIOA1XC2" ref="a140" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a140">TC_TIOA1XC2</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA1. <br></td></tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
