// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_1_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        srcImg_V_val_0_V_dout,
        srcImg_V_val_0_V_empty_n,
        srcImg_V_val_0_V_read,
        srcImg_V_val_1_V_dout,
        srcImg_V_val_1_V_empty_n,
        srcImg_V_val_1_V_read,
        srcImg_V_val_2_V_dout,
        srcImg_V_val_2_V_empty_n,
        srcImg_V_val_2_V_read,
        height,
        width,
        passthruStartX,
        passthruStartY,
        passthruEndX,
        passthruEndY,
        enableInput,
        patternId,
        motionSpeed,
        colorFormat,
        outImg_V_val_0_V_din,
        outImg_V_val_0_V_full_n,
        outImg_V_val_0_V_write,
        outImg_V_val_1_V_din,
        outImg_V_val_1_V_full_n,
        outImg_V_val_1_V_write,
        outImg_V_val_2_V_din,
        outImg_V_val_2_V_full_n,
        outImg_V_val_2_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state10 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] srcImg_V_val_0_V_dout;
input   srcImg_V_val_0_V_empty_n;
output   srcImg_V_val_0_V_read;
input  [7:0] srcImg_V_val_1_V_dout;
input   srcImg_V_val_1_V_empty_n;
output   srcImg_V_val_1_V_read;
input  [7:0] srcImg_V_val_2_V_dout;
input   srcImg_V_val_2_V_empty_n;
output   srcImg_V_val_2_V_read;
input  [15:0] height;
input  [15:0] width;
input  [15:0] passthruStartX;
input  [15:0] passthruStartY;
input  [15:0] passthruEndX;
input  [15:0] passthruEndY;
input  [7:0] enableInput;
input  [7:0] patternId;
input  [7:0] motionSpeed;
input  [7:0] colorFormat;
output  [7:0] outImg_V_val_0_V_din;
input   outImg_V_val_0_V_full_n;
output   outImg_V_val_0_V_write;
output  [7:0] outImg_V_val_1_V_din;
input   outImg_V_val_1_V_full_n;
output   outImg_V_val_1_V_write;
output  [7:0] outImg_V_val_2_V_din;
input   outImg_V_val_2_V_full_n;
output   outImg_V_val_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] rampStart;
reg    srcImg_V_val_0_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond2_reg_966;
reg   [0:0] ap_reg_pp0_iter2_exitcond2_reg_966;
wire   [0:0] tmp_fu_645_p2;
reg    srcImg_V_val_1_V_blk_n;
reg    srcImg_V_val_2_V_blk_n;
reg    outImg_V_val_0_V_blk_n;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_reg_pp0_iter5_exitcond2_reg_966;
reg    outImg_V_val_1_V_blk_n;
reg    outImg_V_val_2_V_blk_n;
reg   [15:0] x_reg_328;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    srcImg_V_val_0_V0_status;
reg    ap_predicate_op95_read_state6;
reg    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    outImg_V_val_0_V1_status;
reg    ap_block_state9_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] tmp_val_2_V_4_reg_498;
reg   [7:0] tmp_val_1_V_4_reg_513;
reg   [7:0] tmp_val_0_V_4_reg_528;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_reg_pp0_iter3_exitcond2_reg_966;
wire   [7:0] patternId_read_read_fu_246_p2;
reg    ap_block_state1;
wire   [0:0] exitcond1_fu_651_p2;
wire    ap_CS_fsm_state2;
wire   [15:0] y_2_fu_656_p2;
reg   [15:0] y_2_reg_951;
wire   [0:0] tmp_15_fu_662_p2;
reg   [0:0] tmp_15_reg_956;
wire   [0:0] tmp_16_fu_667_p2;
reg   [0:0] tmp_16_reg_961;
wire   [0:0] exitcond2_fu_687_p2;
reg   [0:0] ap_reg_pp0_iter1_exitcond2_reg_966;
reg   [0:0] ap_reg_pp0_iter4_exitcond2_reg_966;
wire   [15:0] x_2_fu_692_p2;
reg   [15:0] x_2_reg_970;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_fu_703_p2;
reg   [0:0] or_cond_reg_975;
reg   [0:0] ap_reg_pp0_iter1_or_cond_reg_975;
reg   [0:0] ap_reg_pp0_iter2_or_cond_reg_975;
reg   [0:0] ap_reg_pp0_iter3_or_cond_reg_975;
reg   [0:0] ap_reg_pp0_iter4_or_cond_reg_975;
wire   [0:0] or_cond1_fu_713_p2;
reg   [0:0] or_cond1_reg_979;
reg   [0:0] ap_reg_pp0_iter1_or_cond1_reg_979;
reg   [0:0] ap_reg_pp0_iter2_or_cond1_reg_979;
reg   [0:0] ap_reg_pp0_iter3_or_cond1_reg_979;
reg   [0:0] ap_reg_pp0_iter4_or_cond1_reg_979;
reg   [7:0] outpix_val_0_V_5_reg_986;
reg   [7:0] outpix_val_1_V_29_reg_991;
reg   [7:0] outpix_val_2_V_27_reg_996;
reg   [7:0] outpix_val_0_V_6_reg_1001;
reg   [7:0] outpix_val_1_V_21_reg_1007;
reg   [7:0] outpix_val_2_V_20_reg_1013;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter5;
reg    ap_condition_pp0_exit_iter5_state8;
wire    call_ret15_tpgPRBS_fu_543_ap_start;
wire    call_ret15_tpgPRBS_fu_543_ap_done;
wire    call_ret15_tpgPRBS_fu_543_ap_idle;
wire    call_ret15_tpgPRBS_fu_543_ap_ready;
wire   [7:0] call_ret15_tpgPRBS_fu_543_ap_return_0;
wire   [7:0] call_ret15_tpgPRBS_fu_543_ap_return_1;
wire   [7:0] call_ret15_tpgPRBS_fu_543_ap_return_2;
reg    call_ret15_tpgPRBS_fu_543_ap_ce;
reg    ap_predicate_op56_call_state4;
wire    grp_tpgPatternSolidRed_fu_556_ap_start;
wire    grp_tpgPatternSolidRed_fu_556_ap_done;
wire    grp_tpgPatternSolidRed_fu_556_ap_idle;
wire    grp_tpgPatternSolidRed_fu_556_ap_ready;
reg    grp_tpgPatternSolidRed_fu_556_ap_ce;
wire   [7:0] grp_tpgPatternSolidRed_fu_556_ap_return_0;
wire   [7:0] grp_tpgPatternSolidRed_fu_556_ap_return_1;
wire   [7:0] grp_tpgPatternSolidRed_fu_556_ap_return_2;
reg    ap_predicate_op71_call_state4;
wire    grp_tpgPatternSolidBlue_fu_565_ap_start;
wire    grp_tpgPatternSolidBlue_fu_565_ap_done;
wire    grp_tpgPatternSolidBlue_fu_565_ap_idle;
wire    grp_tpgPatternSolidBlue_fu_565_ap_ready;
reg    grp_tpgPatternSolidBlue_fu_565_ap_ce;
wire   [7:0] grp_tpgPatternSolidBlue_fu_565_ap_return_0;
wire   [7:0] grp_tpgPatternSolidBlue_fu_565_ap_return_1;
wire   [7:0] grp_tpgPatternSolidBlue_fu_565_ap_return_2;
reg    ap_predicate_op69_call_state4;
wire    grp_tpgPatternSolidGreen_fu_574_ap_start;
wire    grp_tpgPatternSolidGreen_fu_574_ap_done;
wire    grp_tpgPatternSolidGreen_fu_574_ap_idle;
wire    grp_tpgPatternSolidGreen_fu_574_ap_ready;
reg    grp_tpgPatternSolidGreen_fu_574_ap_ce;
wire   [7:0] grp_tpgPatternSolidGreen_fu_574_ap_return_0;
wire   [7:0] grp_tpgPatternSolidGreen_fu_574_ap_return_1;
wire   [7:0] grp_tpgPatternSolidGreen_fu_574_ap_return_2;
reg    ap_predicate_op70_call_state4;
wire    grp_tpgPatternSolidWhite_fu_583_ap_start;
wire    grp_tpgPatternSolidWhite_fu_583_ap_done;
wire    grp_tpgPatternSolidWhite_fu_583_ap_idle;
wire    grp_tpgPatternSolidWhite_fu_583_ap_ready;
reg    grp_tpgPatternSolidWhite_fu_583_ap_ce;
wire   [7:0] grp_tpgPatternSolidWhite_fu_583_ap_return_0;
wire   [7:0] grp_tpgPatternSolidWhite_fu_583_ap_return_1;
reg    ap_predicate_op67_call_state4;
wire    grp_tpgPatternSolidBlack_fu_592_ap_start;
wire    grp_tpgPatternSolidBlack_fu_592_ap_done;
wire    grp_tpgPatternSolidBlack_fu_592_ap_idle;
wire    grp_tpgPatternSolidBlack_fu_592_ap_ready;
reg    grp_tpgPatternSolidBlack_fu_592_ap_ce;
wire   [7:0] grp_tpgPatternSolidBlack_fu_592_ap_return_0;
wire   [7:0] grp_tpgPatternSolidBlack_fu_592_ap_return_1;
reg    ap_predicate_op53_call_state4;
reg    ap_predicate_op54_call_state4;
reg    ap_predicate_op55_call_state4;
reg    ap_predicate_op60_call_state4;
reg    ap_predicate_op61_call_state4;
reg    ap_predicate_op62_call_state4;
reg    ap_predicate_op63_call_state4;
reg    ap_predicate_op64_call_state4;
reg    ap_predicate_op65_call_state4;
reg    ap_predicate_op66_call_state4;
reg    ap_predicate_op68_call_state4;
reg    ap_predicate_op72_call_state4;
reg    ap_predicate_op73_call_state4;
reg    ap_predicate_op74_call_state4;
reg   [15:0] y_reg_317;
wire    ap_CS_fsm_state10;
reg   [15:0] ap_phi_mux_x_phi_fu_332_p4;
reg   [7:0] ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_340;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_340;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_340;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_340;
reg   [7:0] ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_387;
reg   [7:0] ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_434;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_434;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_434;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_434;
reg   [7:0] ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6;
wire   [7:0] ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498;
wire   [7:0] pix_val_V_2_2_outpix_fu_822_p3;
reg   [7:0] ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6;
wire   [7:0] ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513;
wire   [7:0] pix_val_V_1_2_outpix_fu_829_p3;
reg   [7:0] ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6;
wire   [7:0] ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528;
wire   [7:0] pix_val_V_0_2_outpix_fu_836_p3;
reg    ap_reg_call_ret15_tpgPRBS_fu_543_ap_start;
reg    ap_predicate_op56_call_state4_state3;
reg    ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start;
reg    ap_predicate_op71_call_state4_state3;
reg    ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start;
reg    ap_predicate_op69_call_state4_state3;
reg    ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start;
reg    ap_predicate_op70_call_state4_state3;
reg    ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start;
reg    ap_predicate_op67_call_state4_state3;
reg    ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start;
reg    ap_predicate_op53_call_state4_state3;
reg    ap_predicate_op54_call_state4_state3;
reg    ap_predicate_op55_call_state4_state3;
reg    ap_predicate_op60_call_state4_state3;
reg    ap_predicate_op61_call_state4_state3;
reg    ap_predicate_op62_call_state4_state3;
reg    ap_predicate_op63_call_state4_state3;
reg    ap_predicate_op64_call_state4_state3;
reg    ap_predicate_op65_call_state4_state3;
reg    ap_predicate_op66_call_state4_state3;
reg    ap_predicate_op68_call_state4_state3;
reg    ap_predicate_op72_call_state4_state3;
reg    ap_predicate_op73_call_state4_state3;
reg    ap_predicate_op74_call_state4_state3;
reg    srcImg_V_val_0_V0_update;
reg    outImg_V_val_0_V1_update;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_s_fu_676_p2;
reg   [7:0] tmp_val_0_V_fu_210;
reg   [7:0] tmp_val_1_V_fu_214;
reg   [7:0] tmp_val_2_V_fu_218;
reg   [7:0] outpix_val_0_V_fu_222;
reg   [7:0] outpix_val_1_V_fu_226;
reg   [7:0] outpix_val_2_V_fu_230;
wire   [0:0] tmp_17_fu_698_p2;
wire   [0:0] tmp_18_fu_708_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 rampStart = 8'd0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_reg_call_ret15_tpgPRBS_fu_543_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start = 1'b0;
end

design_1_v_tpg_0_1_tpgPRBS call_ret15_tpgPRBS_fu_543(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret15_tpgPRBS_fu_543_ap_start),
    .ap_done(call_ret15_tpgPRBS_fu_543_ap_done),
    .ap_idle(call_ret15_tpgPRBS_fu_543_ap_idle),
    .ap_ready(call_ret15_tpgPRBS_fu_543_ap_ready),
    .x(x_reg_328),
    .color(colorFormat),
    .ap_return_0(call_ret15_tpgPRBS_fu_543_ap_return_0),
    .ap_return_1(call_ret15_tpgPRBS_fu_543_ap_return_1),
    .ap_return_2(call_ret15_tpgPRBS_fu_543_ap_return_2),
    .ap_ce(call_ret15_tpgPRBS_fu_543_ap_ce)
);

design_1_v_tpg_0_1_tpgPatternSolidRed grp_tpgPatternSolidRed_fu_556(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidRed_fu_556_ap_start),
    .ap_done(grp_tpgPatternSolidRed_fu_556_ap_done),
    .ap_idle(grp_tpgPatternSolidRed_fu_556_ap_idle),
    .ap_ready(grp_tpgPatternSolidRed_fu_556_ap_ready),
    .ap_ce(grp_tpgPatternSolidRed_fu_556_ap_ce),
    .x(x_reg_328),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidRed_fu_556_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidRed_fu_556_ap_return_1),
    .ap_return_2(grp_tpgPatternSolidRed_fu_556_ap_return_2)
);

design_1_v_tpg_0_1_tpgPatternSolidBlue grp_tpgPatternSolidBlue_fu_565(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidBlue_fu_565_ap_start),
    .ap_done(grp_tpgPatternSolidBlue_fu_565_ap_done),
    .ap_idle(grp_tpgPatternSolidBlue_fu_565_ap_idle),
    .ap_ready(grp_tpgPatternSolidBlue_fu_565_ap_ready),
    .ap_ce(grp_tpgPatternSolidBlue_fu_565_ap_ce),
    .x(x_reg_328),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidBlue_fu_565_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidBlue_fu_565_ap_return_1),
    .ap_return_2(grp_tpgPatternSolidBlue_fu_565_ap_return_2)
);

design_1_v_tpg_0_1_tpgPatternSolidGreen grp_tpgPatternSolidGreen_fu_574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidGreen_fu_574_ap_start),
    .ap_done(grp_tpgPatternSolidGreen_fu_574_ap_done),
    .ap_idle(grp_tpgPatternSolidGreen_fu_574_ap_idle),
    .ap_ready(grp_tpgPatternSolidGreen_fu_574_ap_ready),
    .ap_ce(grp_tpgPatternSolidGreen_fu_574_ap_ce),
    .x(x_reg_328),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidGreen_fu_574_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidGreen_fu_574_ap_return_1),
    .ap_return_2(grp_tpgPatternSolidGreen_fu_574_ap_return_2)
);

design_1_v_tpg_0_1_tpgPatternSolidWhite grp_tpgPatternSolidWhite_fu_583(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidWhite_fu_583_ap_start),
    .ap_done(grp_tpgPatternSolidWhite_fu_583_ap_done),
    .ap_idle(grp_tpgPatternSolidWhite_fu_583_ap_idle),
    .ap_ready(grp_tpgPatternSolidWhite_fu_583_ap_ready),
    .ap_ce(grp_tpgPatternSolidWhite_fu_583_ap_ce),
    .x(x_reg_328),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidWhite_fu_583_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidWhite_fu_583_ap_return_1)
);

design_1_v_tpg_0_1_tpgPatternSolidBlack grp_tpgPatternSolidBlack_fu_592(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidBlack_fu_592_ap_start),
    .ap_done(grp_tpgPatternSolidBlack_fu_592_ap_done),
    .ap_idle(grp_tpgPatternSolidBlack_fu_592_ap_idle),
    .ap_ready(grp_tpgPatternSolidBlack_fu_592_ap_ready),
    .ap_ce(grp_tpgPatternSolidBlack_fu_592_ap_ce),
    .x(x_reg_328),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidBlack_fu_592_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidBlack_fu_592_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond1_fu_651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond1_fu_651_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter5_state8)) | ((exitcond1_fu_651_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter5_state8))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter4;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((exitcond1_fu_651_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_call_ret15_tpgPRBS_fu_543_ap_start <= 1'b0;
    end else begin
        if (((ap_predicate_op56_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_reg_call_ret15_tpgPRBS_fu_543_ap_start <= 1'b1;
        end else if ((call_ret15_tpgPRBS_fu_543_ap_ready == 1'b1)) begin
            ap_reg_call_ret15_tpgPRBS_fu_543_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start <= 1'b0;
    end else begin
        if ((((ap_predicate_op74_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op73_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op72_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op68_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op66_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op65_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op64_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op63_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op62_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op61_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op60_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op55_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op54_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op53_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start <= 1'b1;
        end else if ((grp_tpgPatternSolidBlack_fu_592_ap_ready == 1'b1)) begin
            ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start <= 1'b0;
    end else begin
        if (((ap_predicate_op69_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start <= 1'b1;
        end else if ((grp_tpgPatternSolidBlue_fu_565_ap_ready == 1'b1)) begin
            ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start <= 1'b0;
    end else begin
        if (((ap_predicate_op70_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start <= 1'b1;
        end else if ((grp_tpgPatternSolidGreen_fu_574_ap_ready == 1'b1)) begin
            ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start <= 1'b0;
    end else begin
        if (((ap_predicate_op71_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start <= 1'b1;
        end else if ((grp_tpgPatternSolidRed_fu_556_ap_ready == 1'b1)) begin
            ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start <= 1'b0;
    end else begin
        if (((ap_predicate_op67_call_state4_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start <= 1'b1;
        end else if ((grp_tpgPatternSolidWhite_fu_583_ap_ready == 1'b1)) begin
            ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_966 == 1'd0) & (patternId == 8'd16))) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434 <= outpix_val_0_V_5_reg_986;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_434;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_966 == 1'd0) & (patternId == 8'd16))) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387 <= outpix_val_1_V_29_reg_991;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_387;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_966 == 1'd0) & (patternId == 8'd16))) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340 <= outpix_val_2_V_27_reg_996;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_340;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (patternId_read_read_fu_246_p2 == 8'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= outpix_val_0_V_fu_222;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= grp_tpgPatternSolidRed_fu_556_ap_return_0;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= grp_tpgPatternSolidGreen_fu_574_ap_return_0;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= grp_tpgPatternSolidBlue_fu_565_ap_return_0;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= 8'd255;
    end else if ((((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_434;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (patternId_read_read_fu_246_p2 == 8'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= outpix_val_1_V_fu_226;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidRed_fu_556_ap_return_1;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidGreen_fu_574_ap_return_1;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidBlue_fu_565_ap_return_1;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidWhite_fu_583_ap_return_0;
    end else if ((((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidBlack_fu_592_ap_return_0;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_387;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (patternId_read_read_fu_246_p2 == 8'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= outpix_val_2_V_fu_230;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidRed_fu_556_ap_return_2;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidGreen_fu_574_ap_return_2;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidBlue_fu_565_ap_return_2;
    end else if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidWhite_fu_583_ap_return_1;
    end else if ((((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidBlack_fu_592_ap_return_1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_340;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_0_V_4_reg_528 <= pix_val_V_0_2_outpix_fu_836_p3;
    end else if ((((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_fu_645_p2 == 1'd1) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tmp_val_0_V_4_reg_528 <= ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_0_V_4_reg_528 <= ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_1_V_4_reg_513 <= pix_val_V_1_2_outpix_fu_829_p3;
    end else if ((((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_fu_645_p2 == 1'd1) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tmp_val_1_V_4_reg_513 <= ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_1_V_4_reg_513 <= ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_2_V_4_reg_498 <= pix_val_V_2_2_outpix_fu_822_p3;
    end else if ((((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_fu_645_p2 == 1'd1) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tmp_val_2_V_4_reg_498 <= ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_2_V_4_reg_498 <= ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_966 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_reg_328 <= x_2_reg_970;
    end else if (((exitcond1_fu_651_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x_reg_328 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        y_reg_317 <= y_2_reg_951;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_reg_317 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_434;
        ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_387;
        ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_340;
        x_2_reg_970 <= x_2_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_434;
        ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_387;
        ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_340;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434;
        ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387;
        ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_exitcond2_reg_966 <= exitcond2_reg_966;
        ap_reg_pp0_iter1_or_cond1_reg_979 <= or_cond1_reg_979;
        ap_reg_pp0_iter1_or_cond_reg_975 <= or_cond_reg_975;
        exitcond2_reg_966 <= exitcond2_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_exitcond2_reg_966 <= ap_reg_pp0_iter1_exitcond2_reg_966;
        ap_reg_pp0_iter2_or_cond1_reg_979 <= ap_reg_pp0_iter1_or_cond1_reg_979;
        ap_reg_pp0_iter2_or_cond_reg_975 <= ap_reg_pp0_iter1_or_cond_reg_975;
        ap_reg_pp0_iter3_exitcond2_reg_966 <= ap_reg_pp0_iter2_exitcond2_reg_966;
        ap_reg_pp0_iter3_or_cond1_reg_979 <= ap_reg_pp0_iter2_or_cond1_reg_979;
        ap_reg_pp0_iter3_or_cond_reg_975 <= ap_reg_pp0_iter2_or_cond_reg_975;
        ap_reg_pp0_iter4_exitcond2_reg_966 <= ap_reg_pp0_iter3_exitcond2_reg_966;
        ap_reg_pp0_iter4_or_cond1_reg_979 <= ap_reg_pp0_iter3_or_cond1_reg_979;
        ap_reg_pp0_iter4_or_cond_reg_975 <= ap_reg_pp0_iter3_or_cond_reg_975;
        ap_reg_pp0_iter5_exitcond2_reg_966 <= ap_reg_pp0_iter4_exitcond2_reg_966;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_645_p2 == 1'd0) & (or_cond_fu_703_p2 == 1'd0) & (exitcond2_fu_687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond1_reg_979 <= or_cond1_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_645_p2 == 1'd0) & (exitcond2_fu_687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_reg_975 <= or_cond_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_966 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_5_reg_986 <= call_ret15_tpgPRBS_fu_543_ap_return_0;
        outpix_val_1_V_29_reg_991 <= call_ret15_tpgPRBS_fu_543_ap_return_1;
        outpix_val_2_V_27_reg_996 <= call_ret15_tpgPRBS_fu_543_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_6_reg_1001 <= outpix_val_0_V_fu_222;
        outpix_val_1_V_21_reg_1007 <= outpix_val_1_V_fu_226;
        outpix_val_2_V_20_reg_1013 <= outpix_val_2_V_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op95_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_fu_222 <= srcImg_V_val_0_V_dout;
        outpix_val_1_V_fu_226 <= srcImg_V_val_1_V_dout;
        outpix_val_2_V_fu_230 <= srcImg_V_val_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampStart <= tmp_s_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_651_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_15_reg_956 <= tmp_15_fu_662_p2;
        tmp_16_reg_961 <= tmp_16_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_0_V_fu_210 <= ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6;
        tmp_val_1_V_fu_214 <= ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6;
        tmp_val_2_V_fu_218 <= ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_2_reg_951 <= y_2_fu_656_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_condition_pp0_exit_iter5_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter5_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_fu_651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(patternId_read_read_fu_246_p2 == 8'd0) & ~(patternId == 8'd4) & ~(patternId == 8'd5) & ~(patternId == 8'd6) & ~(patternId == 8'd8) & ~(patternId == 8'd16) & ~(patternId == 8'd1) & ~(patternId == 8'd2) & ~(patternId == 8'd3) & ~(patternId == 8'd7) & ~(patternId == 8'd9) & ~(patternId == 8'd10) & ~(patternId == 8'd11) & ~(patternId == 8'd12) & ~(patternId == 8'd13) & ~(patternId == 8'd14) & ~(patternId == 8'd15) & ~(patternId == 8'd17) & ~(patternId == 8'd18) & ~(patternId == 8'd19) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42 = tmp_val_0_V_fu_210;
    end else begin
        ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42 = ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434;
    end
end

always @ (*) begin
    if ((~(patternId_read_read_fu_246_p2 == 8'd0) & ~(patternId == 8'd4) & ~(patternId == 8'd5) & ~(patternId == 8'd6) & ~(patternId == 8'd8) & ~(patternId == 8'd16) & ~(patternId == 8'd1) & ~(patternId == 8'd2) & ~(patternId == 8'd3) & ~(patternId == 8'd7) & ~(patternId == 8'd9) & ~(patternId == 8'd10) & ~(patternId == 8'd11) & ~(patternId == 8'd12) & ~(patternId == 8'd13) & ~(patternId == 8'd14) & ~(patternId == 8'd15) & ~(patternId == 8'd17) & ~(patternId == 8'd18) & ~(patternId == 8'd19) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42 = tmp_val_1_V_fu_214;
    end else begin
        ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42 = ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387;
    end
end

always @ (*) begin
    if ((~(patternId_read_read_fu_246_p2 == 8'd0) & ~(patternId == 8'd4) & ~(patternId == 8'd5) & ~(patternId == 8'd6) & ~(patternId == 8'd8) & ~(patternId == 8'd16) & ~(patternId == 8'd1) & ~(patternId == 8'd2) & ~(patternId == 8'd3) & ~(patternId == 8'd7) & ~(patternId == 8'd9) & ~(patternId == 8'd10) & ~(patternId == 8'd11) & ~(patternId == 8'd12) & ~(patternId == 8'd13) & ~(patternId == 8'd14) & ~(patternId == 8'd15) & ~(patternId == 8'd17) & ~(patternId == 8'd18) & ~(patternId == 8'd19) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42 = tmp_val_2_V_fu_218;
    end else begin
        ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42 = ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340;
    end
end

always @ (*) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6 = pix_val_V_0_2_outpix_fu_836_p3;
    end else if ((((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((tmp_fu_645_p2 == 1'd1) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6 = ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42;
    end else begin
        ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6 = ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528;
    end
end

always @ (*) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6 = pix_val_V_1_2_outpix_fu_829_p3;
    end else if ((((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((tmp_fu_645_p2 == 1'd1) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6 = ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42;
    end else begin
        ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6 = ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513;
    end
end

always @ (*) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6 = pix_val_V_2_2_outpix_fu_822_p3;
    end else if ((((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_reg_pp0_iter4_or_cond_reg_975 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((tmp_fu_645_p2 == 1'd1) & (ap_reg_pp0_iter4_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6 = ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42;
    end else begin
        ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6 = ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498;
    end
end

always @ (*) begin
    if (((exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_x_phi_fu_332_p4 = x_2_reg_970;
    end else begin
        ap_phi_mux_x_phi_fu_332_p4 = x_reg_328;
    end
end

always @ (*) begin
    if (((exitcond1_fu_651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op56_call_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        call_ret15_tpgPRBS_fu_543_ap_ce = 1'b1;
    end else begin
        call_ret15_tpgPRBS_fu_543_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_tpgPatternSolidBlack_fu_592_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidBlack_fu_592_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_tpgPatternSolidBlue_fu_565_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidBlue_fu_565_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_tpgPatternSolidGreen_fu_574_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidGreen_fu_574_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_tpgPatternSolidRed_fu_556_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidRed_fu_556_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_tpgPatternSolidWhite_fu_583_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidWhite_fu_583_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outImg_V_val_0_V1_update = 1'b1;
    end else begin
        outImg_V_val_0_V1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outImg_V_val_0_V_blk_n = outImg_V_val_0_V_full_n;
    end else begin
        outImg_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outImg_V_val_1_V_blk_n = outImg_V_val_1_V_full_n;
    end else begin
        outImg_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outImg_V_val_2_V_blk_n = outImg_V_val_2_V_full_n;
    end else begin
        outImg_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op95_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcImg_V_val_0_V0_update = 1'b1;
    end else begin
        srcImg_V_val_0_V0_update = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter2_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        srcImg_V_val_0_V_blk_n = srcImg_V_val_0_V_empty_n;
    end else begin
        srcImg_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter2_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        srcImg_V_val_1_V_blk_n = srcImg_V_val_1_V_empty_n;
    end else begin
        srcImg_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter2_exitcond2_reg_966 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        srcImg_V_val_2_V_blk_n = srcImg_V_val_2_V_empty_n;
    end else begin
        srcImg_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_fu_651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (outImg_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((srcImg_V_val_0_V0_status == 1'b0) & (ap_predicate_op95_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (outImg_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((srcImg_V_val_0_V0_status == 1'b0) & (ap_predicate_op95_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (outImg_V_val_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((srcImg_V_val_0_V0_status == 1'b0) & (ap_predicate_op95_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter3 = ((srcImg_V_val_0_V0_status == 1'b0) & (ap_predicate_op95_read_state6 == 1'b1));
end

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6 = ((ap_reg_pp0_iter5_exitcond2_reg_966 == 1'd0) & (outImg_V_val_0_V1_status == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_434 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_387 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_340 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498 = 'bx;

always @ (*) begin
    ap_predicate_op53_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op53_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op54_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd18));
end

always @ (*) begin
    ap_predicate_op54_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd18));
end

always @ (*) begin
    ap_predicate_op55_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd17));
end

always @ (*) begin
    ap_predicate_op55_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd17));
end

always @ (*) begin
    ap_predicate_op56_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd16));
end

always @ (*) begin
    ap_predicate_op56_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd16));
end

always @ (*) begin
    ap_predicate_op60_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd15));
end

always @ (*) begin
    ap_predicate_op60_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd15));
end

always @ (*) begin
    ap_predicate_op61_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd14));
end

always @ (*) begin
    ap_predicate_op61_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd14));
end

always @ (*) begin
    ap_predicate_op62_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd13));
end

always @ (*) begin
    ap_predicate_op62_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd13));
end

always @ (*) begin
    ap_predicate_op63_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op63_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op64_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd11));
end

always @ (*) begin
    ap_predicate_op64_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd11));
end

always @ (*) begin
    ap_predicate_op65_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd10));
end

always @ (*) begin
    ap_predicate_op65_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd10));
end

always @ (*) begin
    ap_predicate_op66_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_predicate_op66_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_predicate_op67_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd8));
end

always @ (*) begin
    ap_predicate_op67_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd8));
end

always @ (*) begin
    ap_predicate_op68_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd7));
end

always @ (*) begin
    ap_predicate_op68_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd7));
end

always @ (*) begin
    ap_predicate_op69_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd6));
end

always @ (*) begin
    ap_predicate_op69_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd6));
end

always @ (*) begin
    ap_predicate_op70_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd5));
end

always @ (*) begin
    ap_predicate_op70_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd5));
end

always @ (*) begin
    ap_predicate_op71_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd4));
end

always @ (*) begin
    ap_predicate_op71_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd4));
end

always @ (*) begin
    ap_predicate_op72_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd3));
end

always @ (*) begin
    ap_predicate_op72_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd3));
end

always @ (*) begin
    ap_predicate_op73_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd2));
end

always @ (*) begin
    ap_predicate_op73_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd2));
end

always @ (*) begin
    ap_predicate_op74_call_state4 = ((exitcond2_reg_966 == 1'd0) & (patternId == 8'd1));
end

always @ (*) begin
    ap_predicate_op74_call_state4_state3 = ((exitcond2_fu_687_p2 == 1'd0) & (patternId == 8'd1));
end

always @ (*) begin
    ap_predicate_op95_read_state6 = ((tmp_fu_645_p2 == 1'd0) & (ap_reg_pp0_iter2_exitcond2_reg_966 == 1'd0));
end

assign call_ret15_tpgPRBS_fu_543_ap_start = ap_reg_call_ret15_tpgPRBS_fu_543_ap_start;

assign exitcond1_fu_651_p2 = ((y_reg_317 == height) ? 1'b1 : 1'b0);

assign exitcond2_fu_687_p2 = ((ap_phi_mux_x_phi_fu_332_p4 == width) ? 1'b1 : 1'b0);

assign grp_tpgPatternSolidBlack_fu_592_ap_start = ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start;

assign grp_tpgPatternSolidBlue_fu_565_ap_start = ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start;

assign grp_tpgPatternSolidGreen_fu_574_ap_start = ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start;

assign grp_tpgPatternSolidRed_fu_556_ap_start = ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start;

assign grp_tpgPatternSolidWhite_fu_583_ap_start = ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start;

assign or_cond1_fu_713_p2 = (tmp_18_fu_708_p2 & tmp_16_reg_961);

assign or_cond_fu_703_p2 = (tmp_17_fu_698_p2 | tmp_15_reg_956);

assign outImg_V_val_0_V1_status = (outImg_V_val_2_V_full_n & outImg_V_val_1_V_full_n & outImg_V_val_0_V_full_n);

assign outImg_V_val_0_V_din = tmp_val_0_V_4_reg_528;

assign outImg_V_val_0_V_write = outImg_V_val_0_V1_update;

assign outImg_V_val_1_V_din = tmp_val_1_V_4_reg_513;

assign outImg_V_val_1_V_write = outImg_V_val_0_V1_update;

assign outImg_V_val_2_V_din = tmp_val_2_V_4_reg_498;

assign outImg_V_val_2_V_write = outImg_V_val_0_V1_update;

assign patternId_read_read_fu_246_p2 = patternId;

assign pix_val_V_0_2_outpix_fu_836_p3 = ((ap_reg_pp0_iter4_or_cond1_reg_979[0:0] === 1'b1) ? outpix_val_0_V_6_reg_1001 : ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42);

assign pix_val_V_1_2_outpix_fu_829_p3 = ((ap_reg_pp0_iter4_or_cond1_reg_979[0:0] === 1'b1) ? outpix_val_1_V_21_reg_1007 : ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42);

assign pix_val_V_2_2_outpix_fu_822_p3 = ((ap_reg_pp0_iter4_or_cond1_reg_979[0:0] === 1'b1) ? outpix_val_2_V_20_reg_1013 : ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42);

assign srcImg_V_val_0_V0_status = (srcImg_V_val_2_V_empty_n & srcImg_V_val_1_V_empty_n & srcImg_V_val_0_V_empty_n);

assign srcImg_V_val_0_V_read = srcImg_V_val_0_V0_update;

assign srcImg_V_val_1_V_read = srcImg_V_val_0_V0_update;

assign srcImg_V_val_2_V_read = srcImg_V_val_0_V0_update;

assign tmp_15_fu_662_p2 = ((y_reg_317 < passthruStartY) ? 1'b1 : 1'b0);

assign tmp_16_fu_667_p2 = ((y_reg_317 < passthruEndY) ? 1'b1 : 1'b0);

assign tmp_17_fu_698_p2 = ((ap_phi_mux_x_phi_fu_332_p4 < passthruStartX) ? 1'b1 : 1'b0);

assign tmp_18_fu_708_p2 = ((ap_phi_mux_x_phi_fu_332_p4 < passthruEndX) ? 1'b1 : 1'b0);

assign tmp_fu_645_p2 = ((enableInput == 8'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_676_p2 = (rampStart + motionSpeed);

assign x_2_fu_692_p2 = (ap_phi_mux_x_phi_fu_332_p4 + 16'd1);

assign y_2_fu_656_p2 = (y_reg_317 + 16'd1);

endmodule //design_1_v_tpg_0_1_tpgBackground
