Running: F:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/subjects/2/cpu/liushuixian/top_testhhh_isim_beh.exe -prj E:/subjects/2/cpu/liushuixian/top_testhhh_beh.prj work.top_testhhh work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/adder32/fadder.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/adder32/adder_4bit.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/mux4to1_32bit.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/adder32/adder_32bit.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/ALUCtr.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/ALU.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/mux1_2_5bit.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/mux1_2_32bit.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/ipcore_dir/memory.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/ipcore_dir/instru.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/cpudesign/RegFile.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/controunit.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/ALUwhole.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/WB.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/MEM.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/IF.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/ID.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/EX.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/Top.v" into library work
Analyzing Verilog file "E:/subjects/2/cpu/liushuixian/top_testhhh.v" into library work
Analyzing Verilog file "F:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/subjects/2/cpu/liushuixian/top_testhhh.v" Line 38: Port SEGCLK is not connected to this instance
Completed static elaboration
Compiling module mux1_2_32bit
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module instru
Compiling module IF
Compiling module controlunit
Compiling module RegFile
Compiling module ID
Compiling module fadder
Compiling module adder_4bit
Compiling module adder_32bit
Compiling module ALUCtr
Compiling module mux4to1_32bit
Compiling module ALU
Compiling module ALUwhole
Compiling module mux1_2_5bit
Compiling module EX
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module memory
Compiling module MEM
Compiling module WB
Compiling module Top
Compiling module top_testhhh
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable E:/subjects/2/cpu/liushuixian/top_testhhh_isim_beh.exe
Fuse Memory Usage: 33968 KB
Fuse CPU Usage: 765 ms
