{
  "module_name": "intel_cx0_phy_regs.h",
  "hash_id": "bb1682ed8cbaf14825a59de389012987af979875762f3d5ca66513e3c50eca82",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_cx0_phy_regs.h",
  "human_readable_source": " \n\n#ifndef __INTEL_CX0_PHY_REGS_H__\n#define __INTEL_CX0_PHY_REGS_H__\n\n#include \"i915_reg_defs.h\"\n\n#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_A\t\t0x64040\n#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_B\t\t0x64140\n#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC1\t\t0x16F240\n#define _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC2\t\t0x16F440\n#define XELPDP_PORT_M2P_MSGBUS_CTL(port, lane)\t\t_MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_A, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_B, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC2) + (lane) * 4)\n#define   XELPDP_PORT_M2P_TRANSACTION_PENDING\t\tREG_BIT(31)\n#define   XELPDP_PORT_M2P_COMMAND_TYPE_MASK\t\tREG_GENMASK(30, 27)\n#define   XELPDP_PORT_M2P_COMMAND_WRITE_UNCOMMITTED\tREG_FIELD_PREP(XELPDP_PORT_M2P_COMMAND_TYPE_MASK, 0x1)\n#define   XELPDP_PORT_M2P_COMMAND_WRITE_COMMITTED\tREG_FIELD_PREP(XELPDP_PORT_M2P_COMMAND_TYPE_MASK, 0x2)\n#define   XELPDP_PORT_M2P_COMMAND_READ\t\t\tREG_FIELD_PREP(XELPDP_PORT_M2P_COMMAND_TYPE_MASK, 0x3)\n#define   XELPDP_PORT_M2P_DATA_MASK\t\t\tREG_GENMASK(23, 16)\n#define   XELPDP_PORT_M2P_DATA(val)\t\t\tREG_FIELD_PREP(XELPDP_PORT_M2P_DATA_MASK, val)\n#define   XELPDP_PORT_M2P_TRANSACTION_RESET\t\tREG_BIT(15)\n#define   XELPDP_PORT_M2P_ADDRESS_MASK\t\t\tREG_GENMASK(11, 0)\n#define   XELPDP_PORT_M2P_ADDRESS(val)\t\t\tREG_FIELD_PREP(XELPDP_PORT_M2P_ADDRESS_MASK, val)\n#define XELPDP_PORT_P2M_MSGBUS_STATUS(port, lane)\t_MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_A, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_B, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_M2P_MSGBUS_CTL_LN0_USBC2) + (lane) * 4 + 8)\n#define   XELPDP_PORT_P2M_RESPONSE_READY\t\tREG_BIT(31)\n#define   XELPDP_PORT_P2M_COMMAND_TYPE_MASK\t\tREG_GENMASK(30, 27)\n#define   XELPDP_PORT_P2M_COMMAND_READ_ACK\t\t0x4\n#define   XELPDP_PORT_P2M_COMMAND_WRITE_ACK\t\t0x5\n#define   XELPDP_PORT_P2M_DATA_MASK\t\t\tREG_GENMASK(23, 16)\n#define   XELPDP_PORT_P2M_DATA(val)\t\t\tREG_FIELD_PREP(XELPDP_PORT_P2M_DATA_MASK, val)\n#define   XELPDP_PORT_P2M_ERROR_SET\t\t\tREG_BIT(15)\n\n#define XELPDP_MSGBUS_TIMEOUT_SLOW\t\t\t1\n#define XELPDP_MSGBUS_TIMEOUT_FAST_US\t\t\t2\n#define XELPDP_PCLK_PLL_ENABLE_TIMEOUT_US\t\t3200\n#define XELPDP_PCLK_PLL_DISABLE_TIMEOUT_US\t\t20\n#define XELPDP_PORT_BUF_SOC_READY_TIMEOUT_US\t\t100\n#define XELPDP_PORT_RESET_START_TIMEOUT_US\t\t5\n#define XELPDP_PORT_POWERDOWN_UPDATE_TIMEOUT_US\t\t100\n#define XELPDP_PORT_RESET_END_TIMEOUT\t\t\t15\n#define XELPDP_REFCLK_ENABLE_TIMEOUT_US\t\t\t1\n\n#define _XELPDP_PORT_BUF_CTL1_LN0_A\t\t\t0x64004\n#define _XELPDP_PORT_BUF_CTL1_LN0_B\t\t\t0x64104\n#define _XELPDP_PORT_BUF_CTL1_LN0_USBC1\t\t\t0x16F200\n#define _XELPDP_PORT_BUF_CTL1_LN0_USBC2\t\t\t0x16F400\n#define XELPDP_PORT_BUF_CTL1(port)\t\t\t_MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_A, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_B, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_USBC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_USBC2))\n#define   XELPDP_PORT_BUF_D2D_LINK_ENABLE\t\tREG_BIT(29)\n#define   XELPDP_PORT_BUF_D2D_LINK_STATE\t\tREG_BIT(28)\n#define   XELPDP_PORT_BUF_SOC_PHY_READY\t\t\tREG_BIT(24)\n#define   XELPDP_PORT_BUF_PORT_DATA_WIDTH_MASK\t\tREG_GENMASK(19, 18)\n#define   XELPDP_PORT_BUF_PORT_DATA_10BIT\t\tREG_FIELD_PREP(XELPDP_PORT_BUF_PORT_DATA_WIDTH_MASK, 0)\n#define   XELPDP_PORT_BUF_PORT_DATA_20BIT\t\tREG_FIELD_PREP(XELPDP_PORT_BUF_PORT_DATA_WIDTH_MASK, 1)\n#define   XELPDP_PORT_BUF_PORT_DATA_40BIT\t\tREG_FIELD_PREP(XELPDP_PORT_BUF_PORT_DATA_WIDTH_MASK, 2)\n#define   XELPDP_PORT_REVERSAL\t\t\t\tREG_BIT(16)\n#define   XELPDP_PORT_BUF_IO_SELECT_TBT\t\t\tREG_BIT(11)\n#define   XELPDP_PORT_BUF_PHY_IDLE\t\t\tREG_BIT(7)\n#define   XELPDP_TC_PHY_OWNERSHIP\t\t\tREG_BIT(6)\n#define   XELPDP_TCSS_POWER_REQUEST\t\t\tREG_BIT(5)\n#define   XELPDP_TCSS_POWER_STATE\t\t\tREG_BIT(4)\n#define   XELPDP_PORT_WIDTH_MASK\t\t\tREG_GENMASK(3, 1)\n#define   XELPDP_PORT_WIDTH(val)\t\t\tREG_FIELD_PREP(XELPDP_PORT_WIDTH_MASK, val)\n\n#define XELPDP_PORT_BUF_CTL2(port)\t\t\t_MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_A, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_B, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_USBC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_USBC2) + 4)\n\n#define   XELPDP_LANE_PIPE_RESET(lane)\t\t\t_PICK(lane, REG_BIT(31), REG_BIT(30))\n#define   XELPDP_LANE_PHY_CURRENT_STATUS(lane)\t\t_PICK(lane, REG_BIT(29), REG_BIT(28))\n#define   XELPDP_LANE_POWERDOWN_UPDATE(lane)\t\t_PICK(lane, REG_BIT(25), REG_BIT(24))\n#define   _XELPDP_LANE0_POWERDOWN_NEW_STATE_MASK\tREG_GENMASK(23, 20)\n#define   _XELPDP_LANE0_POWERDOWN_NEW_STATE(val)\tREG_FIELD_PREP(_XELPDP_LANE0_POWERDOWN_NEW_STATE_MASK, val)\n#define   _XELPDP_LANE1_POWERDOWN_NEW_STATE_MASK\tREG_GENMASK(19, 16)\n#define   _XELPDP_LANE1_POWERDOWN_NEW_STATE(val)\tREG_FIELD_PREP(_XELPDP_LANE1_POWERDOWN_NEW_STATE_MASK, val)\n#define   XELPDP_LANE_POWERDOWN_NEW_STATE(lane, val)\t_PICK(lane, \\\n\t\t\t\t\t\t\t      _XELPDP_LANE0_POWERDOWN_NEW_STATE(val), \\\n\t\t\t\t\t\t\t      _XELPDP_LANE1_POWERDOWN_NEW_STATE(val))\n#define   XELPDP_LANE_POWERDOWN_NEW_STATE_MASK\t\tREG_GENMASK(3, 0)\n#define   XELPDP_POWER_STATE_READY_MASK\t\t\tREG_GENMASK(7, 4)\n#define   XELPDP_POWER_STATE_READY(val)\t\t\tREG_FIELD_PREP(XELPDP_POWER_STATE_READY_MASK, val)\n\n#define XELPDP_PORT_BUF_CTL3(port)\t\t\t_MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_A, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_B, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_USBC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_BUF_CTL1_LN0_USBC2) + 8)\n#define   XELPDP_PLL_LANE_STAGGERING_DELAY_MASK\t\tREG_GENMASK(15, 8)\n#define   XELPDP_PLL_LANE_STAGGERING_DELAY(val)\t\tREG_FIELD_PREP(XELPDP_PLL_LANE_STAGGERING_DELAY_MASK, val)\n#define   XELPDP_POWER_STATE_ACTIVE_MASK\t\tREG_GENMASK(3, 0)\n#define   XELPDP_POWER_STATE_ACTIVE(val)\t\tREG_FIELD_PREP(XELPDP_POWER_STATE_ACTIVE_MASK, val)\n#define   CX0_P0_STATE_ACTIVE\t\t\t\t0x0\n#define   CX0_P2_STATE_READY\t\t\t\t0x2\n#define   CX0_P2PG_STATE_DISABLE\t\t\t0x9\n#define   CX0_P4PG_STATE_DISABLE\t\t\t0xC\n#define   CX0_P2_STATE_RESET\t\t\t\t0x2\n\n#define _XELPDP_PORT_CLOCK_CTL_A\t\t\t0x640E0\n#define _XELPDP_PORT_CLOCK_CTL_B\t\t\t0x641E0\n#define _XELPDP_PORT_CLOCK_CTL_USBC1\t\t\t0x16F260\n#define _XELPDP_PORT_CLOCK_CTL_USBC2\t\t\t0x16F460\n#define XELPDP_PORT_CLOCK_CTL(port)\t\t\t_MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_CLOCK_CTL_A, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_CLOCK_CTL_B, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_CLOCK_CTL_USBC1, \\\n\t\t\t\t\t\t\t\t\t\t _XELPDP_PORT_CLOCK_CTL_USBC2))\n#define   XELPDP_LANE_PCLK_PLL_REQUEST(lane)\t\tREG_BIT(31 - ((lane) * 4))\n#define   XELPDP_LANE_PCLK_PLL_ACK(lane)\t\tREG_BIT(30 - ((lane) * 4))\n#define   XELPDP_LANE_PCLK_REFCLK_REQUEST(lane)\t\tREG_BIT(29 - ((lane) * 4))\n#define   XELPDP_LANE_PCLK_REFCLK_ACK(lane)\t\tREG_BIT(28 - ((lane) * 4))\n\n#define   XELPDP_TBT_CLOCK_REQUEST\t\t\tREG_BIT(19)\n#define   XELPDP_TBT_CLOCK_ACK\t\t\t\tREG_BIT(18)\n#define   XELPDP_DDI_CLOCK_SELECT_MASK\t\t\tREG_GENMASK(15, 12)\n#define   XELPDP_DDI_CLOCK_SELECT(val)\t\t\tREG_FIELD_PREP(XELPDP_DDI_CLOCK_SELECT_MASK, val)\n#define   XELPDP_DDI_CLOCK_SELECT_NONE\t\t\t0x0\n#define   XELPDP_DDI_CLOCK_SELECT_MAXPCLK\t\t0x8\n#define   XELPDP_DDI_CLOCK_SELECT_DIV18CLK\t\t0x9\n#define   XELPDP_DDI_CLOCK_SELECT_TBT_162\t\t0xc\n#define   XELPDP_DDI_CLOCK_SELECT_TBT_270\t\t0xd\n#define   XELPDP_DDI_CLOCK_SELECT_TBT_540\t\t0xe\n#define   XELPDP_DDI_CLOCK_SELECT_TBT_810\t\t0xf\n#define   XELPDP_FORWARD_CLOCK_UNGATE\t\t\tREG_BIT(10)\n#define   XELPDP_LANE1_PHY_CLOCK_SELECT\t\t\tREG_BIT(8)\n#define   XELPDP_SSC_ENABLE_PLLA\t\t\tREG_BIT(1)\n#define   XELPDP_SSC_ENABLE_PLLB\t\t\tREG_BIT(0)\n\n \n#define PHY_C10_VDR_PLL(idx)\t\t(0xC00 + (idx))\n#define   C10_PLL0_FRACEN\t\tREG_BIT8(4)\n#define   C10_PLL3_MULTIPLIERH_MASK\tREG_GENMASK8(3, 0)\n#define   C10_PLL15_TXCLKDIV_MASK\tREG_GENMASK8(2, 0)\n#define   C10_PLL15_HDMIDIV_MASK\tREG_GENMASK8(5, 3)\n\n#define PHY_C10_VDR_CMN(idx)\t\t(0xC20 + (idx))\n#define   C10_CMN0_REF_RANGE\t\tREG_FIELD_PREP(REG_GENMASK(4, 0), 1)\n#define   C10_CMN0_REF_CLK_MPLLB_DIV\tREG_FIELD_PREP(REG_GENMASK(7, 5), 1)\n#define   C10_CMN3_TXVBOOST_MASK\tREG_GENMASK8(7, 5)\n#define   C10_CMN3_TXVBOOST(val)\tREG_FIELD_PREP8(C10_CMN3_TXVBOOST_MASK, val)\n#define PHY_C10_VDR_TX(idx)\t\t(0xC30 + (idx))\n#define   C10_TX0_TX_MPLLB_SEL\t\tREG_BIT(4)\n#define   C10_TX1_TERMCTL_MASK\t\tREG_GENMASK8(7, 5)\n#define   C10_TX1_TERMCTL(val)\t\tREG_FIELD_PREP8(C10_TX1_TERMCTL_MASK, val)\n#define PHY_C10_VDR_CONTROL(idx)\t(0xC70 + (idx) - 1)\n#define   C10_VDR_CTRL_MSGBUS_ACCESS\tREG_BIT8(2)\n#define   C10_VDR_CTRL_MASTER_LANE\tREG_BIT8(1)\n#define   C10_VDR_CTRL_UPDATE_CFG\tREG_BIT8(0)\n#define PHY_C10_VDR_CUSTOM_WIDTH\t0xD02\n#define   C10_VDR_CUSTOM_WIDTH_MASK    REG_GENMASK(1, 0)\n#define   C10_VDR_CUSTOM_WIDTH_8_10    REG_FIELD_PREP(C10_VDR_CUSTOM_WIDTH_MASK, 0)\n#define PHY_C10_VDR_OVRD\t\t0xD71\n#define   PHY_C10_VDR_OVRD_TX1\t\tREG_BIT8(0)\n#define   PHY_C10_VDR_OVRD_TX2\t\tREG_BIT8(2)\n#define PHY_C10_VDR_PRE_OVRD_TX1\t0xD80\n#define C10_PHY_OVRD_LEVEL_MASK\t\tREG_GENMASK8(5, 0)\n#define C10_PHY_OVRD_LEVEL(val)\t\tREG_FIELD_PREP8(C10_PHY_OVRD_LEVEL_MASK, val)\n#define PHY_CX0_VDROVRD_CTL(lane, tx, control)\t\t\t\t\\\n\t\t\t\t\t(PHY_C10_VDR_PRE_OVRD_TX1 +\t\\\n\t\t\t\t\t ((lane) ^ (tx)) * 0x10 + (control))\n\n \n#define PHY_CX0_TX_CONTROL(tx, control)\t(0x400 + ((tx) - 1) * 0x200 + (control))\n#define   CONTROL2_DISABLE_SINGLE_TX\tREG_BIT(6)\n\n \n#define PHY_C20_WR_ADDRESS_L\t\t0xC02\n#define PHY_C20_WR_ADDRESS_H\t\t0xC03\n#define PHY_C20_WR_DATA_L\t\t0xC04\n#define PHY_C20_WR_DATA_H\t\t0xC05\n#define PHY_C20_RD_ADDRESS_L\t\t0xC06\n#define PHY_C20_RD_ADDRESS_H\t\t0xC07\n#define PHY_C20_RD_DATA_L\t\t0xC08\n#define PHY_C20_RD_DATA_H\t\t0xC09\n#define PHY_C20_VDR_CUSTOM_SERDES_RATE\t0xD00\n#define PHY_C20_VDR_HDMI_RATE\t\t0xD01\n#define   PHY_C20_CONTEXT_TOGGLE\tREG_BIT8(0)\n#define   PHY_C20_CUSTOM_SERDES_MASK\tREG_GENMASK8(4, 1)\n#define   PHY_C20_CUSTOM_SERDES(val)\tREG_FIELD_PREP8(PHY_C20_CUSTOM_SERDES_MASK, val)\n#define PHY_C20_VDR_CUSTOM_WIDTH\t0xD02\n#define   PHY_C20_CUSTOM_WIDTH_MASK\tREG_GENMASK(1, 0)\n#define   PHY_C20_CUSTOM_WIDTH(val)\tREG_FIELD_PREP8(PHY_C20_CUSTOM_WIDTH_MASK, val)\n#define PHY_C20_A_TX_CNTX_CFG(idx)\t(0xCF2E - (idx))\n#define PHY_C20_B_TX_CNTX_CFG(idx)\t(0xCF2A - (idx))\n#define   C20_PHY_TX_RATE\t\tREG_GENMASK(2, 0)\n#define PHY_C20_A_CMN_CNTX_CFG(idx)\t(0xCDAA - (idx))\n#define PHY_C20_B_CMN_CNTX_CFG(idx)\t(0xCDA5 - (idx))\n#define PHY_C20_A_MPLLA_CNTX_CFG(idx)\t(0xCCF0 - (idx))\n#define PHY_C20_B_MPLLA_CNTX_CFG(idx)\t(0xCCE5 - (idx))\n#define   C20_MPLLA_FRACEN\t\tREG_BIT(14)\n#define   C20_FB_CLK_DIV4_EN\t\tREG_BIT(13)\n#define   C20_MPLLA_TX_CLK_DIV_MASK\tREG_GENMASK(10, 8)\n#define PHY_C20_A_MPLLB_CNTX_CFG(idx)\t(0xCB5A - (idx))\n#define PHY_C20_B_MPLLB_CNTX_CFG(idx)\t(0xCB4E - (idx))\n#define   C20_MPLLB_TX_CLK_DIV_MASK\tREG_GENMASK(15, 13)\n#define   C20_MPLLB_FRACEN\t\tREG_BIT(13)\n#define   C20_REF_CLK_MPLLB_DIV_MASK\tREG_GENMASK(12, 10)\n#define   C20_MULTIPLIER_MASK\t\tREG_GENMASK(11, 0)\n#define   C20_PHY_USE_MPLLB\t\tREG_BIT(7)\n\n \n#define C20_PHY_VSWING_PREEMPH_MASK\tREG_GENMASK8(5, 0)\n#define C20_PHY_VSWING_PREEMPH(val)\tREG_FIELD_PREP8(C20_PHY_VSWING_PREEMPH_MASK, val)\n\n#define RAWLANEAONX_DIG_TX_MPLLB_CAL_DONE_BANK(idx) (0x303D + (idx))\n\n \n#define REFCLK_38_4_MHZ\t\t38400000\n#define CLOCK_4999MHZ\t\t4999999999\n#define CLOCK_9999MHZ\t\t9999999999\n#define DATARATE_3000000000\t3000000000\n#define DATARATE_3500000000\t3500000000\n#define DATARATE_4000000000\t4000000000\n#define MPLL_FRACN_DEN\t\t0xFFFF\n\n#define SSC_UP_SPREAD\t\tREG_BIT16(9)\n#define WORD_CLK_DIV\t\tREG_BIT16(8)\n\n#define MPLL_TX_CLK_DIV(val)\tREG_FIELD_PREP16(C20_MPLLB_TX_CLK_DIV_MASK, val)\n#define MPLL_MULTIPLIER(val)\tREG_FIELD_PREP16(C20_MULTIPLIER_MASK, val)\n\n#define MPLLB_ANA_FREQ_VCO_0\t0\n#define MPLLB_ANA_FREQ_VCO_1\t1\n#define MPLLB_ANA_FREQ_VCO_2\t2\n#define MPLLB_ANA_FREQ_VCO_3\t3\n#define MPLLB_ANA_FREQ_VCO_MASK\tREG_GENMASK16(15, 14)\n#define MPLLB_ANA_FREQ_VCO(val)\tREG_FIELD_PREP16(MPLLB_ANA_FREQ_VCO_MASK, val)\n\n#define MPLL_DIV_MULTIPLIER_MASK\tREG_GENMASK16(7, 0)\n#define MPLL_DIV_MULTIPLIER(val)\tREG_FIELD_PREP16(MPLL_DIV_MULTIPLIER_MASK, val)\n\n#define CAL_DAC_CODE_31\t\t31\n#define CAL_DAC_CODE_MASK\tREG_GENMASK16(14, 10)\n#define CAL_DAC_CODE(val)\tREG_FIELD_PREP16(CAL_DAC_CODE_MASK, val)\n\n#define CP_INT_GS_28\t\t28\n#define CP_INT_GS_MASK\t\tREG_GENMASK16(6, 0)\n#define CP_INT_GS(val)\t\tREG_FIELD_PREP16(CP_INT_GS_MASK, val)\n\n#define CP_PROP_GS_30\t\t30\n#define CP_PROP_GS_MASK\t\tREG_GENMASK16(13, 7)\n#define CP_PROP_GS(val)\t\tREG_FIELD_PREP16(CP_PROP_GS_MASK, val)\n\n#define CP_INT_6\t\t6\n#define CP_INT_MASK\t\tREG_GENMASK16(6, 0)\n#define CP_INT(val)\t\tREG_FIELD_PREP16(CP_INT_MASK, val)\n\n#define CP_PROP_20\t\t20\n#define CP_PROP_MASK\t\tREG_GENMASK16(13, 7)\n#define CP_PROP(val)\t\tREG_FIELD_PREP16(CP_PROP_MASK, val)\n\n#define V2I_2\t\t\t2\n#define V2I_MASK\t\tREG_GENMASK16(15, 14)\n#define V2I(val)\t\tREG_FIELD_PREP16(V2I_MASK, val)\n\n#define HDMI_DIV_1\t\t1\n#define HDMI_DIV_MASK\t\tREG_GENMASK16(2, 0)\n#define HDMI_DIV(val)\t\tREG_FIELD_PREP16(HDMI_DIV_MASK, val)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}