// Seed: 2585679522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always assign id_4 = (1) && 1;
  assign id_4 = id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output wire id_2,
    output wor id_3,
    input logic id_4,
    output tri0 id_5,
    input supply1 id_6,
    output logic id_7,
    input wire id_8
);
  always_ff id_7 <= id_4;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
