# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project e155-lab3-test
# Compile of counter.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of debounce.sv was successful.
# Compile of lab3_ek_test.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of counter.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of debounce.sv was successful.
# Compile of lab3_ek_test.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of counter.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# Compile of testbench_top.sv was successful.
# Compile of debounce.sv was successful.
# Compile of lab3_ek_test.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.testbench_top -voptargs=+acc
# vsim -gui work.testbench_top -voptargs="+acc" 
# Start time: 12:58:18 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top_test(fast)
# Loading work.sevseg(fast)
# Loading work.counter(fast)
# Loading work.debounce(fast)
# Loading work.scanner(fast)
# Loading work.numberbank(fast)
add wave -position insertpoint  \
sim:/testbench_top/clk \
sim:/testbench_top/reset \
sim:/testbench_top/R \
sim:/testbench_top/C \
sim:/testbench_top/seg \
sim:/testbench_top/seg_power
add wave -position insertpoint  \
sim:/testbench_top/dut/debounce
add wave -position insertpoint  \
sim:/testbench_top/dut/key_press
add wave -position insertpoint  \
sim:/testbench_top/dut/sync_R
add wave -position insertpoint  \
sim:/testbench_top/dut/debounce_done
add wave -position insertpoint  \
sim:/testbench_top/dut/bank/state
add wave -position insertpoint  \
sim:/testbench_top/dut/scanner1/state
add wave -position insertpoint  \
sim:/testbench_top/dut/debouncer/state
run 10000
# ** Error: Failed: Key press 1 -- got seg=19 expected seg=0 at time 172.
#    Time: 172 ns  Scope: testbench_top.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv Line: 52
# ** Error: Failed: Key press 2 -- got seg=24 expected seg=4 at time 372.
#    Time: 372 ns  Scope: testbench_top.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv Line: 52
# ** Error: Failed: Key press 3 -- got seg=24 expected seg=6 at time 572.
#    Time: 572 ns  Scope: testbench_top.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv Line: 52
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv(83)
#    Time: 822 ns  Iteration: 0  Instance: /testbench_top
# Break in Module testbench_top at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv line 83
run 10000
# ** Error: Simulation didn't complete in time
#    Time: 5 us  Scope: testbench_top File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv Line: 89
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv(90)
#    Time: 5 us  Iteration: 0  Instance: /testbench_top
# Break in Module testbench_top at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_top.sv line 90
# Causality operation skipped due to absence of debug database file
# image file format "bmp" is unknown
# image file format "bmp" is unknown
vsim -gui -voptargs=+acc work.scanner
# End time: 13:05:19 on Sep 23,2025, Elapsed time: 0:07:01
# Errors: 4, Warnings: 7
# vsim -gui -voptargs="+acc" work.scanner 
# Start time: 13:05:19 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner(fast)
add wave -position insertpoint  \
sim:/scanner/clk \
sim:/scanner/reset \
sim:/scanner/R \
sim:/scanner/debounce_done \
sim:/scanner/C \
sim:/scanner/key_press \
sim:/scanner/debounce \
sim:/scanner/state \
sim:/scanner/nextstate \
sim:/scanner/update
run 10000
vsim -gui -voptargs=+acc work.testbench_scanner
# End time: 13:06:11 on Sep 23,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_scanner 
# Start time: 13:06:11 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
add wave -position insertpoint  \
sim:/testbench_scanner/clk \
sim:/testbench_scanner/reset \
sim:/testbench_scanner/R \
sim:/testbench_scanner/C \
sim:/testbench_scanner/R_press \
sim:/testbench_scanner/key_press \
sim:/testbench_scanner/debounce_done \
sim:/testbench_scanner/debounce \
sim:/testbench_scanner/keys
run 10000
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(81)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 81
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 1000
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(81)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 81
vsim -gui -voptargs=+acc work.testbench_numberbank
# End time: 13:08:34 on Sep 23,2025, Elapsed time: 0:02:23
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_numberbank 
# Start time: 13:08:34 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_numberbank(fast)
# Loading work.numberbank(fast)
add wave -position insertpoint  \
sim:/testbench_numberbank/clk \
sim:/testbench_numberbank/reset \
sim:/testbench_numberbank/R_val \
sim:/testbench_numberbank/C_val \
sim:/testbench_numberbank/key_pressed \
sim:/testbench_numberbank/s1 \
sim:/testbench_numberbank/s2
run 10000
vsim -gui -voptargs=+acc work.testbench_scanner
# End time: 13:09:41 on Sep 23,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_scanner 
# Start time: 13:09:41 on Sep 23,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
add wave -position insertpoint  \
sim:/testbench_scanner/reset \
sim:/testbench_scanner/R_press \
sim:/testbench_scanner/R \
sim:/testbench_scanner/keys \
sim:/testbench_scanner/key_press \
sim:/testbench_scanner/debounce_done \
sim:/testbench_scanner/debounce \
sim:/testbench_scanner/clk \
sim:/testbench_scanner/C
run 10000
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(81)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 81
run 1000
# End time: 13:10:29 on Sep 23,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 1
