******* Simulation in Xilinx ISE (ISE Project Navigator) ********
	File -> New Project ......** Creating a project **
	Project -> Add source ....** Add source code "ALU.v" and testbench code "ALU_testbench.v" to the project created **
	Simulation -> ISim Simulator -> Simulate Behavioral Model

	
******* To open schematic and layout of the design in Cadence's virtuoso (130nm Process Technology) ********	
	"project6" is the library containing all the required cell views.
	
	
******* Design Simulation - Hspice by Synopsys ********
	Refer to "Hspice Codes"
	
	
******* Overall project description *********
	"Project final report.pdf" 