// Seed: 1755962986
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12[1 : ""],
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output logic [7:0] id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd19
) (
    input tri id_0,
    input wor _id_1
);
  logic [7:0][-1 : id_1] id_3;
  wire [-1 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_3[-1][1'b0] = -1'd0;
  always
    if (-1) id_3[1 :-1] = id_1;
    else $signed(16);
  ;
endmodule
