vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lang verilog -prj Clock_verOne -o C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.tfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne//Clock_one.v -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj Clock_verOne -o C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.tfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne//Clock_one.v -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim Clock_one.ngc Clock_one_synthesis.v 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
xst -intstyle ise -ifn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.xst" -ofn "C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/SUGONAYEV_Infa/V/Clock_verOne/Clock_one.sym 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
vhdtdtfi -lang verilog -prj Clock_verOne -o C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.tfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK//Clock_one.v -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim Clock_one.ngc Clock_one_synthesis.v 
vhdtdtfi -lib work C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.v -lang verilog -prj Clock_verOne -o Clock_one.spl -module Clock_one -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clock_one.spl C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.sym 
xst -intstyle ise -ifn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.xst" -ofn "C:/0_FPGA_2018/NEW_BOARD/FULL_CLOCK/Clock_one.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Clock_one.ucf -p xc6slx9-tqg144-3 Clock_one.ngc Clock_one.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Clock_one_map.ncd Clock_one.ngd Clock_one.pcf 
par -w -intstyle ise -ol high -mt off Clock_one_map.ncd Clock_one.ncd Clock_one.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf -ucf Clock_one.ucf 
bitgen -intstyle ise -f Clock_one.ut Clock_one.ncd 
