{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 00:46:54 2019 " "Info: Processing started: Mon Apr 01 00:46:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microcomputer -c microcomputer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microcomputer -c microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "microcomputer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"microcomputer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 64 " "Warning: No exact pin location assignment(s) for 29 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[7] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[6] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[5] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[4] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[3] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[2] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[1] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[0] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 568 952 1128 584 "d\[7..0\]" "" } { 376 704 745 392 "d\[7..0\]" "" } { 336 232 272 352 "d\[7\]" "" } { 352 232 272 368 "d\[6\]" "" } { 368 232 272 384 "d\[5\]" "" } { 464 784 825 480 "d\[7..4\]" "" } { 448 784 825 464 "d\[3..0\]" "" } { 560 888 952 576 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[4] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 616 952 1128 632 "a\[4..0\]" "" } { 240 408 456 256 "a\[4\]" "" } { 256 408 456 272 "a\[3\]" "" } { 272 408 456 288 "a\[2\]" "" } { 288 408 456 304 "a\[1\]" "" } { 304 408 456 320 "a\[0\]" "" } { 352 784 825 368 "a\[3..0\]" "" } { 608 888 952 624 "a\[4..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[3] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 616 952 1128 632 "a\[4..0\]" "" } { 240 408 456 256 "a\[4\]" "" } { 256 408 456 272 "a\[3\]" "" } { 272 408 456 288 "a\[2\]" "" } { 288 408 456 304 "a\[1\]" "" } { 304 408 456 320 "a\[0\]" "" } { 352 784 825 368 "a\[3..0\]" "" } { 608 888 952 624 "a\[4..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[2] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 616 952 1128 632 "a\[4..0\]" "" } { 240 408 456 256 "a\[4\]" "" } { 256 408 456 272 "a\[3\]" "" } { 272 408 456 288 "a\[2\]" "" } { 288 408 456 304 "a\[1\]" "" } { 304 408 456 320 "a\[0\]" "" } { 352 784 825 368 "a\[3..0\]" "" } { 608 888 952 624 "a\[4..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[1] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 616 952 1128 632 "a\[4..0\]" "" } { 240 408 456 256 "a\[4\]" "" } { 256 408 456 272 "a\[3\]" "" } { 272 408 456 288 "a\[2\]" "" } { 288 408 456 304 "a\[1\]" "" } { 304 408 456 320 "a\[0\]" "" } { 352 784 825 368 "a\[3..0\]" "" } { 608 888 952 624 "a\[4..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { a[0] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 616 952 1128 632 "a\[4..0\]" "" } { 240 408 456 256 "a\[4\]" "" } { 256 408 456 272 "a\[3\]" "" } { 272 408 456 288 "a\[2\]" "" } { 288 408 456 304 "a\[1\]" "" } { 304 408 456 320 "a\[0\]" "" } { 352 784 825 368 "a\[3..0\]" "" } { 608 888 952 624 "a\[4..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Info: Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[7] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Info: Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[6] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Info: Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[5] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Info: Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[4] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Info: Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[3] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Info: Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[2] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Info: Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[1] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Info: Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc[0] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 600 952 1128 616 "pc\[7..0\]" "" } { 408 704 751 424 "pc\[7..0\]" "" } { 400 784 831 416 "pc\[7..4\]" "" } { 384 784 831 400 "pc\[3..0\]" "" } { 592 888 952 608 "pc\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[7\] " "Info: Pin ar\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[7] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[6\] " "Info: Pin ar\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[6] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[5\] " "Info: Pin ar\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[5] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[4\] " "Info: Pin ar\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[4] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[3\] " "Info: Pin ar\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[3] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[2\] " "Info: Pin ar\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[2] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[1\] " "Info: Pin ar\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[1] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[0\] " "Info: Pin ar\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ar[0] } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 584 952 1128 600 "ar\[7..0\]" "" } { 432 784 829 448 "ar\[7..4\]" "" } { 416 784 829 432 "ar\[3..0\]" "" } { 392 704 744 408 "ar\[7..0\]" "" } { 576 888 952 592 "ar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1 (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk1 (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|fstate.st1 " "Info: Destination node jiepai:inst5\|fstate.st1" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|fstate.st1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|fstate.st3 " "Info: Destination node jiepai:inst5\|fstate.st3" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|fstate.st3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|fstate.s_st3 " "Info: Destination node jiepai:inst5\|fstate.s_st3" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|fstate.s_st3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|fstate.s_st2 " "Info: Destination node jiepai:inst5\|fstate.s_st2" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|fstate.s_st2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|fstate.st2 " "Info: Destination node jiepai:inst5\|fstate.st2" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|fstate.st2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk1 } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk2 (placed in PIN 89 (CLK6, LVDSCLK3p, Input)) " "Info: Automatically promoted node clk2 (placed in PIN 89 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk2 } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 80 792 808 248 "clk2" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jiepai:inst5\|t2  " "Info: Automatically promoted node jiepai:inst5\|t2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2 " "Info: Destination node t2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { t2 } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "t2" } } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 368 544 104 "t2" "" } { 304 232 272 320 "t2" "" } { 376 480 520 392 "t2" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 29 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|t2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jiepai:inst5\|t3  " "Info: Automatically promoted node jiepai:inst5\|t3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kongzhi:inst\|inst15 " "Info: Destination node kongzhi:inst\|inst15" {  } { { "kongzhi.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/kongzhi.bdf" { { 664 464 512 728 "inst15" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kongzhi:inst|inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t3 " "Info: Destination node t3" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { t3 } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "t3" } } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 104 368 544 120 "t3" "" } { 384 232 272 400 "t3" "" } { 392 480 520 408 "t3" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|t3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jiepai:inst5\|fstate.st1  " "Info: Automatically promoted node jiepai:inst5\|fstate.st1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|Selector1~0 " "Info: Destination node jiepai:inst5\|Selector1~0" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 55 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|Selector1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|fstate.s_st2~1 " "Info: Destination node jiepai:inst5\|fstate.s_st2~1" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|fstate.s_st2~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jiepai:inst5\|Selector4~0 " "Info: Destination node jiepai:inst5\|Selector4~0" {  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 55 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|Selector4~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kongzhi:inst\|74273:inst11\|14 " "Info: Destination node kongzhi:inst\|74273:inst11\|14" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kongzhi:inst|74273:inst11|14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1 " "Info: Destination node t1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { t1 } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "t1" } } } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 72 368 544 88 "t1" "" } { 240 232 272 256 "t1" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiepai:inst5|fstate.st1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kongzhi:inst\|inst15  " "Info: Automatically promoted node kongzhi:inst\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kongzhi.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/kongzhi.bdf" { { 664 464 512 728 "inst15" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kongzhi:inst|inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kongzhi:inst\|74273:inst14\|19  " "Info: Automatically promoted node kongzhi:inst\|74273:inst14\|19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg~37 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|bus_Reg~37" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg~44 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|bus_Reg~44" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg~44 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg~46 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|bus_Reg~46" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg~46 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[7\]~50 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[7\]~50" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[7]~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|d~18 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|d~18" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|d\[6\]~44 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|d\[6\]~44" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[6]~44 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|d\[7\]~60 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|d\[7\]~60" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[7]~60 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|d\[6\]~61 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|d\[6\]~61" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[6]~61 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|d\[5\]~62 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|d\[5\]~62" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[5]~62 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shutong:inst20\|exp_r_ALU:inst\|d\[4\]~63 " "Info: Destination node shutong:inst20\|exp_r_ALU:inst\|d\[4\]~63" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[4]~63 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kongzhi:inst|74273:inst14|19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 0 29 0 " "Info: Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 0 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 19 4 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 3 20 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 14 10 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 14 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register shutong:inst20\|exp_r_ALU:inst\|dr2\[0\] register shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\] -13.766 ns " "Info: Slack time is -13.766 ns between source register \"shutong:inst20\|exp_r_ALU:inst\|dr2\[0\]\" and destination register \"shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.462 ns + Largest register register " "Info: + Largest register to register requirement is -0.462 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 6.421 ns   Shortest register " "Info:   Shortest clock path from clock \"clk1\" to destination register is 6.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk1 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.970 ns) 2.766 ns jiepai:inst5\|fstate.st2 2 REG Unassigned 4 " "Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.766 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'jiepai:inst5\|fstate.st2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { clk1 jiepai:inst5|fstate.st2 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.647 ns jiepai:inst5\|t2 3 COMB Unassigned 2 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.647 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'jiepai:inst5\|t2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { jiepai:inst5|fstate.st2 jiepai:inst5|t2 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.000 ns) 4.923 ns jiepai:inst5\|t2~clkctrl 4 COMB Unassigned 109 " "Info: 4: + IC(1.276 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'jiepai:inst5\|t2~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { jiepai:inst5|t2 jiepai:inst5|t2~clkctrl } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.421 ns shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\] 5 REG Unassigned 6 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.421 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { jiepai:inst5|t2~clkctrl shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/sw_pc_ar.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 48.50 % ) " "Info: Total cell delay = 3.114 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.307 ns ( 51.50 % ) " "Info: Total interconnect delay = 3.307 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 6.421 ns   Longest register " "Info:   Longest clock path from clock \"clk1\" to destination register is 6.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk1 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.970 ns) 2.766 ns jiepai:inst5\|fstate.st2 2 REG Unassigned 4 " "Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.766 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'jiepai:inst5\|fstate.st2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { clk1 jiepai:inst5|fstate.st2 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.647 ns jiepai:inst5\|t2 3 COMB Unassigned 2 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.647 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'jiepai:inst5\|t2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { jiepai:inst5|fstate.st2 jiepai:inst5|t2 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.000 ns) 4.923 ns jiepai:inst5\|t2~clkctrl 4 COMB Unassigned 109 " "Info: 4: + IC(1.276 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'jiepai:inst5\|t2~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { jiepai:inst5|t2 jiepai:inst5|t2~clkctrl } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.421 ns shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\] 5 REG Unassigned 6 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.421 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { jiepai:inst5|t2~clkctrl shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/sw_pc_ar.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 48.50 % ) " "Info: Total cell delay = 3.114 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.307 ns ( 51.50 % ) " "Info: Total interconnect delay = 3.307 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 7.619 ns   Shortest register " "Info:   Shortest clock path from clock \"clk1\" to source register is 7.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk1 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.970 ns) 2.766 ns jiepai:inst5\|fstate.s_st3 2 REG Unassigned 3 " "Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.766 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'jiepai:inst5\|fstate.s_st3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { clk1 jiepai:inst5|fstate.s_st3 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.647 ns jiepai:inst5\|t3 3 COMB Unassigned 3 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.647 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'jiepai:inst5\|t3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { jiepai:inst5|fstate.s_st3 jiepai:inst5|t3 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.000 ns) 6.121 ns jiepai:inst5\|t3~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(2.474 ns) + CELL(0.000 ns) = 6.121 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'jiepai:inst5\|t3~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { jiepai:inst5|t3 jiepai:inst5|t3~clkctrl } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.619 ns shutong:inst20\|exp_r_ALU:inst\|dr2\[0\] 5 REG Unassigned 9 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 7.619 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'shutong:inst20\|exp_r_ALU:inst\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { jiepai:inst5|t3~clkctrl shutong:inst20|exp_r_ALU:inst|dr2[0] } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 40.87 % ) " "Info: Total cell delay = 3.114 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.505 ns ( 59.13 % ) " "Info: Total interconnect delay = 4.505 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 7.619 ns   Longest register " "Info:   Longest clock path from clock \"clk1\" to source register is 7.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk1 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.970 ns) 2.766 ns jiepai:inst5\|fstate.s_st3 2 REG Unassigned 3 " "Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.766 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'jiepai:inst5\|fstate.s_st3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { clk1 jiepai:inst5|fstate.s_st3 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.647 ns jiepai:inst5\|t3 3 COMB Unassigned 3 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.647 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'jiepai:inst5\|t3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { jiepai:inst5|fstate.s_st3 jiepai:inst5|t3 } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.000 ns) 6.121 ns jiepai:inst5\|t3~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(2.474 ns) + CELL(0.000 ns) = 6.121 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'jiepai:inst5\|t3~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { jiepai:inst5|t3 jiepai:inst5|t3~clkctrl } "NODE_NAME" } } { "jiepai.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/jiepai.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.619 ns shutong:inst20\|exp_r_ALU:inst\|dr2\[0\] 5 REG Unassigned 9 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 7.619 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'shutong:inst20\|exp_r_ALU:inst\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { jiepai:inst5|t3~clkctrl shutong:inst20|exp_r_ALU:inst|dr2[0] } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 40.87 % ) " "Info: Total cell delay = 3.114 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.505 ns ( 59.13 % ) " "Info: Total interconnect delay = 4.505 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "microcomputer.bdf" "" { Schematic "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/microcomputer.bdf" { { 88 40 208 104 "clk1" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/sw_pc_ar.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.304 ns - Longest register register " "Info: - Longest register to register delay is 13.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shutong:inst20\|exp_r_ALU:inst\|dr2\[0\] 1 REG Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'shutong:inst20\|exp_r_ALU:inst\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|dr2[0] } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.596 ns) 1.996 ns shutong:inst20\|exp_r_ALU:inst\|Add13~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.400 ns) + CELL(0.596 ns) = 1.996 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add13~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { shutong:inst20|exp_r_ALU:inst|dr2[0] shutong:inst20|exp_r_ALU:inst|Add13~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.502 ns shutong:inst20\|exp_r_ALU:inst\|Add13~2 3 COMB Unassigned 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.502 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add13~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shutong:inst20|exp_r_ALU:inst|Add13~1 shutong:inst20|exp_r_ALU:inst|Add13~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.621 ns) 4.373 ns shutong:inst20\|exp_r_ALU:inst\|Add12~3 4 COMB Unassigned 2 " "Info: 4: + IC(1.250 ns) + CELL(0.621 ns) = 4.373 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { shutong:inst20|exp_r_ALU:inst|Add13~2 shutong:inst20|exp_r_ALU:inst|Add12~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.459 ns shutong:inst20\|exp_r_ALU:inst\|Add12~5 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.459 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shutong:inst20|exp_r_ALU:inst|Add12~3 shutong:inst20|exp_r_ALU:inst|Add12~5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.545 ns shutong:inst20\|exp_r_ALU:inst\|Add12~7 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.545 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shutong:inst20|exp_r_ALU:inst|Add12~5 shutong:inst20|exp_r_ALU:inst|Add12~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.631 ns shutong:inst20\|exp_r_ALU:inst\|Add12~9 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.631 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shutong:inst20|exp_r_ALU:inst|Add12~7 shutong:inst20|exp_r_ALU:inst|Add12~9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.137 ns shutong:inst20\|exp_r_ALU:inst\|Add12~10 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 5.137 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shutong:inst20|exp_r_ALU:inst|Add12~9 shutong:inst20|exp_r_ALU:inst|Add12~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.370 ns) 6.621 ns shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~114 9 COMB Unassigned 3 " "Info: 9: + IC(1.114 ns) + CELL(0.370 ns) = 6.621 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~114'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { shutong:inst20|exp_r_ALU:inst|Add12~10 shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~114 } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.018 ns) 10.639 ns shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53 10 COMB LOOP Unassigned 5 " "Info: 10: + IC(0.000 ns) + CELL(4.018 ns) = 10.639 ns; Loc. = Unassigned; Fanout = 5; COMB LOOP Node = 'shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53'" { { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~87 Unassigned " "Info: Loc. = Unassigned; Node \"shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~87\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~87 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~86 Unassigned " "Info: Loc. = Unassigned; Node \"shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~86\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~86 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53 Unassigned " "Info: Loc. = Unassigned; Node \"shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[5]~53 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~88 Unassigned " "Info: Loc. = Unassigned; Node \"shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~88\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~88 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~87 } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~86 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[5]~53 } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~88 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.018 ns" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~114 shutong:inst20|exp_r_ALU:inst|d[5]~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.650 ns) 11.756 ns shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|bus_Reg~14 11 COMB Unassigned 2 " "Info: 11: + IC(0.467 ns) + CELL(0.650 ns) = 11.756 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|bus_Reg~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { shutong:inst20|exp_r_ALU:inst|d[5]~53 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|bus_Reg~14 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.460 ns) 13.304 ns shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\] 12 REG Unassigned 6 " "Info: 12: + IC(1.088 ns) + CELL(0.460 ns) = 13.304 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|bus_Reg~14 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/sw_pc_ar.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.985 ns ( 60.02 % ) " "Info: Total cell delay = 7.985 ns ( 60.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.319 ns ( 39.98 % ) " "Info: Total interconnect delay = 5.319 ns ( 39.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.304 ns" { shutong:inst20|exp_r_ALU:inst|dr2[0] shutong:inst20|exp_r_ALU:inst|Add13~1 shutong:inst20|exp_r_ALU:inst|Add13~2 shutong:inst20|exp_r_ALU:inst|Add12~3 shutong:inst20|exp_r_ALU:inst|Add12~5 shutong:inst20|exp_r_ALU:inst|Add12~7 shutong:inst20|exp_r_ALU:inst|Add12~9 shutong:inst20|exp_r_ALU:inst|Add12~10 shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~114 shutong:inst20|exp_r_ALU:inst|d[5]~53 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|bus_Reg~14 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|pc[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.304 ns" { shutong:inst20|exp_r_ALU:inst|dr2[0] shutong:inst20|exp_r_ALU:inst|Add13~1 shutong:inst20|exp_r_ALU:inst|Add13~2 shutong:inst20|exp_r_ALU:inst|Add12~3 shutong:inst20|exp_r_ALU:inst|Add12~5 shutong:inst20|exp_r_ALU:inst|Add12~7 shutong:inst20|exp_r_ALU:inst|Add12~9 shutong:inst20|exp_r_ALU:inst|Add12~10 shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~114 shutong:inst20|exp_r_ALU:inst|d[5]~53 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|bus_Reg~14 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|pc[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.304 ns register register " "Info: Estimated most critical path is register to register delay of 13.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shutong:inst20\|exp_r_ALU:inst\|dr2\[0\] 1 REG LAB_X19_Y6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y6; Fanout = 9; REG Node = 'shutong:inst20\|exp_r_ALU:inst\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|dr2[0] } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.596 ns) 1.996 ns shutong:inst20\|exp_r_ALU:inst\|Add13~1 2 COMB LAB_X20_Y8 2 " "Info: 2: + IC(1.400 ns) + CELL(0.596 ns) = 1.996 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add13~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { shutong:inst20|exp_r_ALU:inst|dr2[0] shutong:inst20|exp_r_ALU:inst|Add13~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.502 ns shutong:inst20\|exp_r_ALU:inst\|Add13~2 3 COMB LAB_X20_Y8 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.502 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add13~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shutong:inst20|exp_r_ALU:inst|Add13~1 shutong:inst20|exp_r_ALU:inst|Add13~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.621 ns) 4.373 ns shutong:inst20\|exp_r_ALU:inst\|Add12~3 4 COMB LAB_X22_Y8 2 " "Info: 4: + IC(1.250 ns) + CELL(0.621 ns) = 4.373 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { shutong:inst20|exp_r_ALU:inst|Add13~2 shutong:inst20|exp_r_ALU:inst|Add12~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.459 ns shutong:inst20\|exp_r_ALU:inst\|Add12~5 5 COMB LAB_X22_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.459 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shutong:inst20|exp_r_ALU:inst|Add12~3 shutong:inst20|exp_r_ALU:inst|Add12~5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.545 ns shutong:inst20\|exp_r_ALU:inst\|Add12~7 6 COMB LAB_X22_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.545 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shutong:inst20|exp_r_ALU:inst|Add12~5 shutong:inst20|exp_r_ALU:inst|Add12~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.631 ns shutong:inst20\|exp_r_ALU:inst\|Add12~9 7 COMB LAB_X22_Y8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.631 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shutong:inst20|exp_r_ALU:inst|Add12~7 shutong:inst20|exp_r_ALU:inst|Add12~9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.137 ns shutong:inst20\|exp_r_ALU:inst\|Add12~10 8 COMB LAB_X22_Y8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 5.137 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|Add12~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shutong:inst20|exp_r_ALU:inst|Add12~9 shutong:inst20|exp_r_ALU:inst|Add12~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.370 ns) 6.621 ns shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~114 9 COMB LAB_X19_Y8 3 " "Info: 9: + IC(1.114 ns) + CELL(0.370 ns) = 6.621 ns; Loc. = LAB_X19_Y8; Fanout = 3; COMB Node = 'shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~114'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { shutong:inst20|exp_r_ALU:inst|Add12~10 shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~114 } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.018 ns) 10.639 ns shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53 10 COMB LOOP LAB_X20_Y7 5 " "Info: 10: + IC(0.000 ns) + CELL(4.018 ns) = 10.639 ns; Loc. = LAB_X20_Y7; Fanout = 5; COMB LOOP Node = 'shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53'" { { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~87 LAB_X20_Y6 " "Info: Loc. = LAB_X20_Y6; Node \"shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~87\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~87 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~86 LAB_X20_Y6 " "Info: Loc. = LAB_X20_Y6; Node \"shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~86\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~86 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53 LAB_X20_Y7 " "Info: Loc. = LAB_X20_Y7; Node \"shutong:inst20\|exp_r_ALU:inst\|d\[5\]~53\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[5]~53 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~88 LAB_X20_Y6 " "Info: Loc. = LAB_X20_Y6; Node \"shutong:inst20\|exp_r_ALU:inst\|bus_Reg\[5\]~88\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~88 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~87 } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~86 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|d[5]~53 } "NODE_NAME" } } { "exp_r_ALU.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/exp_r_ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~88 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.018 ns" { shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~114 shutong:inst20|exp_r_ALU:inst|d[5]~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.650 ns) 11.756 ns shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|bus_Reg~14 11 COMB LAB_X19_Y7 2 " "Info: 11: + IC(0.467 ns) + CELL(0.650 ns) = 11.756 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|bus_Reg~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { shutong:inst20|exp_r_ALU:inst|d[5]~53 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|bus_Reg~14 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.460 ns) 13.304 ns shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\] 12 REG LAB_X19_Y5 6 " "Info: 12: + IC(1.088 ns) + CELL(0.460 ns) = 13.304 ns; Loc. = LAB_X19_Y5; Fanout = 6; REG Node = 'shutong:inst20\|exp_ram:inst2\|sw_pc_ar:inst\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|bus_Reg~14 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/伍大煜/Desktop/数字系统/计算机系统/模型机/sw_pc_ar.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.985 ns ( 60.02 % ) " "Info: Total cell delay = 7.985 ns ( 60.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.319 ns ( 39.98 % ) " "Info: Total interconnect delay = 5.319 ns ( 39.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.304 ns" { shutong:inst20|exp_r_ALU:inst|dr2[0] shutong:inst20|exp_r_ALU:inst|Add13~1 shutong:inst20|exp_r_ALU:inst|Add13~2 shutong:inst20|exp_r_ALU:inst|Add12~3 shutong:inst20|exp_r_ALU:inst|Add12~5 shutong:inst20|exp_r_ALU:inst|Add12~7 shutong:inst20|exp_r_ALU:inst|Add12~9 shutong:inst20|exp_r_ALU:inst|Add12~10 shutong:inst20|exp_r_ALU:inst|bus_Reg[5]~114 shutong:inst20|exp_r_ALU:inst|d[5]~53 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|bus_Reg~14 shutong:inst20|exp_ram:inst2|sw_pc_ar:inst|pc[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Warning: Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t4 0 " "Info: Pin \"t4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1 0 " "Info: Pin \"t1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2 0 " "Info: Pin \"t2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t3 0 " "Info: Pin \"t3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa 0 " "Info: Pin \"qa\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[4\] 0 " "Info: Pin \"a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[3\] 0 " "Info: Pin \"a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[2\] 0 " "Info: Pin \"a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[1\] 0 " "Info: Pin \"a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[0\] 0 " "Info: Pin \"a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Info: Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Info: Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Info: Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Info: Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Info: Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Info: Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Info: Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Info: Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[7\] 0 " "Info: Pin \"ar\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[6\] 0 " "Info: Pin \"ar\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[5\] 0 " "Info: Pin \"ar\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[4\] 0 " "Info: Pin \"ar\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[3\] 0 " "Info: Pin \"ar\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[2\] 0 " "Info: Pin \"ar\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[1\] 0 " "Info: Pin \"ar\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ar\[0\] 0 " "Info: Pin \"ar\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb 0 " "Info: Pin \"qb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qc 0 " "Info: Pin \"qc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qd 0 " "Info: Pin \"qd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qe 0 " "Info: Pin \"qe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qf 0 " "Info: Pin \"qf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qg 0 " "Info: Pin \"qg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[7\] 0 " "Info: Pin \"bsg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[6\] 0 " "Info: Pin \"bsg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[5\] 0 " "Info: Pin \"bsg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[4\] 0 " "Info: Pin \"bsg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[3\] 0 " "Info: Pin \"bsg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[2\] 0 " "Info: Pin \"bsg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[1\] 0 " "Info: Pin \"bsg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsg\[0\] 0 " "Info: Pin \"bsg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 00:46:59 2019 " "Info: Processing ended: Mon Apr 01 00:46:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
