//c-sp load and store, css format--is this correct?

[wavedrom, ,svg,subs=attributes+]
....
{reg: [
  {bits: 2, name: 'op',     type: 8, attr: ['2', 'C0=00']},
  {bits: 3, name: 'rs2\'',  type: 3, attr: ['3', 'src']},
  {bits: 2, name: 'imm',    type: 2, attr: ['2', 'offset[7:6]']},
  {bits: 3, name: 'rs1\'',  type: 3, attr: ['3', 'base']},
  {bits: 3, name: 'imm',    types:3, attr: ['3', 'offset[5:3]']},
  {bits: 3, name: 'funct3', type: 8, attr: ['3', 'RV64Y: {C_LOAD_CAP_NAME}=001','RV32Y: C.FLD=001']},
], config: {bits: 16}}
....

[wavedrom, ,svg,subs=attributes+]
....
{reg: [
  {bits: 2, name: 'op',     type: 8, attr: ['2','C2=10']},
  {bits: 5, name: 'rs2',    type: 4, attr: ['5','src',]},
  {bits: 6, name: 'imm',    type: 3, attr: ['6','offset[5:3|8:6]']},
  {bits: 3, name: 'funct3', type: 8, attr: ['3','RV64Y: {C_LOAD_CAP_SP_NAME}=001']},
], config: {bits: 16}}
....
