## Constraints required for design.
## Please modify it according to your actual situation.
##
## Note:
##    The clock of FT600/FT601   chip (ftdi_clk) is 100MHz
##    The clock of FT232H/FT232H chip (ftdi_clk) is 60MHz
##    It is also necessary to declare that the FPGA's main clock and ftdi_clk clock are asynchronous. Because they only transmit data through asynchronous FIFO
##

## 50MHz FPGA main clock (usually generated by oscillator)
create_clock -name clk      -period  20.000  [get_ports clk]            

## 66MHz FT600 chip clock (generated by FT600)
create_clock -name ftdi_clk -period  15.152  [get_ports ftdi_clk]        

## Declare that these two clocks are asynchronous
set_clock_groups -asynchronous -group {clk} -group {ftdi_clk}           

set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_be[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_be[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ftdi_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[0]}]
set_property DRIVE 8 [get_ports {LED[3]}]
set_property DRIVE 8 [get_ports {LED[2]}]
set_property DRIVE 8 [get_ports {LED[1]}]
set_property DRIVE 8 [get_ports {LED[0]}]
set_property DRIVE 8 [get_ports {ftdi_data[15]}]
set_property DRIVE 8 [get_ports {ftdi_data[14]}]
set_property DRIVE 8 [get_ports {ftdi_data[13]}]
set_property DRIVE 8 [get_ports {ftdi_data[12]}]
set_property DRIVE 8 [get_ports {ftdi_data[11]}]
set_property DRIVE 8 [get_ports {ftdi_data[10]}]
set_property DRIVE 8 [get_ports {ftdi_data[9]}]
set_property DRIVE 8 [get_ports {ftdi_data[8]}]
set_property DRIVE 8 [get_ports {ftdi_data[7]}]
set_property DRIVE 8 [get_ports {ftdi_data[6]}]
set_property DRIVE 8 [get_ports {ftdi_data[5]}]
set_property DRIVE 8 [get_ports {ftdi_data[4]}]
set_property DRIVE 8 [get_ports {ftdi_data[3]}]
set_property DRIVE 8 [get_ports {ftdi_data[2]}]
set_property DRIVE 8 [get_ports {ftdi_data[1]}]
set_property DRIVE 8 [get_ports {ftdi_data[0]}]
set_property DRIVE 8 [get_ports {ftdi_be[1]}]
set_property DRIVE 8 [get_ports {ftdi_be[0]}]
set_property SLEW FAST [get_ports {ftdi_be[1]}]
set_property SLEW FAST [get_ports {ftdi_be[0]}]
set_property SLEW FAST [get_ports {ftdi_data[15]}]
set_property SLEW FAST [get_ports {ftdi_data[14]}]
set_property SLEW FAST [get_ports {ftdi_data[13]}]
set_property SLEW FAST [get_ports {ftdi_data[12]}]
set_property SLEW FAST [get_ports {ftdi_data[11]}]
set_property SLEW FAST [get_ports {ftdi_data[10]}]
set_property SLEW FAST [get_ports {ftdi_data[9]}]
set_property SLEW FAST [get_ports {ftdi_data[8]}]
set_property SLEW FAST [get_ports {ftdi_data[7]}]
set_property SLEW FAST [get_ports {ftdi_data[6]}]
set_property SLEW FAST [get_ports {ftdi_data[5]}]
set_property SLEW FAST [get_ports {ftdi_data[4]}]
set_property SLEW FAST [get_ports {ftdi_data[3]}]
set_property SLEW FAST [get_ports {ftdi_data[2]}]
set_property SLEW FAST [get_ports {ftdi_data[1]}]
set_property SLEW FAST [get_ports {ftdi_data[0]}]
set_property SLEW SLOW [get_ports {LED[3]}]
set_property SLEW SLOW [get_ports {LED[2]}]
set_property SLEW SLOW [get_ports {LED[1]}]
set_property SLEW SLOW [get_ports {LED[0]}]
set_property PACKAGE_PIN N17 [get_ports {ftdi_data[0]}]
set_property PACKAGE_PIN P19 [get_ports {ftdi_data[1]}]
set_property PACKAGE_PIN R18 [get_ports {ftdi_data[2]}]
set_property PACKAGE_PIN T21 [get_ports {ftdi_data[3]}]
set_property PACKAGE_PIN U22 [get_ports {ftdi_data[4]}]
set_property PACKAGE_PIN U20 [get_ports {ftdi_data[5]}]
set_property PACKAGE_PIN W21 [get_ports {ftdi_data[6]}]
set_property PACKAGE_PIN Y21 [get_ports {ftdi_data[7]}]
set_property PACKAGE_PIN AA20 [get_ports {ftdi_data[8]}]
set_property PACKAGE_PIN AB21 [get_ports {ftdi_data[9]}]
set_property PACKAGE_PIN AA19 [get_ports {ftdi_data[10]}]
set_property PACKAGE_PIN AA18 [get_ports {ftdi_data[11]}]
set_property PACKAGE_PIN V18 [get_ports {ftdi_data[12]}]
set_property PACKAGE_PIN V17 [get_ports {ftdi_data[13]}]
set_property PACKAGE_PIN U17 [get_ports {ftdi_data[14]}]
set_property PACKAGE_PIN P14 [get_ports {ftdi_data[15]}]
set_property PACKAGE_PIN Y18 [get_ports clk]
set_property PACKAGE_PIN F20 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property PACKAGE_PIN F19 [get_ports {LED[0]}]
set_property PACKAGE_PIN E21 [get_ports {LED[1]}]
set_property PACKAGE_PIN D20 [get_ports {LED[2]}]
set_property PACKAGE_PIN C20 [get_ports {LED[3]}]
set_property PACKAGE_PIN P17 [get_ports ftdi_rd_n]
set_property PACKAGE_PIN R19 [get_ports ftdi_wr_n]
set_property PACKAGE_PIN T18 [get_ports ftdi_wakeupn]
set_property PACKAGE_PIN U21 [get_ports ftdi_oe_n]
set_property PACKAGE_PIN V22 [get_ports ftdi_txe_n]
set_property PACKAGE_PIN W19 [get_ports ftdi_clk]
set_property PACKAGE_PIN W22 [get_ports {ftdi_be[0]}]
set_property PACKAGE_PIN Y22 [get_ports {ftdi_be[1]}]
set_property PACKAGE_PIN AA21 [get_ports ftdi_resetn]
set_property PACKAGE_PIN AB22 [get_ports ftdi_rxf_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_oe_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_rd_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_resetn]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_rxf_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_txe_n]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_wakeupn]
set_property IOSTANDARD LVCMOS33 [get_ports ftdi_wr_n]
set_property DRIVE 8 [get_ports ftdi_wr_n]
set_property DRIVE 8 [get_ports ftdi_wakeupn]
set_property DRIVE 8 [get_ports ftdi_resetn]
set_property DRIVE 8 [get_ports ftdi_rd_n]
set_property DRIVE 8 [get_ports ftdi_oe_n]