{"filename": "verilator-5.014-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.014-1", "desc": "The fastest free Verilog HDL simulator", "csize": "6827064", "isize": "33905361", "md5sum": "96a7ee8a0ea8f8027eb8b453b6ee0e21", "sha256sum": "9e439c7d41c8dc94f81e52a49b907cb2193615bfd32ee00559276fef0c7d1ec1", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmTS7u0ACgkQeGxj8zDXy5JQag//QES959mK3F7xUKT7yeW7WaYa326t2gIHI7WUAKwAlhS2V5TvYsemygEkjs/7h+SGQOdp+3ja7Rt2yt2dYzAAGnIHlt7D943YOZ3ChEhNoZ0ZdUTXsRdS4H81MlynSVA48GQI4Hu6iwcudH0BQ5VLfvGVcm3lKc9yVRDqYWoDD8c/w8dTgXrcE7zKevwJ8FvrFGCcJ65/OVmh5Hyk8hfjGS2aDL+9959MTp7d6spXidnPe4Tq67CM8f+qOFPNPeHjIK/UDecXAbgtWtoL9a6bSxHc8jvZhrwglEI2sqp8f4D5INCnMev48hYVsyzJjLAk3nAIi7oyOncMlqN5AI+EKQLxGdURORAdzx4P/RU/Lyoeko8rgVQAAVp06dq9qvLfVM+PiifCsk2IFpYXMoFQghybyh3nKr/Th8YtKwZaZ9d2tqWHyfTVAFSAFriIXsEbDo8CB1AdNFDtNR4b+avjxwM0yQ8T3yPwMjPtu8yIHBLK1hVSYKhEHtKlRN8Pw76f3wo63VVY54avrqnM66o+8V4dtY4XpoWRluUe24DVw9TTQFJSvPiZ2ozbPIPXK0pzv/yMRPiKl2ZlCMn7MiSNbid4LdAoPsiK68OlJxt5hgWlQwgEEKiRh9tKca2uc4B/59Q6HHxQ95hCocOxKwrQQM1/U7OB3T/QNL4s8r2qBs4=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1691485706", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_x86_64", "verilator_unstable", "verilator_x86_64_unstable"]}