<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p324" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_324{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_324{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_324{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_324{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_324{left:142px;bottom:979px;letter-spacing:-0.17px;}
#t6_324{left:189px;bottom:979px;letter-spacing:-0.15px;}
#t7_324{left:439px;bottom:979px;letter-spacing:-0.13px;}
#t8_324{left:532px;bottom:979px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_324{left:532px;bottom:962px;letter-spacing:-0.12px;}
#ta_324{left:189px;bottom:938px;letter-spacing:-0.11px;}
#tb_324{left:532px;bottom:938px;letter-spacing:-0.14px;}
#tc_324{left:189px;bottom:914px;letter-spacing:-0.14px;}
#td_324{left:532px;bottom:914px;letter-spacing:-0.12px;}
#te_324{left:532px;bottom:892px;letter-spacing:-0.12px;}
#tf_324{left:189px;bottom:868px;letter-spacing:-0.14px;}
#tg_324{left:532px;bottom:868px;letter-spacing:-0.13px;}
#th_324{left:532px;bottom:846px;letter-spacing:-0.12px;}
#ti_324{left:189px;bottom:822px;letter-spacing:-0.13px;}
#tj_324{left:532px;bottom:822px;letter-spacing:-0.14px;}
#tk_324{left:532px;bottom:800px;letter-spacing:-0.13px;}
#tl_324{left:189px;bottom:776px;letter-spacing:-0.14px;}
#tm_324{left:532px;bottom:776px;letter-spacing:-0.14px;}
#tn_324{left:81px;bottom:752px;letter-spacing:-0.14px;}
#to_324{left:142px;bottom:752px;letter-spacing:-0.18px;}
#tp_324{left:189px;bottom:752px;letter-spacing:-0.15px;}
#tq_324{left:439px;bottom:752px;letter-spacing:-0.12px;}
#tr_324{left:532px;bottom:752px;letter-spacing:-0.12px;}
#ts_324{left:189px;bottom:727px;}
#tt_324{left:532px;bottom:727px;letter-spacing:-0.12px;}
#tu_324{left:189px;bottom:703px;letter-spacing:-0.11px;}
#tv_324{left:532px;bottom:703px;letter-spacing:-0.14px;}
#tw_324{left:189px;bottom:678px;}
#tx_324{left:532px;bottom:678px;letter-spacing:-0.12px;}
#ty_324{left:189px;bottom:654px;}
#tz_324{left:532px;bottom:654px;letter-spacing:-0.12px;}
#t10_324{left:189px;bottom:629px;}
#t11_324{left:532px;bottom:629px;letter-spacing:-0.12px;}
#t12_324{left:189px;bottom:605px;letter-spacing:-0.13px;}
#t13_324{left:532px;bottom:605px;letter-spacing:-0.14px;}
#t14_324{left:81px;bottom:580px;letter-spacing:-0.16px;}
#t15_324{left:142px;bottom:580px;letter-spacing:-0.16px;}
#t16_324{left:189px;bottom:580px;letter-spacing:-0.16px;}
#t17_324{left:397px;bottom:587px;}
#t18_324{left:439px;bottom:580px;letter-spacing:-0.15px;}
#t19_324{left:532px;bottom:580px;letter-spacing:-0.12px;}
#t1a_324{left:532px;bottom:559px;letter-spacing:-0.12px;}
#t1b_324{left:532px;bottom:542px;letter-spacing:-0.12px;}
#t1c_324{left:532px;bottom:525px;letter-spacing:-0.11px;}
#t1d_324{left:532px;bottom:509px;letter-spacing:-0.11px;}
#t1e_324{left:532px;bottom:492px;letter-spacing:-0.11px;}
#t1f_324{left:532px;bottom:475px;letter-spacing:-0.12px;}
#t1g_324{left:189px;bottom:451px;letter-spacing:-0.13px;}
#t1h_324{left:532px;bottom:451px;letter-spacing:-0.14px;}
#t1i_324{left:189px;bottom:426px;letter-spacing:-0.15px;}
#t1j_324{left:532px;bottom:426px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_324{left:532px;bottom:405px;letter-spacing:-0.11px;}
#t1l_324{left:532px;bottom:388px;letter-spacing:-0.12px;}
#t1m_324{left:532px;bottom:371px;letter-spacing:-0.14px;}
#t1n_324{left:189px;bottom:347px;letter-spacing:-0.14px;}
#t1o_324{left:532px;bottom:347px;letter-spacing:-0.14px;}
#t1p_324{left:81px;bottom:322px;letter-spacing:-0.16px;}
#t1q_324{left:142px;bottom:322px;letter-spacing:-0.16px;}
#t1r_324{left:189px;bottom:322px;letter-spacing:-0.16px;}
#t1s_324{left:399px;bottom:329px;}
#t1t_324{left:439px;bottom:322px;letter-spacing:-0.15px;}
#t1u_324{left:532px;bottom:322px;letter-spacing:-0.12px;}
#t1v_324{left:532px;bottom:301px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1w_324{left:532px;bottom:284px;letter-spacing:-0.12px;}
#t1x_324{left:532px;bottom:267px;letter-spacing:-0.11px;}
#t1y_324{left:189px;bottom:243px;letter-spacing:-0.11px;}
#t1z_324{left:532px;bottom:243px;letter-spacing:-0.14px;}
#t20_324{left:189px;bottom:218px;letter-spacing:-0.14px;}
#t21_324{left:532px;bottom:218px;letter-spacing:-0.12px;}
#t22_324{left:532px;bottom:197px;letter-spacing:-0.1px;}
#t23_324{left:532px;bottom:180px;letter-spacing:-0.1px;}
#t24_324{left:189px;bottom:156px;letter-spacing:-0.11px;}
#t25_324{left:532px;bottom:156px;letter-spacing:-0.14px;}
#t26_324{left:532px;bottom:134px;letter-spacing:-0.12px;}
#t27_324{left:532px;bottom:118px;letter-spacing:-0.09px;}
#t28_324{left:72px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t29_324{left:158px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2a_324{left:201px;bottom:1068px;letter-spacing:0.12px;}
#t2b_324{left:665px;bottom:1068px;letter-spacing:0.11px;}
#t2c_324{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2d_324{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2e_324{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2f_324{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#t2g_324{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2h_324{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2i_324{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_324{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_324{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_324{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_324{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_324{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_324{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts324" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg324Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg324" style="-webkit-user-select: none;"><object width="935" height="1210" data="324/324.svg" type="image/svg+xml" id="pdf324" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_324" class="t s1_324">2-308 </span><span id="t2_324" class="t s1_324">Vol. 4 </span>
<span id="t3_324" class="t s2_324">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_324" class="t s3_324">1F5H </span><span id="t5_324" class="t s3_324">501 </span><span id="t6_324" class="t s3_324">MSR_PRMRR_PHYS_MASK </span><span id="t7_324" class="t s3_324">Core </span><span id="t8_324" class="t s3_324">Processor Reserved Memory Range Register - </span>
<span id="t9_324" class="t s3_324">Physical Mask Control Register (R/W) </span>
<span id="ta_324" class="t s3_324">9:0 </span><span id="tb_324" class="t s3_324">Reserved </span>
<span id="tc_324" class="t s3_324">10 </span><span id="td_324" class="t s3_324">Lock </span>
<span id="te_324" class="t s3_324">Lock bit for the PRMRR. </span>
<span id="tf_324" class="t s3_324">11 </span><span id="tg_324" class="t s3_324">VLD </span>
<span id="th_324" class="t s3_324">Enable bit for the PRMRR. </span>
<span id="ti_324" class="t s3_324">45:12 </span><span id="tj_324" class="t s3_324">Mask </span>
<span id="tk_324" class="t s3_324">PRMRR MASK bits. </span>
<span id="tl_324" class="t s3_324">63:46 </span><span id="tm_324" class="t s3_324">Reserved </span>
<span id="tn_324" class="t s3_324">1FBH </span><span id="to_324" class="t s3_324">507 </span><span id="tp_324" class="t s3_324">MSR_PRMRR_VALID_CONFIG </span><span id="tq_324" class="t s3_324">Core </span><span id="tr_324" class="t s3_324">Valid PRMRR Configurations (R/W) </span>
<span id="ts_324" class="t s3_324">0 </span><span id="tt_324" class="t s3_324">1M supported MEE size. </span>
<span id="tu_324" class="t s3_324">4:1 </span><span id="tv_324" class="t s3_324">Reserved </span>
<span id="tw_324" class="t s3_324">5 </span><span id="tx_324" class="t s3_324">32M supported MEE size. </span>
<span id="ty_324" class="t s3_324">6 </span><span id="tz_324" class="t s3_324">64M supported MEE size. </span>
<span id="t10_324" class="t s3_324">7 </span><span id="t11_324" class="t s3_324">128M supported MEE size. </span>
<span id="t12_324" class="t s3_324">31:8 </span><span id="t13_324" class="t s3_324">Reserved </span>
<span id="t14_324" class="t s3_324">2F4H </span><span id="t15_324" class="t s3_324">756 </span><span id="t16_324" class="t s3_324">MSR_UNCORE_PRMRR_PHYS_BASE </span>
<span id="t17_324" class="t s4_324">1 </span>
<span id="t18_324" class="t s3_324">Package </span><span id="t19_324" class="t s3_324">(R/W) </span>
<span id="t1a_324" class="t s3_324">The PRMRR range is used to protect the processor </span>
<span id="t1b_324" class="t s3_324">reserved memory from unauthorized reads and </span>
<span id="t1c_324" class="t s3_324">writes. Any IO access to this range is aborted. This </span>
<span id="t1d_324" class="t s3_324">register controls the location of the PRMRR range by </span>
<span id="t1e_324" class="t s3_324">indicating its starting address. It functions in tandem </span>
<span id="t1f_324" class="t s3_324">with the PRMRR mask register. </span>
<span id="t1g_324" class="t s3_324">11:0 </span><span id="t1h_324" class="t s3_324">Reserved </span>
<span id="t1i_324" class="t s3_324">PAWIDTH-1:12 </span><span id="t1j_324" class="t s3_324">Range Base </span>
<span id="t1k_324" class="t s3_324">This field corresponds to bits PAWIDTH-1:12 of the </span>
<span id="t1l_324" class="t s3_324">base address memory range which is allocated to </span>
<span id="t1m_324" class="t s3_324">PRMRR memory. </span>
<span id="t1n_324" class="t s3_324">63:PAWIDTH </span><span id="t1o_324" class="t s3_324">Reserved </span>
<span id="t1p_324" class="t s3_324">2F5H </span><span id="t1q_324" class="t s3_324">757 </span><span id="t1r_324" class="t s3_324">MSR_UNCORE_PRMRR_PHYS_MASK </span>
<span id="t1s_324" class="t s4_324">1 </span>
<span id="t1t_324" class="t s3_324">Package </span><span id="t1u_324" class="t s3_324">(R/W) </span>
<span id="t1v_324" class="t s3_324">This register controls the size of the PRMRR range by </span>
<span id="t1w_324" class="t s3_324">indicating which address bits must match the PRMRR </span>
<span id="t1x_324" class="t s3_324">base register value. </span>
<span id="t1y_324" class="t s3_324">9:0 </span><span id="t1z_324" class="t s3_324">Reserved </span>
<span id="t20_324" class="t s3_324">10 </span><span id="t21_324" class="t s3_324">Lock </span>
<span id="t22_324" class="t s3_324">Setting this bit locks all writeable settings in this </span>
<span id="t23_324" class="t s3_324">register, including itself. </span>
<span id="t24_324" class="t s3_324">11 </span><span id="t25_324" class="t s3_324">Range_En </span>
<span id="t26_324" class="t s3_324">Indicates whether the PRMRR range is enabled and </span>
<span id="t27_324" class="t s3_324">valid. </span>
<span id="t28_324" class="t s5_324">Table 2-41. </span><span id="t29_324" class="t s5_324">Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Based </span>
<span id="t2a_324" class="t s5_324">on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture </span><span id="t2b_324" class="t s5_324">(Contd.) </span>
<span id="t2c_324" class="t s6_324">Register </span>
<span id="t2d_324" class="t s6_324">Address </span><span id="t2e_324" class="t s6_324">Register Name / Bit Fields </span><span id="t2f_324" class="t s6_324">Scope </span><span id="t2g_324" class="t s6_324">Bit Description </span>
<span id="t2h_324" class="t s6_324">Hex </span><span id="t2i_324" class="t s6_324">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
