$date
	Mon Feb 10 10:50:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module fullAdder_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # Cin $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 # Cin $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1!
1#
1%
1$
#20
0"
0#
0%
#30
