Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 27 17:04:45 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.938        0.000                      0                   73        0.106        0.000                      0                   73        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 6.734}      13.468          74.250          
  clkfbout_clk_wiz_1    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 6.734}      13.468          74.250          
  clkfbout_clk_wiz_1_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1          8.938        0.000                      0                   73        0.234        0.000                      0                   73        6.234        0.000                       0                    37  
  clkfbout_clk_wiz_1                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1        8.941        0.000                      0                   73        0.234        0.000                      0                   73        6.234        0.000                       0                    37  
  clkfbout_clk_wiz_1_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          8.938        0.000                      0                   73        0.106        0.000                      0                   73  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        8.938        0.000                      0                   73        0.106        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  vga_controller/vcounter_reg[0]/Q
                         net (fo=12, routed)          0.129    -0.313    vga_controller/vga_vcnt[0]
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vga_controller/vcounter[5]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.091    -0.501    vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.233%)  route 0.165ns (43.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT5 (Prop_lut5_I3_O)        0.048    -0.227 r  pos0[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in[9]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.473    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X55Y102        FDRE                                         r  vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  vga_controller/vcounter_reg[7]/Q
                         net (fo=11, routed)          0.196    -0.268    vga_controller/vga_vcnt[7]
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  vga_controller/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/vcounter[10]_i_3_n_0
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.121    -0.471    vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.882%)  route 0.165ns (44.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  pos0[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in[8]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.483    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I1_O)        0.043    -0.205 r  pos0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[2]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.467    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.043    -0.205 r  pos0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[4]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.467    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.854%)  route 0.133ns (35.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.324    vga_controller/vga_vcnt[1]
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_controller/vcounter[3]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.091    -0.498    vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  pos0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    p_0_in[3]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.477    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pos0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.242    pos0_reg[6]
    SLICE_X56Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.199 r  pos0[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    p_0_in[7]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.473    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.583%)  route 0.197ns (51.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.558    -0.606    vga_controller/clk_out1
    SLICE_X52Y106        FDRE                                         r  vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vga_controller/hcounter_reg[8]/Q
                         net (fo=13, routed)          0.197    -0.268    vga_controller/vga_hcnt[8]
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/data0[10]
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.827    -0.845    vga_controller/clk_out1
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_div_74/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   clk_div_74/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y100    pos0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y100    pos0_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y100    pos0_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y111    vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y111    vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X55Y105    vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X55Y106    vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y105    vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_74/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_74/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.125    12.310    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.141    pos0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.125    12.310    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.141    pos0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.125    12.310    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.141    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.125    12.310    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.141    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.125    12.310    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.141    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.125    12.372    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.203    pos0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.125    12.372    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.203    pos0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.125    12.372    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.203    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.125    12.372    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.203    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.125    12.372    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.203    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  vga_controller/vcounter_reg[0]/Q
                         net (fo=12, routed)          0.129    -0.313    vga_controller/vga_vcnt[0]
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vga_controller/vcounter[5]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.091    -0.501    vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.233%)  route 0.165ns (43.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT5 (Prop_lut5_I3_O)        0.048    -0.227 r  pos0[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in[9]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.473    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X55Y102        FDRE                                         r  vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  vga_controller/vcounter_reg[7]/Q
                         net (fo=11, routed)          0.196    -0.268    vga_controller/vga_vcnt[7]
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  vga_controller/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/vcounter[10]_i_3_n_0
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.121    -0.471    vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.882%)  route 0.165ns (44.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  pos0[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in[8]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.483    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I1_O)        0.043    -0.205 r  pos0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[2]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.467    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.043    -0.205 r  pos0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[4]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.467    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.854%)  route 0.133ns (35.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.324    vga_controller/vga_vcnt[1]
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_controller/vcounter[3]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.091    -0.498    vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  pos0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    p_0_in[3]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.477    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pos0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.242    pos0_reg[6]
    SLICE_X56Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.199 r  pos0[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    p_0_in[7]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.473    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.583%)  route 0.197ns (51.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.558    -0.606    vga_controller/clk_out1
    SLICE_X52Y106        FDRE                                         r  vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vga_controller/hcounter_reg[8]/Q
                         net (fo=13, routed)          0.197    -0.268    vga_controller/vga_hcnt[8]
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/data0[10]
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.827    -0.845    vga_controller/clk_out1
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_div_74/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   clk_div_74/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y99     pos0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y100    pos0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y100    pos0_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X56Y100    pos0_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y111    vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y111    vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X55Y105    vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X55Y106    vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y105    vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y99     pos0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X56Y100    pos0_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_74/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_74/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_74/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1 rise@13.468ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  vga_controller/vcounter_reg[0]/Q
                         net (fo=12, routed)          0.129    -0.313    vga_controller/vga_vcnt[0]
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vga_controller/vcounter[5]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.128    -0.464    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.091    -0.373    vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.233%)  route 0.165ns (43.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT5 (Prop_lut5_I3_O)        0.048    -0.227 r  pos0[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in[9]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.128    -0.476    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.345    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X55Y102        FDRE                                         r  vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  vga_controller/vcounter_reg[7]/Q
                         net (fo=11, routed)          0.196    -0.268    vga_controller/vga_vcnt[7]
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  vga_controller/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/vcounter[10]_i_3_n_0
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.128    -0.464    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.121    -0.343    vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.882%)  route 0.165ns (44.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  pos0[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in[8]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.128    -0.476    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.355    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I1_O)        0.043    -0.205 r  pos0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[2]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.128    -0.471    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.340    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.043    -0.205 r  pos0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[4]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.128    -0.471    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.340    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.854%)  route 0.133ns (35.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.324    vga_controller/vga_vcnt[1]
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_controller/vcounter[3]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.128    -0.461    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.091    -0.370    vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  pos0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    p_0_in[3]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.128    -0.471    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.350    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pos0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.242    pos0_reg[6]
    SLICE_X56Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.199 r  pos0[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    p_0_in[7]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.128    -0.476    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.345    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.583%)  route 0.197ns (51.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.558    -0.606    vga_controller/clk_out1
    SLICE_X52Y106        FDRE                                         r  vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vga_controller/hcounter_reg[8]/Q
                         net (fo=13, routed)          0.197    -0.268    vga_controller/vga_hcnt[8]
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/data0[10]
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.827    -0.845    vga_controller/clk_out1
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.128    -0.462    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.092    -0.370    vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[0]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.251ns (30.293%)  route 2.879ns (69.707%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 11.954 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.680     3.200    sel
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    11.954    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.480    12.434    
                         clock uncertainty           -0.128    12.307    
    SLICE_X56Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.138    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[5]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_1_1 rise@13.468ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.251ns (31.373%)  route 2.736ns (68.627%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.937 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.610    -0.930    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.327     0.875    vga_controller/vga_vcnt[1]
    SLICE_X55Y102        LUT4 (Prop_lut4_I3_O)        0.323     1.198 f  vga_controller/pos0[9]_i_7/O
                         net (fo=1, routed)           0.436     1.634    vga_controller/pos0[9]_i_7_n_0
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.326     1.960 r  vga_controller/pos0[9]_i_4/O
                         net (fo=1, routed)           0.435     2.395    vga_controller/pos0[9]_i_4_n_0
    SLICE_X55Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  vga_controller/pos0[9]_i_1/O
                         net (fo=10, routed)          0.538     3.057    sel
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.041    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          1.490    11.937    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.560    12.497    
                         clock uncertainty           -0.128    12.369    
    SLICE_X56Y100        FDRE (Setup_fdre_C_CE)      -0.169    12.200    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  9.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  vga_controller/vcounter_reg[0]/Q
                         net (fo=12, routed)          0.129    -0.313    vga_controller/vga_vcnt[0]
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vga_controller/vcounter[5]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y101        FDRE                                         r  vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.128    -0.464    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.091    -0.373    vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.233%)  route 0.165ns (43.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT5 (Prop_lut5_I3_O)        0.048    -0.227 r  pos0[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in[9]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[9]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.128    -0.476    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.345    pos0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X55Y102        FDRE                                         r  vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  vga_controller/vcounter_reg[7]/Q
                         net (fo=11, routed)          0.196    -0.268    vga_controller/vga_vcnt[7]
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  vga_controller/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/vcounter[10]_i_3_n_0
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X54Y102        FDRE                                         r  vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.128    -0.464    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.121    -0.343    vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pos0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.882%)  route 0.165ns (44.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.275    pos0_reg[8]
    SLICE_X56Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  pos0[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in[8]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[8]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.128    -0.476    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.355    pos0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I1_O)        0.043    -0.205 r  pos0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[2]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[2]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.128    -0.471    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.340    pos0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.043    -0.205 r  pos0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    p_0_in[4]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[4]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.128    -0.471    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.340    pos0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.854%)  route 0.133ns (35.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.559    -0.605    vga_controller/clk_out1
    SLICE_X54Y101        FDRE                                         r  vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  vga_controller/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.324    vga_controller/vga_vcnt[1]
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_controller/vcounter[3]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.844    vga_controller/clk_out1
    SLICE_X55Y100        FDRE                                         r  vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.128    -0.461    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.091    -0.370    vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pos0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pos0_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.248    pos0_reg[1]
    SLICE_X56Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  pos0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    p_0_in[3]
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    pixel_clk
    SLICE_X56Y99         FDRE                                         r  pos0_reg[3]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.128    -0.471    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.350    pos0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pos0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pos0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pos0_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.242    pos0_reg[6]
    SLICE_X56Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.199 r  pos0[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    p_0_in[7]
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.843    pixel_clk
    SLICE_X56Y100        FDRE                                         r  pos0_reg[7]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.128    -0.476    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.345    pos0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.583%)  route 0.197ns (51.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.558    -0.606    vga_controller/clk_out1
    SLICE_X52Y106        FDRE                                         r  vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vga_controller/hcounter_reg[8]/Q
                         net (fo=13, routed)          0.197    -0.268    vga_controller/vga_hcnt[8]
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.223    vga_controller/data0[10]
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_div_74/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_74/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_74/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_74/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_74/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_74/inst/clkout1_buf/O
                         net (fo=35, routed)          0.827    -0.845    vga_controller/clk_out1
    SLICE_X52Y105        FDRE                                         r  vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.128    -0.462    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.092    -0.370    vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.147    





