#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xc7d790 .scope module, "testbench" "testbench" 2 6;
 .timescale -9 -12;
P_0xc7d910 .param/l "BITS" 0 2 8, +C4<01000>;
v0xca4cc0_0 .var "Multiplicador", 7 0;
v0xca4d60_0 .var "Multiplicando", 7 0;
v0xca4e00_0 .net "Producto", 16 0, v0xca2e30_0;  1 drivers
v0xca4ea0_0 .net "Ready", 0 0, L_0xca5970;  1 drivers
v0xca4f90_0 .var "Start", 0 0;
v0xca50d0_0 .var "clk", 0 0;
v0xca5170_0 .var "rst", 0 0;
S_0xc4f050 .scope module, "DUT" "TOP" 2 17, 3 11 0, S_0xc7d790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
P_0xc4f220 .param/l "BITS" 0 3 11, +C4<01000>;
L_0xca6260 .functor NOT 1, v0xca5170_0, C4<0>, C4<0>, C4<0>;
v0xca3b90_0 .net "Add_Regs", 0 0, L_0xca5d80;  1 drivers
o0x7f99f769f4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xca3ca0_0 .net "C5", 0 0, o0x7f99f769f4c8;  0 drivers
o0x7f99f769f4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xca3d60_0 .net "C6", 0 0, o0x7f99f769f4f8;  0 drivers
v0xca3e30_0 .net "Decr_P", 0 0, L_0xca5e20;  1 drivers
v0xca3ed0_0 .net "Load_Regs", 0 0, L_0xca5a10;  1 drivers
v0xca3fc0_0 .net "Multiplicador", 7 0, v0xca4cc0_0;  1 drivers
v0xca40b0_0 .net "Multiplicando", 7 0, v0xca4d60_0;  1 drivers
v0xca41a0_0 .net "Producto", 16 0, v0xca2e30_0;  alias, 1 drivers
v0xca4240_0 .net "Q0", 0 0, v0xca2ed0_0;  1 drivers
v0xca4370_0 .net "Ready", 0 0, L_0xca5970;  alias, 1 drivers
v0xca4410_0 .net "S5", 0 0, L_0xca58d0;  1 drivers
v0xca44b0_0 .net "S6", 0 0, L_0xca5750;  1 drivers
v0xca4550_0 .net "S7", 0 0, L_0xca5660;  1 drivers
v0xca45f0_0 .net "Shift_Regs", 0 0, L_0xca5b40;  1 drivers
v0xca4690_0 .net "Start", 0 0, v0xca4f90_0;  1 drivers
v0xca4760_0 .net "Zero", 0 0, v0xca3060_0;  1 drivers
v0xca4850_0 .net "clk", 0 0, v0xca50d0_0;  1 drivers
v0xca4b10_0 .net "rst", 0 0, v0xca5170_0;  1 drivers
S_0xc62eb0 .scope module, "Controller" "Controlador" 3 36, 4 14 0, S_0xc4f050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "Condicion1"
    .port_info 3 /INPUT 1 "Condicion2"
    .port_info 4 /INPUT 1 "Condicion3"
    .port_info 5 /INPUT 1 "Condicion4"
    .port_info 6 /INPUT 1 "Condicion5"
    .port_info 7 /INPUT 1 "Condicion6"
    .port_info 8 /OUTPUT 1 "salida0"
    .port_info 9 /OUTPUT 1 "salida1"
    .port_info 10 /OUTPUT 1 "salida2"
    .port_info 11 /OUTPUT 1 "salida3"
    .port_info 12 /OUTPUT 1 "salida4"
    .port_info 13 /OUTPUT 1 "salida5"
    .port_info 14 /OUTPUT 1 "salida6"
    .port_info 15 /OUTPUT 1 "salida7"
P_0xc63080 .param/l "ANCHO_CONTADOR" 0 4 33, +C4<01000>;
P_0xc630c0 .param/l "ANCHO_MEMORIA" 0 4 35, +C4<010100>;
P_0xc63100 .param/l "BITS_SELECCION_SALTO" 0 4 34, +C4<011>;
v0xc9c3f0_0 .net "Condicion1", 0 0, v0xca4f90_0;  alias, 1 drivers
v0xc9c4b0_0 .net "Condicion2", 0 0, v0xca2ed0_0;  alias, 1 drivers
v0xc9c570_0 .net "Condicion3", 0 0, v0xca3060_0;  alias, 1 drivers
v0xc9c610_0 .net "Condicion4", 0 0, L_0xca6260;  1 drivers
v0xc9c6d0_0 .net "Condicion5", 0 0, o0x7f99f769f4c8;  alias, 0 drivers
v0xc9c7e0_0 .net "Condicion6", 0 0, o0x7f99f769f4f8;  alias, 0 drivers
v0xc9c8a0_0 .net "Cuenta_Direccion_Memoria", 7 0, v0xc9b830_0;  1 drivers
v0xc9c9b0_0 .net "Direccion_Salto", 7 0, L_0xca54b0;  1 drivers
v0xc9ca70_0 .net "Seleccion_De_Condicion_Salto", 2 0, L_0xca5fc0;  1 drivers
v0xc9cba0_0 .net "Senal_De_Carga_Contador", 0 0, v0xc9afa0_0;  1 drivers
L_0x7f99f76560a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc9cc40_0 .net/2u *"_s12", 0 0, L_0x7f99f76560a8;  1 drivers
L_0x7f99f76560f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc9cd00_0 .net/2u *"_s14", 0 0, L_0x7f99f76560f0;  1 drivers
v0xc9cde0_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xc9ce80_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
v0xc9cf50_0 .net "salida0", 0 0, L_0xca5e20;  alias, 1 drivers
v0xc9cff0_0 .net "salida1", 0 0, L_0xca5d80;  alias, 1 drivers
v0xc9d090_0 .net "salida2", 0 0, L_0xca5b40;  alias, 1 drivers
v0xc9d240_0 .net "salida3", 0 0, L_0xca5a10;  alias, 1 drivers
v0xc9d2e0_0 .net "salida4", 0 0, L_0xca5970;  alias, 1 drivers
v0xc9d380_0 .net "salida5", 0 0, L_0xca58d0;  alias, 1 drivers
v0xc9d420_0 .net "salida6", 0 0, L_0xca5750;  alias, 1 drivers
v0xc9d4e0_0 .net "salida7", 0 0, L_0xca5660;  alias, 1 drivers
v0xc9d5a0_0 .net "tmp0", 0 0, L_0xca5ec0;  1 drivers
L_0xca54b0 .part L_0xca53a0, 12, 8;
L_0xca5660 .part L_0xca53a0, 11, 1;
L_0xca5750 .part L_0xca53a0, 10, 1;
L_0xca58d0 .part L_0xca53a0, 9, 1;
L_0xca5970 .part L_0xca53a0, 8, 1;
L_0xca5a10 .part L_0xca53a0, 7, 1;
L_0xca5b40 .part L_0xca53a0, 6, 1;
L_0xca5d80 .part L_0xca53a0, 5, 1;
L_0xca5e20 .part L_0xca53a0, 4, 1;
L_0xca5ec0 .part L_0xca53a0, 3, 1;
L_0xca5fc0 .part L_0xca53a0, 0, 3;
LS_0xca6060_0_0 .concat [ 1 1 1 1], L_0x7f99f76560f0, v0xca4f90_0, v0xca2ed0_0, v0xca3060_0;
LS_0xca6060_0_4 .concat [ 1 1 1 1], L_0xca6260, o0x7f99f769f4c8, o0x7f99f769f4f8, L_0x7f99f76560a8;
L_0xca6060 .concat [ 4 4 0 0], LS_0xca6060_0_0, LS_0xca6060_0_4;
S_0xc61c50 .scope module, "MUX" "MuxCondiciones" 4 70, 5 10 0, S_0xc62eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "sel"
    .port_info 1 /INPUT 8 "in_bits"
    .port_info 2 /OUTPUT 1 "out"
P_0xc696d0 .param/l "SEL_BITS" 0 5 10, +C4<011>;
v0xc6fe80_0 .net "in_bits", 7 0, L_0xca6060;  1 drivers
v0xc9afa0_0 .var "out", 0 0;
v0xc9b060_0 .net "sel", 2 0, L_0xca5fc0;  alias, 1 drivers
E_0xc6c260 .event edge, v0xc9b060_0, v0xc6fe80_0;
S_0xc9b1d0 .scope module, "Uconta" "CounterWithLoad" 4 45, 6 11 0, S_0xc62eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LD_C"
    .port_info 3 /INPUT 8 "CuentaEntrada"
    .port_info 4 /OUTPUT 8 "cuenta"
P_0xc9b3a0 .param/l "ANCHO" 0 6 11, +C4<01000>;
v0xc9b570_0 .net "CuentaEntrada", 7 0, L_0xca54b0;  alias, 1 drivers
v0xc9b670_0 .net "LD_C", 0 0, v0xc9afa0_0;  alias, 1 drivers
v0xc9b760_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xc9b830_0 .var "cuenta", 7 0;
v0xc9b8d0_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
E_0xc9b510 .event posedge, v0xc9b760_0;
S_0xc9ba80 .scope module, "Umem" "SimpleRom" 4 53, 7 11 0, S_0xc62eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /OUTPUT 20 "Do"
P_0xc9bc50 .param/l "ANCHO" 0 7 11, +C4<010100>;
P_0xc9bc90 .param/l "ANCHO_DIR" 0 7 11, +C4<01000>;
L_0xca53a0/d .functor BUFZ 20, L_0xca5210, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0xca53a0 .delay 20 (5000,5000,5000) L_0xca53a0/d;
v0xc9be00_0 .net "A", 7 0, v0xc9b830_0;  alias, 1 drivers
v0xc9bf10_0 .net "Do", 19 0, L_0xca53a0;  1 drivers
v0xc9bfd0 .array "MATRIX", 255 0, 19 0;
v0xc9c0a0_0 .net *"_s0", 19 0, L_0xca5210;  1 drivers
v0xc9c180_0 .net *"_s2", 9 0, L_0xca52b0;  1 drivers
L_0x7f99f7656060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc9c2b0_0 .net *"_s5", 1 0, L_0x7f99f7656060;  1 drivers
L_0xca5210 .array/port v0xc9bfd0, L_0xca52b0;
L_0xca52b0 .concat [ 8 2 0 0], v0xc9b830_0, L_0x7f99f7656060;
S_0xc9d8f0 .scope module, "DP" "Datapath" 3 24, 8 13 0, S_0xc4f050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Load_Regs"
    .port_info 1 /INPUT 1 "Shift_Regs"
    .port_info 2 /INPUT 1 "Add_Regs"
    .port_info 3 /INPUT 1 "Decr_P"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /INPUT 8 "DP_B"
    .port_info 7 /INPUT 8 "DP_Q"
    .port_info 8 /OUTPUT 17 "Producto"
    .port_info 9 /OUTPUT 1 "Q0"
    .port_info 10 /OUTPUT 1 "Zero"
P_0xc9da70 .param/l "BITS" 0 8 13, +C4<01000>;
v0xca2580_0 .net "Add_Regs", 0 0, L_0xca5d80;  alias, 1 drivers
v0xca2640_0 .net "DP_B", 7 0, v0xca4d60_0;  alias, 1 drivers
v0xca2710_0 .net "DP_Q", 7 0, v0xca4cc0_0;  alias, 1 drivers
v0xca2810_0 .net "Decr_P", 0 0, L_0xca5e20;  alias, 1 drivers
v0xca2900_0 .var "EN_A", 0 0;
v0xca29f0_0 .var "EN_C", 0 0;
v0xca2a90_0 .var "EN_Q", 0 0;
v0xca2b60_0 .var "LS_A", 0 0;
v0xca2c30_0 .var "LS_Q", 0 0;
v0xca2d90_0 .net "Load_Regs", 0 0, L_0xca5a10;  alias, 1 drivers
v0xca2e30_0 .var "Producto", 16 0;
v0xca2ed0_0 .var "Q0", 0 0;
v0xca2f70_0 .net "Shift_Regs", 0 0, L_0xca5b40;  alias, 1 drivers
v0xca3060_0 .var "Zero", 0 0;
v0xca3100_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xca31a0_0 .net "cout", 0 0, v0xca2380_0;  1 drivers
v0xca3290_0 .net "cuenta", 2 0, v0xca0af0_0;  1 drivers
v0xca3440_0 .net "resultadoSum", 7 0, v0xca2420_0;  1 drivers
v0xca34e0_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
v0xca3580_0 .net "salidaParalelaA", 7 0, v0xc9e850_0;  1 drivers
v0xca3670_0 .net "salidaParalelaC", 0 0, v0xca0140_0;  1 drivers
v0xca3710_0 .net "salidaParalelaQ", 7 0, v0xca1890_0;  1 drivers
v0xca37b0_0 .net "salidaRegB", 7 0, v0xc9f3f0_0;  1 drivers
v0xca38a0_0 .net "salidaSerieA", 0 0, v0xc9e930_0;  1 drivers
v0xca3990_0 .net "salidaSerieC", 0 0, v0xca0220_0;  1 drivers
v0xca3a30_0 .net "salidaSerieQ", 0 0, v0xca1970_0;  1 drivers
E_0xc9dc80/0 .event edge, v0xc9e2e0_0, v0xc9e850_0, v0xca1890_0, v0xca1970_0;
E_0xc9dc80/1 .event edge, v0xca0af0_0;
E_0xc9dc80 .event/or E_0xc9dc80/0, E_0xc9dc80/1;
E_0xc9dcf0 .event edge, v0xc9d090_0;
E_0xc9dd50 .event edge, v0xc9cff0_0;
E_0xc9ddb0 .event edge, v0xc9d240_0;
S_0xc9de20 .scope module, "RegisterA" "RegSalidaSerieYParalela_EN" 8 45, 9 11 0, S_0xc9d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LS"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 8 "DP"
    .port_info 6 /OUTPUT 1 "outSerie"
    .port_info 7 /OUTPUT 8 "outParalela"
P_0xc9e010 .param/l "BITS" 0 9 11, +C4<01000>;
v0xc9e2e0_0 .net "D", 0 0, v0xca0220_0;  alias, 1 drivers
v0xc9e3c0_0 .net "DP", 7 0, v0xca2420_0;  alias, 1 drivers
v0xc9e4a0_0 .net "EN", 0 0, v0xca2900_0;  1 drivers
v0xc9e570_0 .net "LS", 0 0, v0xca2b60_0;  1 drivers
v0xc9e630_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xc9e770_0 .var "next_state", 7 0;
v0xc9e850_0 .var "outParalela", 7 0;
v0xc9e930_0 .var "outSerie", 0 0;
v0xc9e9f0_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
v0xc9eb20_0 .var "state", 7 0;
E_0xc9e210 .event edge, v0xc9eb20_0;
E_0xc9e270/0 .event edge, v0xc9e4a0_0, v0xc9e570_0, v0xc9e3c0_0, v0xc9e2e0_0;
E_0xc9e270/1 .event edge, v0xc9eb20_0;
E_0xc9e270 .event/or E_0xc9e270/0, E_0xc9e270/1;
S_0xc9ed50 .scope module, "RegisterB" "RegParalelaParalela_EN" 8 30, 10 10 0, S_0xc9d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 8 "DP"
    .port_info 4 /OUTPUT 8 "out"
P_0xc9eef0 .param/l "BITS" 0 10 10, +C4<01000>;
v0xc9f0f0_0 .net "DP", 7 0, v0xca4d60_0;  alias, 1 drivers
v0xc9f1f0_0 .net "EN", 0 0, L_0xca5a10;  alias, 1 drivers
v0xc9f2b0_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xc9f350_0 .var "next_state", 7 0;
v0xc9f3f0_0 .var "out", 7 0;
v0xc9f500_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
v0xc9f5a0_0 .var "state", 7 0;
E_0xc9f030 .event edge, v0xc9f5a0_0;
E_0xc9f090 .event edge, v0xc9d240_0, v0xc9f0f0_0, v0xc9f5a0_0;
S_0xc9f720 .scope module, "RegisterC" "RegSalidaSerieYParalela_EN" 8 37, 9 11 0, S_0xc9d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LS"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 1 "DP"
    .port_info 6 /OUTPUT 1 "outSerie"
    .port_info 7 /OUTPUT 1 "outParalela"
P_0xc9f8f0 .param/l "BITS" 0 9 11, +C4<01>;
L_0x7f99f7656018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc9fba0_0 .net "D", 0 0, L_0x7f99f7656018;  1 drivers
v0xc9fc80_0 .net "DP", 0 0, v0xca2380_0;  alias, 1 drivers
v0xc9fd60_0 .net "EN", 0 0, v0xca29f0_0;  1 drivers
v0xc9fe30_0 .net "LS", 0 0, L_0xca5b40;  alias, 1 drivers
v0xc9ff00_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xca0080_0 .var "next_state", 0 0;
v0xca0140_0 .var "outParalela", 0 0;
v0xca0220_0 .var "outSerie", 0 0;
v0xca02c0_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
v0xca0480_0 .var "state", 0 0;
E_0xc9fad0 .event edge, v0xca0480_0;
E_0xc9fb30/0 .event edge, v0xc9fd60_0, v0xc9d090_0, v0xc9fc80_0, v0xc9fba0_0;
E_0xc9fb30/1 .event edge, v0xca0480_0;
E_0xc9fb30 .event/or E_0xc9fb30/0, E_0xc9fb30/1;
S_0xca0640 .scope module, "RegisterP" "ContadorAbajo_EN" 8 70, 11 5 0, S_0xc9d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /OUTPUT 3 "cuenta"
P_0xc9ffa0 .param/l "BITS" 0 11 5, +C4<011>;
v0xca0960_0 .net "EN", 0 0, L_0xca5e20;  alias, 1 drivers
v0xca0a50_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xca0af0_0 .var "cuenta", 2 0;
v0xca0bc0_0 .var "next_state", 2 0;
v0xca0ca0_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
v0xca0d90_0 .var "state", 2 0;
E_0xca08a0 .event edge, v0xca0d90_0;
E_0xca0900 .event edge, v0xc9cf50_0, v0xca0d90_0;
S_0xca0ef0 .scope module, "RegisterQ" "RegSalidaSerieYParalela_EN" 8 54, 9 11 0, S_0xc9d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LS"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 8 "DP"
    .port_info 6 /OUTPUT 1 "outSerie"
    .port_info 7 /OUTPUT 8 "outParalela"
P_0xca1110 .param/l "BITS" 0 9 11, +C4<01000>;
v0xca13b0_0 .net "D", 0 0, v0xc9e930_0;  alias, 1 drivers
v0xca1470_0 .net "DP", 7 0, v0xca4cc0_0;  alias, 1 drivers
v0xca1530_0 .net "EN", 0 0, v0xca2a90_0;  1 drivers
v0xca1600_0 .net "LS", 0 0, v0xca2c30_0;  1 drivers
v0xca16c0_0 .net "clk", 0 0, v0xca50d0_0;  alias, 1 drivers
v0xca17b0_0 .var "next_state", 7 0;
v0xca1890_0 .var "outParalela", 7 0;
v0xca1970_0 .var "outSerie", 0 0;
v0xca1a30_0 .net "rst", 0 0, v0xca5170_0;  alias, 1 drivers
v0xca1b60_0 .var "state", 7 0;
E_0xca1310 .event edge, v0xca1b60_0;
E_0xca1370/0 .event edge, v0xca1530_0, v0xca1600_0, v0xca1470_0, v0xc9e930_0;
E_0xca1370/1 .event edge, v0xca1b60_0;
E_0xca1370 .event/or E_0xca1370/0, E_0xca1370/1;
S_0xca1d40 .scope module, "sum" "sumador" 8 63, 12 6 0, S_0xc9d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "Cout"
P_0xca1ec0 .param/l "BITS" 0 12 6, +C4<01000>;
v0xca2080_0 .net "A", 7 0, v0xc9e850_0;  alias, 1 drivers
v0xca2190_0 .net "B", 7 0, v0xc9f3f0_0;  alias, 1 drivers
v0xca2260_0 .net "Cin", 0 0, v0xca0220_0;  alias, 1 drivers
v0xca2380_0 .var "Cout", 0 0;
v0xca2420_0 .var "S", 7 0;
E_0xca2020 .event edge, v0xc9e850_0, v0xc9f3f0_0, v0xc9e2e0_0;
    .scope S_0xc9ed50;
T_0 ;
    %wait E_0xc9b510;
    %load/v 8, v0xc9f500_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xc9f5a0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xc9f350_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xc9f5a0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xc9ed50;
T_1 ;
    %wait E_0xc9f090;
    %load/v 8, v0xc9f1f0_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.0, 4;
    %load/v 8, v0xc9f0f0_0, 8;
    %set/v v0xc9f350_0, 8, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0xc9f5a0_0, 8;
    %set/v v0xc9f350_0, 8, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xc9ed50;
T_2 ;
    %wait E_0xc9f030;
    %load/v 8, v0xc9f5a0_0, 8;
    %set/v v0xc9f3f0_0, 8, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xc9f720;
T_3 ;
    %wait E_0xc9b510;
    %load/v 8, v0xca02c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xca0480_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0xca0080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xca0480_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xc9f720;
T_4 ;
    %wait E_0xc9fb30;
    %load/v 8, v0xc9fd60_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.0, 4;
    %load/v 8, v0xc9fe30_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/v 8, v0xc9fc80_0, 1;
    %set/v v0xca0080_0, 8, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0xc9fba0_0, 1;
    %set/v v0xca0080_0, 8, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xca0480_0, 1;
    %set/v v0xca0080_0, 8, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xc9f720;
T_5 ;
    %wait E_0xc9fad0;
    %load/v 8, v0xca0480_0, 1;
    %set/v v0xca0220_0, 8, 1;
    %load/v 8, v0xca0480_0, 1;
    %set/v v0xca0140_0, 8, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xc9de20;
T_6 ;
    %wait E_0xc9b510;
    %load/v 8, v0xc9e9f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xc9eb20_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0xc9e770_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xc9eb20_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xc9de20;
T_7 ;
    %wait E_0xc9e270;
    %load/v 8, v0xc9e4a0_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v0xc9e570_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v0xc9e3c0_0, 8;
    %set/v v0xc9e770_0, 8, 8;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 16, v0xc9eb20_0, 7;
    %jmp T_7.5;
T_7.4 ;
    %mov 16, 2, 7;
T_7.5 ;
    %mov 8, 16, 7; Move signal select into place
    %load/v 15, v0xc9e2e0_0, 1;
    %set/v v0xc9e770_0, 8, 8;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0xc9eb20_0, 8;
    %set/v v0xc9e770_0, 8, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xc9de20;
T_8 ;
    %wait E_0xc9e210;
    %load/v 8, v0xc9eb20_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0xc9e930_0, 8, 1;
    %load/v 8, v0xc9eb20_0, 8;
    %set/v v0xc9e850_0, 8, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xca0ef0;
T_9 ;
    %wait E_0xc9b510;
    %load/v 8, v0xca1a30_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xca1b60_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0xca17b0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xca1b60_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xca0ef0;
T_10 ;
    %wait E_0xca1370;
    %load/v 8, v0xca1530_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v0xca1600_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v0xca1470_0, 8;
    %set/v v0xca17b0_0, 8, 8;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.4, 4;
    %load/x1p 16, v0xca1b60_0, 7;
    %jmp T_10.5;
T_10.4 ;
    %mov 16, 2, 7;
T_10.5 ;
    %mov 8, 16, 7; Move signal select into place
    %load/v 15, v0xca13b0_0, 1;
    %set/v v0xca17b0_0, 8, 8;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0xca1b60_0, 8;
    %set/v v0xca17b0_0, 8, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xca0ef0;
T_11 ;
    %wait E_0xca1310;
    %load/v 8, v0xca1b60_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0xca1970_0, 8, 1;
    %load/v 8, v0xca1b60_0, 8;
    %set/v v0xca1890_0, 8, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xca1d40;
T_12 ;
    %wait E_0xca2020;
    %load/v 8, v0xca2080_0, 8;
    %pad 16, 0, 1;
    %load/v 17, v0xca2190_0, 8;
    %pad 25, 0, 1;
    %add 8, 17, 9;
    %load/v 17, v0xca2260_0, 1;
    %pad 18, 0, 8;
    %add 8, 17, 9;
    %set/v v0xca2420_0, 8, 8;
    %set/v v0xca2380_0, 16, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xca0640;
T_13 ;
    %wait E_0xc9b510;
    %load/v 8, v0xca0ca0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0xca0d90_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0xca0bc0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xca0d90_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xca0640;
T_14 ;
    %wait E_0xca0900;
    %load/v 8, v0xca0960_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0xca0d90_0, 3;
    %set/v v0xca0bc0_0, 8, 3;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0xca0d90_0, 3;
    %subi 8, 1, 3;
    %set/v v0xca0bc0_0, 8, 3;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xca0640;
T_15 ;
    %wait E_0xca08a0;
    %load/v 8, v0xca0d90_0, 3;
    %set/v v0xca0af0_0, 8, 3;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xc9d8f0;
T_16 ;
    %wait E_0xc9ddb0;
    %load/v 8, v0xca2d90_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.0, 4;
    %set/v v0xca2a90_0, 1, 1;
    %set/v v0xca2c30_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %set/v v0xca2c30_0, 1, 1;
    %set/v v0xca2a90_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xc9d8f0;
T_17 ;
    %wait E_0xc9dd50;
    %load/v 8, v0xca2580_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_17.0, 4;
    %set/v v0xca2900_0, 1, 1;
    %set/v v0xca2b60_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %set/v v0xca2b60_0, 1, 1;
    %set/v v0xca2900_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xc9d8f0;
T_18 ;
    %wait E_0xc9dcf0;
    %load/v 8, v0xca2f70_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.0, 4;
    %set/v v0xca29f0_0, 1, 1;
    %set/v v0xca2900_0, 1, 1;
    %set/v v0xca2a90_0, 1, 1;
    %set/v v0xca2b60_0, 1, 1;
    %set/v v0xca2c30_0, 1, 1;
    %jmp T_18.1;
T_18.0 ;
    %set/v v0xca2b60_0, 1, 1;
    %set/v v0xca29f0_0, 0, 1;
    %set/v v0xca2900_0, 0, 1;
    %set/v v0xca2a90_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xc9d8f0;
T_19 ;
    %wait E_0xc9dc80;
    %load/v 8, v0xca3710_0, 8;
    %load/v 16, v0xca3580_0, 8;
    %load/v 24, v0xca3990_0, 1;
    %set/v v0xca2e30_0, 8, 17;
    %load/v 8, v0xca3a30_0, 1;
    %set/v v0xca2ed0_0, 8, 1;
    %load/v 8, v0xca3290_0, 3;
    %pad 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_19.0, 4;
    %set/v v0xca3060_0, 1, 1;
    %jmp T_19.1;
T_19.0 ;
    %set/v v0xca3060_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xc9b1d0;
T_20 ;
    %wait E_0xc9b510;
    %load/v 8, v0xc9b8d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xc9b830_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0xc9b670_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0xc9b570_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xc9b830_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xc9b830_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xc9b830_0, 0, 8;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xc9ba80;
T_21 ;
    %vpi_call/w 7 23 "$readmemh", "rom_content_t-CEROS.mem", v0xc9bfd0 {0 0};
    %end;
    .thread T_21;
    .scope S_0xc61c50;
T_22 ;
    %wait E_0xc6c260;
    %ix/getv 1, v0xc9b060_0;
    %jmp/1 T_22.0, 4;
    %load/x1p 8, v0xc6fe80_0, 1;
    %jmp T_22.1;
T_22.0 ;
    %mov 8, 2, 1;
T_22.1 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0xc9afa0_0, 8, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xc7d790;
T_23 ;
    %vpi_call/w 2 29 "$dumpfile", "testbench.vcd" {0 0};
    %vpi_call/w 2 30 "$dumpvars", 1'sb0, S_0xc7d790 {0 0};
    %end;
    .thread T_23;
    .scope S_0xc7d790;
T_24 ;
    %set/v v0xca50d0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0xc7d790;
T_25 ;
    %delay 5000, 0;
    %load/v 8, v0xca50d0_0, 1;
    %inv 8, 1;
    %set/v v0xca50d0_0, 8, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0xc7d790;
T_26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xca5170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xca4f90_0, 0, 0;
    %wait E_0xc9b510;
    %ix/load 0, 1, 0;
    %assign/v0 v0xca5170_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xca4f90_0, 0, 1;
    %movi 8, 23, 8;
    %set/v v0xca4d60_0, 8, 8;
    %movi 8, 19, 8;
    %set/v v0xca4cc0_0, 8, 8;
    %movi 8, 100, 8;
T_26.0 %cmp/s 0, 8, 8;
    %jmp/0xz T_26.1, 5;
    %add 8, 1, 8;
    %wait E_0xc9b510;
    %load/v 16, v0xca4ea0_0, 1;
    %jmp/0xz  T_26.2, 16;
    %vpi_call/w 2 53 "$finish" {0 0};
T_26.2 ;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call/w 2 57 "$finish" {0 0};
    %end;
    .thread T_26;
    .scope S_0xc7d790;
T_27 ;
    %vpi_call/w 2 61 "$monitor", "Producto=%b, Ready=%b", v0xca4e00_0, v0xca4ea0_0 {0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./Controlador.v";
    "./MuxCondiciones.v";
    "./CounterWithLoad.v";
    "./SimpleRom.v";
    "./Datapath.sv";
    "./RegSalidaSerieYParalela_EN.sv";
    "./RegParalelaParalela_EN.sv";
    "./Contador.sv";
    "./Sumador.sv";
