+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |                                               u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D|
| clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |                                               u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D|
| clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out2_pll_62p5_clk_wiz_1_b64_b66_pll |clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |                                               u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D|
| clk_out2_pll_62p5_clk_wiz_1_b64_b66_pll |clk_out1_pll_375p0_clk_wiz_1_b64_b66_pll |u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
