{"vcs1":{"timestamp_begin":1680775745.063306378, "rt":1.40, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680775746.490827305, "rt":1.10, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680775747.613701210, "rt":0.69, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680775744.786877583}
{"VCS_COMP_START_TIME": 1680775744.786877583}
{"VCS_COMP_END_TIME": 1680775749.066584494}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338440}}
{"stitch_vcselab": {"peak_mem": 239088}}
