0.6
2018.3
Dec  6 2018
23:39:36
/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_b/assign_2_b.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_b/assign_2_b.srcs/sim_1/new/tstb_RCA.v,1599829422,verilog,,,,tst,,,,,,,,
/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_b/assign_2_b.srcs/sources_1/new/adders.v,1599830113,verilog,,/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_b/assign_2_b.srcs/sim_1/new/tstb_RCA.v,,CASCADE;CLA_4B;RCA;full_Adder,,,,,,,,
