Warning (10268): Verilog HDL information at rra.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/KIRUHA/Documents/fpga/src/arbiter/rra.sv Line: 15
