// Seed: 4067954905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_1.id_78 = 0;
  output wire id_3;
  output wire id_2;
  inout uwire id_1;
  wire id_7;
  ;
  wire id_8;
  assign id_1 = 1'd0;
endmodule
module module_1 #(
    parameter id_80 = 32'd73
) (
    output wire id_0,
    output supply0 id_1
    , id_73,
    output supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri id_11,
    output supply0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input tri id_15,
    input wand id_16,
    input supply1 id_17,
    input uwire id_18,
    input wand id_19,
    output tri0 id_20,
    input tri1 id_21,
    output tri1 id_22,
    input wand id_23,
    input tri0 id_24,
    output wand id_25,
    input wire id_26,
    output uwire id_27,
    output wand id_28,
    input wand id_29,
    inout tri1 id_30,
    output tri id_31,
    input tri0 id_32
    , id_74,
    input tri1 id_33,
    output supply0 id_34,
    input wand id_35,
    output wor id_36,
    output uwire id_37,
    output wand id_38,
    output wire id_39,
    output uwire id_40,
    input supply1 id_41,
    input tri id_42,
    input supply1 id_43,
    input supply1 id_44
    , id_75,
    input wor id_45,
    input wor id_46,
    output uwire id_47,
    output wor id_48,
    input tri1 id_49,
    input supply1 id_50,
    input tri0 id_51,
    output tri id_52,
    input tri1 id_53,
    input wor id_54,
    output wand id_55,
    input supply1 id_56,
    output supply0 id_57,
    input tri0 id_58,
    output supply1 id_59,
    input wire id_60,
    output supply1 id_61,
    input tri1 id_62,
    output tri id_63,
    input tri0 id_64,
    output supply0 id_65,
    output supply1 id_66,
    input supply0 id_67,
    input supply1 id_68,
    input tri1 id_69,
    input tri1 id_70,
    input tri1 id_71
);
  logic id_76 = id_53;
  wire  id_77;
  wor id_78, id_79, _id_80, id_81, id_82, id_83, id_84;
  wire id_85;
  assign id_59 = id_75[1<id_80];
  module_0 modCall_1 (
      id_84,
      id_81,
      id_76,
      id_85,
      id_79,
      id_79
  );
  assign id_0  = id_70;
  assign id_81 = 1'b0;
endmodule
