
Aether_Update.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007990  0800c000  0800c000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .mysection    00000000  08004000  08004000  0000a074  2**0
                  CONTENTS
  3 .rodata       00000504  08013990  08013990  00009990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08013e94  08013e94  0000a074  2**0
                  CONTENTS
  5 .ARM          00000008  08013e94  08013e94  00009e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08013e9c  08013e9c  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08013e9c  08013e9c  00009e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08013ea0  08013ea0  00009ea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000074  20000000  08013ea4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000432c  20000074  08013f18  0000a074  2**2
                  ALLOC
 11 ._user_heap_stack 00000718  200043a0  08013f18  0000a3a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016f7a  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003948  00000000  00000000  0002101e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013c0  00000000  00000000  00024968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f3c  00000000  00000000  00025d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019ce7  00000000  00000000  00026c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017723  00000000  00000000  0004094b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000992fb  00000000  00000000  0005806e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f1369  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a18  00000000  00000000  000f13ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  000f6dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c000 <__do_global_dtors_aux>:
 800c000:	b510      	push	{r4, lr}
 800c002:	4c05      	ldr	r4, [pc, #20]	@ (800c018 <__do_global_dtors_aux+0x18>)
 800c004:	7823      	ldrb	r3, [r4, #0]
 800c006:	b933      	cbnz	r3, 800c016 <__do_global_dtors_aux+0x16>
 800c008:	4b04      	ldr	r3, [pc, #16]	@ (800c01c <__do_global_dtors_aux+0x1c>)
 800c00a:	b113      	cbz	r3, 800c012 <__do_global_dtors_aux+0x12>
 800c00c:	4804      	ldr	r0, [pc, #16]	@ (800c020 <__do_global_dtors_aux+0x20>)
 800c00e:	f3af 8000 	nop.w
 800c012:	2301      	movs	r3, #1
 800c014:	7023      	strb	r3, [r4, #0]
 800c016:	bd10      	pop	{r4, pc}
 800c018:	20000074 	.word	0x20000074
 800c01c:	00000000 	.word	0x00000000
 800c020:	08013978 	.word	0x08013978

0800c024 <frame_dummy>:
 800c024:	b508      	push	{r3, lr}
 800c026:	4b03      	ldr	r3, [pc, #12]	@ (800c034 <frame_dummy+0x10>)
 800c028:	b11b      	cbz	r3, 800c032 <frame_dummy+0xe>
 800c02a:	4903      	ldr	r1, [pc, #12]	@ (800c038 <frame_dummy+0x14>)
 800c02c:	4803      	ldr	r0, [pc, #12]	@ (800c03c <frame_dummy+0x18>)
 800c02e:	f3af 8000 	nop.w
 800c032:	bd08      	pop	{r3, pc}
 800c034:	00000000 	.word	0x00000000
 800c038:	20000078 	.word	0x20000078
 800c03c:	08013978 	.word	0x08013978

0800c040 <memchr>:
 800c040:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800c044:	2a10      	cmp	r2, #16
 800c046:	db2b      	blt.n	800c0a0 <memchr+0x60>
 800c048:	f010 0f07 	tst.w	r0, #7
 800c04c:	d008      	beq.n	800c060 <memchr+0x20>
 800c04e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c052:	3a01      	subs	r2, #1
 800c054:	428b      	cmp	r3, r1
 800c056:	d02d      	beq.n	800c0b4 <memchr+0x74>
 800c058:	f010 0f07 	tst.w	r0, #7
 800c05c:	b342      	cbz	r2, 800c0b0 <memchr+0x70>
 800c05e:	d1f6      	bne.n	800c04e <memchr+0xe>
 800c060:	b4f0      	push	{r4, r5, r6, r7}
 800c062:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 800c066:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800c06a:	f022 0407 	bic.w	r4, r2, #7
 800c06e:	f07f 0700 	mvns.w	r7, #0
 800c072:	2300      	movs	r3, #0
 800c074:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 800c078:	3c08      	subs	r4, #8
 800c07a:	ea85 0501 	eor.w	r5, r5, r1
 800c07e:	ea86 0601 	eor.w	r6, r6, r1
 800c082:	fa85 f547 	uadd8	r5, r5, r7
 800c086:	faa3 f587 	sel	r5, r3, r7
 800c08a:	fa86 f647 	uadd8	r6, r6, r7
 800c08e:	faa5 f687 	sel	r6, r5, r7
 800c092:	b98e      	cbnz	r6, 800c0b8 <memchr+0x78>
 800c094:	d1ee      	bne.n	800c074 <memchr+0x34>
 800c096:	bcf0      	pop	{r4, r5, r6, r7}
 800c098:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800c09c:	f002 0207 	and.w	r2, r2, #7
 800c0a0:	b132      	cbz	r2, 800c0b0 <memchr+0x70>
 800c0a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c0a6:	3a01      	subs	r2, #1
 800c0a8:	ea83 0301 	eor.w	r3, r3, r1
 800c0ac:	b113      	cbz	r3, 800c0b4 <memchr+0x74>
 800c0ae:	d1f8      	bne.n	800c0a2 <memchr+0x62>
 800c0b0:	2000      	movs	r0, #0
 800c0b2:	4770      	bx	lr
 800c0b4:	3801      	subs	r0, #1
 800c0b6:	4770      	bx	lr
 800c0b8:	2d00      	cmp	r5, #0
 800c0ba:	bf06      	itte	eq
 800c0bc:	4635      	moveq	r5, r6
 800c0be:	3803      	subeq	r0, #3
 800c0c0:	3807      	subne	r0, #7
 800c0c2:	f015 0f01 	tst.w	r5, #1
 800c0c6:	d107      	bne.n	800c0d8 <memchr+0x98>
 800c0c8:	3001      	adds	r0, #1
 800c0ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800c0ce:	bf02      	ittt	eq
 800c0d0:	3001      	addeq	r0, #1
 800c0d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 800c0d6:	3001      	addeq	r0, #1
 800c0d8:	bcf0      	pop	{r4, r5, r6, r7}
 800c0da:	3801      	subs	r0, #1
 800c0dc:	4770      	bx	lr
 800c0de:	bf00      	nop

0800c0e0 <strlen>:
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0e6:	2a00      	cmp	r2, #0
 800c0e8:	d1fb      	bne.n	800c0e2 <strlen+0x2>
 800c0ea:	1a18      	subs	r0, r3, r0
 800c0ec:	3801      	subs	r0, #1
 800c0ee:	4770      	bx	lr

0800c0f0 <__aeabi_uldivmod>:
 800c0f0:	b953      	cbnz	r3, 800c108 <__aeabi_uldivmod+0x18>
 800c0f2:	b94a      	cbnz	r2, 800c108 <__aeabi_uldivmod+0x18>
 800c0f4:	2900      	cmp	r1, #0
 800c0f6:	bf08      	it	eq
 800c0f8:	2800      	cmpeq	r0, #0
 800c0fa:	bf1c      	itt	ne
 800c0fc:	f04f 31ff 	movne.w	r1, #4294967295
 800c100:	f04f 30ff 	movne.w	r0, #4294967295
 800c104:	f000 b96a 	b.w	800c3dc <__aeabi_idiv0>
 800c108:	f1ad 0c08 	sub.w	ip, sp, #8
 800c10c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800c110:	f000 f806 	bl	800c120 <__udivmoddi4>
 800c114:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c118:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c11c:	b004      	add	sp, #16
 800c11e:	4770      	bx	lr

0800c120 <__udivmoddi4>:
 800c120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c124:	9d08      	ldr	r5, [sp, #32]
 800c126:	460c      	mov	r4, r1
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d14e      	bne.n	800c1ca <__udivmoddi4+0xaa>
 800c12c:	4694      	mov	ip, r2
 800c12e:	458c      	cmp	ip, r1
 800c130:	4686      	mov	lr, r0
 800c132:	fab2 f282 	clz	r2, r2
 800c136:	d962      	bls.n	800c1fe <__udivmoddi4+0xde>
 800c138:	b14a      	cbz	r2, 800c14e <__udivmoddi4+0x2e>
 800c13a:	f1c2 0320 	rsb	r3, r2, #32
 800c13e:	4091      	lsls	r1, r2
 800c140:	fa20 f303 	lsr.w	r3, r0, r3
 800c144:	fa0c fc02 	lsl.w	ip, ip, r2
 800c148:	4319      	orrs	r1, r3
 800c14a:	fa00 fe02 	lsl.w	lr, r0, r2
 800c14e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800c152:	fa1f f68c 	uxth.w	r6, ip
 800c156:	fbb1 f4f7 	udiv	r4, r1, r7
 800c15a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800c15e:	fb07 1114 	mls	r1, r7, r4, r1
 800c162:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c166:	fb04 f106 	mul.w	r1, r4, r6
 800c16a:	4299      	cmp	r1, r3
 800c16c:	d90a      	bls.n	800c184 <__udivmoddi4+0x64>
 800c16e:	eb1c 0303 	adds.w	r3, ip, r3
 800c172:	f104 30ff 	add.w	r0, r4, #4294967295
 800c176:	f080 8112 	bcs.w	800c39e <__udivmoddi4+0x27e>
 800c17a:	4299      	cmp	r1, r3
 800c17c:	f240 810f 	bls.w	800c39e <__udivmoddi4+0x27e>
 800c180:	3c02      	subs	r4, #2
 800c182:	4463      	add	r3, ip
 800c184:	1a59      	subs	r1, r3, r1
 800c186:	fa1f f38e 	uxth.w	r3, lr
 800c18a:	fbb1 f0f7 	udiv	r0, r1, r7
 800c18e:	fb07 1110 	mls	r1, r7, r0, r1
 800c192:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c196:	fb00 f606 	mul.w	r6, r0, r6
 800c19a:	429e      	cmp	r6, r3
 800c19c:	d90a      	bls.n	800c1b4 <__udivmoddi4+0x94>
 800c19e:	eb1c 0303 	adds.w	r3, ip, r3
 800c1a2:	f100 31ff 	add.w	r1, r0, #4294967295
 800c1a6:	f080 80fc 	bcs.w	800c3a2 <__udivmoddi4+0x282>
 800c1aa:	429e      	cmp	r6, r3
 800c1ac:	f240 80f9 	bls.w	800c3a2 <__udivmoddi4+0x282>
 800c1b0:	4463      	add	r3, ip
 800c1b2:	3802      	subs	r0, #2
 800c1b4:	1b9b      	subs	r3, r3, r6
 800c1b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800c1ba:	2100      	movs	r1, #0
 800c1bc:	b11d      	cbz	r5, 800c1c6 <__udivmoddi4+0xa6>
 800c1be:	40d3      	lsrs	r3, r2
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	e9c5 3200 	strd	r3, r2, [r5]
 800c1c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ca:	428b      	cmp	r3, r1
 800c1cc:	d905      	bls.n	800c1da <__udivmoddi4+0xba>
 800c1ce:	b10d      	cbz	r5, 800c1d4 <__udivmoddi4+0xb4>
 800c1d0:	e9c5 0100 	strd	r0, r1, [r5]
 800c1d4:	2100      	movs	r1, #0
 800c1d6:	4608      	mov	r0, r1
 800c1d8:	e7f5      	b.n	800c1c6 <__udivmoddi4+0xa6>
 800c1da:	fab3 f183 	clz	r1, r3
 800c1de:	2900      	cmp	r1, #0
 800c1e0:	d146      	bne.n	800c270 <__udivmoddi4+0x150>
 800c1e2:	42a3      	cmp	r3, r4
 800c1e4:	d302      	bcc.n	800c1ec <__udivmoddi4+0xcc>
 800c1e6:	4290      	cmp	r0, r2
 800c1e8:	f0c0 80f0 	bcc.w	800c3cc <__udivmoddi4+0x2ac>
 800c1ec:	1a86      	subs	r6, r0, r2
 800c1ee:	eb64 0303 	sbc.w	r3, r4, r3
 800c1f2:	2001      	movs	r0, #1
 800c1f4:	2d00      	cmp	r5, #0
 800c1f6:	d0e6      	beq.n	800c1c6 <__udivmoddi4+0xa6>
 800c1f8:	e9c5 6300 	strd	r6, r3, [r5]
 800c1fc:	e7e3      	b.n	800c1c6 <__udivmoddi4+0xa6>
 800c1fe:	2a00      	cmp	r2, #0
 800c200:	f040 8090 	bne.w	800c324 <__udivmoddi4+0x204>
 800c204:	eba1 040c 	sub.w	r4, r1, ip
 800c208:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800c20c:	fa1f f78c 	uxth.w	r7, ip
 800c210:	2101      	movs	r1, #1
 800c212:	fbb4 f6f8 	udiv	r6, r4, r8
 800c216:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800c21a:	fb08 4416 	mls	r4, r8, r6, r4
 800c21e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c222:	fb07 f006 	mul.w	r0, r7, r6
 800c226:	4298      	cmp	r0, r3
 800c228:	d908      	bls.n	800c23c <__udivmoddi4+0x11c>
 800c22a:	eb1c 0303 	adds.w	r3, ip, r3
 800c22e:	f106 34ff 	add.w	r4, r6, #4294967295
 800c232:	d202      	bcs.n	800c23a <__udivmoddi4+0x11a>
 800c234:	4298      	cmp	r0, r3
 800c236:	f200 80cd 	bhi.w	800c3d4 <__udivmoddi4+0x2b4>
 800c23a:	4626      	mov	r6, r4
 800c23c:	1a1c      	subs	r4, r3, r0
 800c23e:	fa1f f38e 	uxth.w	r3, lr
 800c242:	fbb4 f0f8 	udiv	r0, r4, r8
 800c246:	fb08 4410 	mls	r4, r8, r0, r4
 800c24a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c24e:	fb00 f707 	mul.w	r7, r0, r7
 800c252:	429f      	cmp	r7, r3
 800c254:	d908      	bls.n	800c268 <__udivmoddi4+0x148>
 800c256:	eb1c 0303 	adds.w	r3, ip, r3
 800c25a:	f100 34ff 	add.w	r4, r0, #4294967295
 800c25e:	d202      	bcs.n	800c266 <__udivmoddi4+0x146>
 800c260:	429f      	cmp	r7, r3
 800c262:	f200 80b0 	bhi.w	800c3c6 <__udivmoddi4+0x2a6>
 800c266:	4620      	mov	r0, r4
 800c268:	1bdb      	subs	r3, r3, r7
 800c26a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800c26e:	e7a5      	b.n	800c1bc <__udivmoddi4+0x9c>
 800c270:	f1c1 0620 	rsb	r6, r1, #32
 800c274:	408b      	lsls	r3, r1
 800c276:	fa22 f706 	lsr.w	r7, r2, r6
 800c27a:	431f      	orrs	r7, r3
 800c27c:	fa20 fc06 	lsr.w	ip, r0, r6
 800c280:	fa04 f301 	lsl.w	r3, r4, r1
 800c284:	ea43 030c 	orr.w	r3, r3, ip
 800c288:	40f4      	lsrs	r4, r6
 800c28a:	fa00 f801 	lsl.w	r8, r0, r1
 800c28e:	0c38      	lsrs	r0, r7, #16
 800c290:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800c294:	fbb4 fef0 	udiv	lr, r4, r0
 800c298:	fa1f fc87 	uxth.w	ip, r7
 800c29c:	fb00 441e 	mls	r4, r0, lr, r4
 800c2a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800c2a4:	fb0e f90c 	mul.w	r9, lr, ip
 800c2a8:	45a1      	cmp	r9, r4
 800c2aa:	fa02 f201 	lsl.w	r2, r2, r1
 800c2ae:	d90a      	bls.n	800c2c6 <__udivmoddi4+0x1a6>
 800c2b0:	193c      	adds	r4, r7, r4
 800c2b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 800c2b6:	f080 8084 	bcs.w	800c3c2 <__udivmoddi4+0x2a2>
 800c2ba:	45a1      	cmp	r9, r4
 800c2bc:	f240 8081 	bls.w	800c3c2 <__udivmoddi4+0x2a2>
 800c2c0:	f1ae 0e02 	sub.w	lr, lr, #2
 800c2c4:	443c      	add	r4, r7
 800c2c6:	eba4 0409 	sub.w	r4, r4, r9
 800c2ca:	fa1f f983 	uxth.w	r9, r3
 800c2ce:	fbb4 f3f0 	udiv	r3, r4, r0
 800c2d2:	fb00 4413 	mls	r4, r0, r3, r4
 800c2d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800c2da:	fb03 fc0c 	mul.w	ip, r3, ip
 800c2de:	45a4      	cmp	ip, r4
 800c2e0:	d907      	bls.n	800c2f2 <__udivmoddi4+0x1d2>
 800c2e2:	193c      	adds	r4, r7, r4
 800c2e4:	f103 30ff 	add.w	r0, r3, #4294967295
 800c2e8:	d267      	bcs.n	800c3ba <__udivmoddi4+0x29a>
 800c2ea:	45a4      	cmp	ip, r4
 800c2ec:	d965      	bls.n	800c3ba <__udivmoddi4+0x29a>
 800c2ee:	3b02      	subs	r3, #2
 800c2f0:	443c      	add	r4, r7
 800c2f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800c2f6:	fba0 9302 	umull	r9, r3, r0, r2
 800c2fa:	eba4 040c 	sub.w	r4, r4, ip
 800c2fe:	429c      	cmp	r4, r3
 800c300:	46ce      	mov	lr, r9
 800c302:	469c      	mov	ip, r3
 800c304:	d351      	bcc.n	800c3aa <__udivmoddi4+0x28a>
 800c306:	d04e      	beq.n	800c3a6 <__udivmoddi4+0x286>
 800c308:	b155      	cbz	r5, 800c320 <__udivmoddi4+0x200>
 800c30a:	ebb8 030e 	subs.w	r3, r8, lr
 800c30e:	eb64 040c 	sbc.w	r4, r4, ip
 800c312:	fa04 f606 	lsl.w	r6, r4, r6
 800c316:	40cb      	lsrs	r3, r1
 800c318:	431e      	orrs	r6, r3
 800c31a:	40cc      	lsrs	r4, r1
 800c31c:	e9c5 6400 	strd	r6, r4, [r5]
 800c320:	2100      	movs	r1, #0
 800c322:	e750      	b.n	800c1c6 <__udivmoddi4+0xa6>
 800c324:	f1c2 0320 	rsb	r3, r2, #32
 800c328:	fa20 f103 	lsr.w	r1, r0, r3
 800c32c:	fa0c fc02 	lsl.w	ip, ip, r2
 800c330:	fa24 f303 	lsr.w	r3, r4, r3
 800c334:	4094      	lsls	r4, r2
 800c336:	430c      	orrs	r4, r1
 800c338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800c33c:	fa00 fe02 	lsl.w	lr, r0, r2
 800c340:	fa1f f78c 	uxth.w	r7, ip
 800c344:	fbb3 f0f8 	udiv	r0, r3, r8
 800c348:	fb08 3110 	mls	r1, r8, r0, r3
 800c34c:	0c23      	lsrs	r3, r4, #16
 800c34e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c352:	fb00 f107 	mul.w	r1, r0, r7
 800c356:	4299      	cmp	r1, r3
 800c358:	d908      	bls.n	800c36c <__udivmoddi4+0x24c>
 800c35a:	eb1c 0303 	adds.w	r3, ip, r3
 800c35e:	f100 36ff 	add.w	r6, r0, #4294967295
 800c362:	d22c      	bcs.n	800c3be <__udivmoddi4+0x29e>
 800c364:	4299      	cmp	r1, r3
 800c366:	d92a      	bls.n	800c3be <__udivmoddi4+0x29e>
 800c368:	3802      	subs	r0, #2
 800c36a:	4463      	add	r3, ip
 800c36c:	1a5b      	subs	r3, r3, r1
 800c36e:	b2a4      	uxth	r4, r4
 800c370:	fbb3 f1f8 	udiv	r1, r3, r8
 800c374:	fb08 3311 	mls	r3, r8, r1, r3
 800c378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800c37c:	fb01 f307 	mul.w	r3, r1, r7
 800c380:	42a3      	cmp	r3, r4
 800c382:	d908      	bls.n	800c396 <__udivmoddi4+0x276>
 800c384:	eb1c 0404 	adds.w	r4, ip, r4
 800c388:	f101 36ff 	add.w	r6, r1, #4294967295
 800c38c:	d213      	bcs.n	800c3b6 <__udivmoddi4+0x296>
 800c38e:	42a3      	cmp	r3, r4
 800c390:	d911      	bls.n	800c3b6 <__udivmoddi4+0x296>
 800c392:	3902      	subs	r1, #2
 800c394:	4464      	add	r4, ip
 800c396:	1ae4      	subs	r4, r4, r3
 800c398:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c39c:	e739      	b.n	800c212 <__udivmoddi4+0xf2>
 800c39e:	4604      	mov	r4, r0
 800c3a0:	e6f0      	b.n	800c184 <__udivmoddi4+0x64>
 800c3a2:	4608      	mov	r0, r1
 800c3a4:	e706      	b.n	800c1b4 <__udivmoddi4+0x94>
 800c3a6:	45c8      	cmp	r8, r9
 800c3a8:	d2ae      	bcs.n	800c308 <__udivmoddi4+0x1e8>
 800c3aa:	ebb9 0e02 	subs.w	lr, r9, r2
 800c3ae:	eb63 0c07 	sbc.w	ip, r3, r7
 800c3b2:	3801      	subs	r0, #1
 800c3b4:	e7a8      	b.n	800c308 <__udivmoddi4+0x1e8>
 800c3b6:	4631      	mov	r1, r6
 800c3b8:	e7ed      	b.n	800c396 <__udivmoddi4+0x276>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	e799      	b.n	800c2f2 <__udivmoddi4+0x1d2>
 800c3be:	4630      	mov	r0, r6
 800c3c0:	e7d4      	b.n	800c36c <__udivmoddi4+0x24c>
 800c3c2:	46d6      	mov	lr, sl
 800c3c4:	e77f      	b.n	800c2c6 <__udivmoddi4+0x1a6>
 800c3c6:	4463      	add	r3, ip
 800c3c8:	3802      	subs	r0, #2
 800c3ca:	e74d      	b.n	800c268 <__udivmoddi4+0x148>
 800c3cc:	4606      	mov	r6, r0
 800c3ce:	4623      	mov	r3, r4
 800c3d0:	4608      	mov	r0, r1
 800c3d2:	e70f      	b.n	800c1f4 <__udivmoddi4+0xd4>
 800c3d4:	3e02      	subs	r6, #2
 800c3d6:	4463      	add	r3, ip
 800c3d8:	e730      	b.n	800c23c <__udivmoddi4+0x11c>
 800c3da:	bf00      	nop

0800c3dc <__aeabi_idiv0>:
 800c3dc:	4770      	bx	lr
 800c3de:	bf00      	nop

0800c3e0 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b08a      	sub	sp, #40	@ 0x28
 800c3e4:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 800c3e6:	2306      	movs	r3, #6
 800c3e8:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c3ea:	2306      	movs	r3, #6
 800c3ec:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	83fb      	strh	r3, [r7, #30]
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 800c3fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c3fe:	84bb      	strh	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 800c400:	2300      	movs	r3, #0
 800c402:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 800c404:	4ba1      	ldr	r3, [pc, #644]	@ (800c68c <EE_Init+0x2ac>)
 800c406:	881b      	ldrh	r3, [r3, #0]
 800c408:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 800c40a:	4ba1      	ldr	r3, [pc, #644]	@ (800c690 <EE_Init+0x2b0>)
 800c40c:	881b      	ldrh	r3, [r3, #0]
 800c40e:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 800c410:	2300      	movs	r3, #0
 800c412:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 800c414:	2302      	movs	r3, #2
 800c416:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 800c418:	2301      	movs	r3, #1
 800c41a:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800c41c:	2302      	movs	r3, #2
 800c41e:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 800c420:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c422:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c426:	4293      	cmp	r3, r2
 800c428:	d00b      	beq.n	800c442 <EE_Init+0x62>
 800c42a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c42e:	f280 8196 	bge.w	800c75e <EE_Init+0x37e>
 800c432:	2b00      	cmp	r3, #0
 800c434:	f000 80f8 	beq.w	800c628 <EE_Init+0x248>
 800c438:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d050      	beq.n	800c4e2 <EE_Init+0x102>
 800c440:	e18d      	b.n	800c75e <EE_Init+0x37e>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 800c442:	8c3b      	ldrh	r3, [r7, #32]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d116      	bne.n	800c476 <EE_Init+0x96>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800c448:	4890      	ldr	r0, [pc, #576]	@ (800c68c <EE_Init+0x2ac>)
 800c44a:	f000 f9a9 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c44e:	4603      	mov	r3, r0
 800c450:	2b00      	cmp	r3, #0
 800c452:	f040 818e 	bne.w	800c772 <EE_Init+0x392>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800c456:	f107 0214 	add.w	r2, r7, #20
 800c45a:	463b      	mov	r3, r7
 800c45c:	4611      	mov	r1, r2
 800c45e:	4618      	mov	r0, r3
 800c460:	f002 fa5a 	bl	800e918 <HAL_FLASHEx_Erase>
 800c464:	4603      	mov	r3, r0
 800c466:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800c468:	7efb      	ldrb	r3, [r7, #27]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	f000 8181 	beq.w	800c772 <EE_Init+0x392>
          {
            return FlashStatus;
 800c470:	7efb      	ldrb	r3, [r7, #27]
 800c472:	b29b      	uxth	r3, r3
 800c474:	e185      	b.n	800c782 <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 800c476:	8c3b      	ldrh	r3, [r7, #32]
 800c478:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d125      	bne.n	800c4cc <EE_Init+0xec>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800c480:	4882      	ldr	r0, [pc, #520]	@ (800c68c <EE_Init+0x2ac>)
 800c482:	f000 f98d 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c486:	4603      	mov	r3, r0
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d10e      	bne.n	800c4aa <EE_Init+0xca>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800c48c:	f107 0214 	add.w	r2, r7, #20
 800c490:	463b      	mov	r3, r7
 800c492:	4611      	mov	r1, r2
 800c494:	4618      	mov	r0, r3
 800c496:	f002 fa3f 	bl	800e918 <HAL_FLASHEx_Erase>
 800c49a:	4603      	mov	r3, r0
 800c49c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800c49e:	7efb      	ldrb	r3, [r7, #27]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d002      	beq.n	800c4aa <EE_Init+0xca>
          {
            return FlashStatus;
 800c4a4:	7efb      	ldrb	r3, [r7, #27]
 800c4a6:	b29b      	uxth	r3, r3
 800c4a8:	e16b      	b.n	800c782 <EE_Init+0x3a2>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 800c4aa:	f04f 0200 	mov.w	r2, #0
 800c4ae:	f04f 0300 	mov.w	r3, #0
 800c4b2:	4977      	ldr	r1, [pc, #476]	@ (800c690 <EE_Init+0x2b0>)
 800c4b4:	2001      	movs	r0, #1
 800c4b6:	f002 f879 	bl	800e5ac <HAL_FLASH_Program>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800c4be:	7efb      	ldrb	r3, [r7, #27]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	f000 8156 	beq.w	800c772 <EE_Init+0x392>
        {
          return FlashStatus;
 800c4c6:	7efb      	ldrb	r3, [r7, #27]
 800c4c8:	b29b      	uxth	r3, r3
 800c4ca:	e15a      	b.n	800c782 <EE_Init+0x3a2>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800c4cc:	f000 f9fe 	bl	800c8cc <EE_Format>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800c4d4:	7efb      	ldrb	r3, [r7, #27]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	f000 814b 	beq.w	800c772 <EE_Init+0x392>
        {
          return FlashStatus;
 800c4dc:	7efb      	ldrb	r3, [r7, #27]
 800c4de:	b29b      	uxth	r3, r3
 800c4e0:	e14f      	b.n	800c782 <EE_Init+0x3a2>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 800c4e2:	8c3b      	ldrh	r3, [r7, #32]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d163      	bne.n	800c5b0 <EE_Init+0x1d0>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c4ec:	e030      	b.n	800c550 <EE_Init+0x170>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 800c4ee:	4b69      	ldr	r3, [pc, #420]	@ (800c694 <EE_Init+0x2b4>)
 800c4f0:	881b      	ldrh	r3, [r3, #0]
 800c4f2:	b29a      	uxth	r2, r3
 800c4f4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c4f6:	4968      	ldr	r1, [pc, #416]	@ (800c698 <EE_Init+0x2b8>)
 800c4f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c4fc:	429a      	cmp	r2, r3
 800c4fe:	d101      	bne.n	800c504 <EE_Init+0x124>
          {
            x = VarIdx;
 800c500:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c502:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 800c504:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c506:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d01d      	beq.n	800c54a <EE_Init+0x16a>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 800c50e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c510:	4a61      	ldr	r2, [pc, #388]	@ (800c698 <EE_Init+0x2b8>)
 800c512:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c516:	4961      	ldr	r1, [pc, #388]	@ (800c69c <EE_Init+0x2bc>)
 800c518:	4618      	mov	r0, r3
 800c51a:	f000 f96b 	bl	800c7f4 <EE_ReadVariable>
 800c51e:	4603      	mov	r3, r0
 800c520:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 800c522:	8bbb      	ldrh	r3, [r7, #28]
 800c524:	2b01      	cmp	r3, #1
 800c526:	d010      	beq.n	800c54a <EE_Init+0x16a>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800c528:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c52a:	4a5b      	ldr	r2, [pc, #364]	@ (800c698 <EE_Init+0x2b8>)
 800c52c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c530:	4a5a      	ldr	r2, [pc, #360]	@ (800c69c <EE_Init+0x2bc>)
 800c532:	8812      	ldrh	r2, [r2, #0]
 800c534:	4611      	mov	r1, r2
 800c536:	4618      	mov	r0, r3
 800c538:	f000 fa60 	bl	800c9fc <EE_VerifyPageFullWriteVariable>
 800c53c:	4603      	mov	r3, r0
 800c53e:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 800c540:	8bfb      	ldrh	r3, [r7, #30]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d001      	beq.n	800c54a <EE_Init+0x16a>
              {
                return EepromStatus;
 800c546:	8bfb      	ldrh	r3, [r7, #30]
 800c548:	e11b      	b.n	800c782 <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800c54a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c54c:	3301      	adds	r3, #1
 800c54e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c550:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c552:	2b31      	cmp	r3, #49	@ 0x31
 800c554:	d9cb      	bls.n	800c4ee <EE_Init+0x10e>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 800c556:	f04f 0200 	mov.w	r2, #0
 800c55a:	f04f 0300 	mov.w	r3, #0
 800c55e:	494b      	ldr	r1, [pc, #300]	@ (800c68c <EE_Init+0x2ac>)
 800c560:	2001      	movs	r0, #1
 800c562:	f002 f823 	bl	800e5ac <HAL_FLASH_Program>
 800c566:	4603      	mov	r3, r0
 800c568:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800c56a:	7efb      	ldrb	r3, [r7, #27]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d002      	beq.n	800c576 <EE_Init+0x196>
        {
          return FlashStatus;
 800c570:	7efb      	ldrb	r3, [r7, #27]
 800c572:	b29b      	uxth	r3, r3
 800c574:	e105      	b.n	800c782 <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE1_ID;
 800c576:	2303      	movs	r3, #3
 800c578:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 800c57a:	2301      	movs	r3, #1
 800c57c:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800c57e:	2302      	movs	r3, #2
 800c580:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800c582:	4843      	ldr	r0, [pc, #268]	@ (800c690 <EE_Init+0x2b0>)
 800c584:	f000 f90c 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c588:	4603      	mov	r3, r0
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	f040 80f3 	bne.w	800c776 <EE_Init+0x396>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800c590:	f107 0214 	add.w	r2, r7, #20
 800c594:	463b      	mov	r3, r7
 800c596:	4611      	mov	r1, r2
 800c598:	4618      	mov	r0, r3
 800c59a:	f002 f9bd 	bl	800e918 <HAL_FLASHEx_Erase>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800c5a2:	7efb      	ldrb	r3, [r7, #27]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	f000 80e6 	beq.w	800c776 <EE_Init+0x396>
          {
            return FlashStatus;
 800c5aa:	7efb      	ldrb	r3, [r7, #27]
 800c5ac:	b29b      	uxth	r3, r3
 800c5ae:	e0e8      	b.n	800c782 <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 800c5b0:	8c3b      	ldrh	r3, [r7, #32]
 800c5b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d12b      	bne.n	800c612 <EE_Init+0x232>
      {
        pEraseInit.Sector = PAGE1_ID;
 800c5ba:	2303      	movs	r3, #3
 800c5bc:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 800c5be:	2301      	movs	r3, #1
 800c5c0:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800c5c2:	2302      	movs	r3, #2
 800c5c4:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800c5c6:	4832      	ldr	r0, [pc, #200]	@ (800c690 <EE_Init+0x2b0>)
 800c5c8:	f000 f8ea 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d10e      	bne.n	800c5f0 <EE_Init+0x210>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800c5d2:	f107 0214 	add.w	r2, r7, #20
 800c5d6:	463b      	mov	r3, r7
 800c5d8:	4611      	mov	r1, r2
 800c5da:	4618      	mov	r0, r3
 800c5dc:	f002 f99c 	bl	800e918 <HAL_FLASHEx_Erase>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800c5e4:	7efb      	ldrb	r3, [r7, #27]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d002      	beq.n	800c5f0 <EE_Init+0x210>
          {
            return FlashStatus;
 800c5ea:	7efb      	ldrb	r3, [r7, #27]
 800c5ec:	b29b      	uxth	r3, r3
 800c5ee:	e0c8      	b.n	800c782 <EE_Init+0x3a2>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 800c5f0:	f04f 0200 	mov.w	r2, #0
 800c5f4:	f04f 0300 	mov.w	r3, #0
 800c5f8:	4924      	ldr	r1, [pc, #144]	@ (800c68c <EE_Init+0x2ac>)
 800c5fa:	2001      	movs	r0, #1
 800c5fc:	f001 ffd6 	bl	800e5ac <HAL_FLASH_Program>
 800c600:	4603      	mov	r3, r0
 800c602:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800c604:	7efb      	ldrb	r3, [r7, #27]
 800c606:	2b00      	cmp	r3, #0
 800c608:	f000 80b5 	beq.w	800c776 <EE_Init+0x396>
        {
          return FlashStatus;
 800c60c:	7efb      	ldrb	r3, [r7, #27]
 800c60e:	b29b      	uxth	r3, r3
 800c610:	e0b7      	b.n	800c782 <EE_Init+0x3a2>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800c612:	f000 f95b 	bl	800c8cc <EE_Format>
 800c616:	4603      	mov	r3, r0
 800c618:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800c61a:	7efb      	ldrb	r3, [r7, #27]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	f000 80aa 	beq.w	800c776 <EE_Init+0x396>
        {
          return FlashStatus;
 800c622:	7efb      	ldrb	r3, [r7, #27]
 800c624:	b29b      	uxth	r3, r3
 800c626:	e0ac      	b.n	800c782 <EE_Init+0x3a2>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 800c628:	8c3b      	ldrh	r3, [r7, #32]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d10a      	bne.n	800c644 <EE_Init+0x264>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800c62e:	f000 f94d 	bl	800c8cc <EE_Format>
 800c632:	4603      	mov	r3, r0
 800c634:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800c636:	7efb      	ldrb	r3, [r7, #27]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	f000 809e 	beq.w	800c77a <EE_Init+0x39a>
        {
          return FlashStatus;
 800c63e:	7efb      	ldrb	r3, [r7, #27]
 800c640:	b29b      	uxth	r3, r3
 800c642:	e09e      	b.n	800c782 <EE_Init+0x3a2>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 800c644:	8c3b      	ldrh	r3, [r7, #32]
 800c646:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d11b      	bne.n	800c686 <EE_Init+0x2a6>
      {
        pEraseInit.Sector = PAGE1_ID;
 800c64e:	2303      	movs	r3, #3
 800c650:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 800c652:	2301      	movs	r3, #1
 800c654:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800c656:	2302      	movs	r3, #2
 800c658:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800c65a:	480d      	ldr	r0, [pc, #52]	@ (800c690 <EE_Init+0x2b0>)
 800c65c:	f000 f8a0 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	f040 8089 	bne.w	800c77a <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800c668:	f107 0214 	add.w	r2, r7, #20
 800c66c:	463b      	mov	r3, r7
 800c66e:	4611      	mov	r1, r2
 800c670:	4618      	mov	r0, r3
 800c672:	f002 f951 	bl	800e918 <HAL_FLASHEx_Erase>
 800c676:	4603      	mov	r3, r0
 800c678:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800c67a:	7efb      	ldrb	r3, [r7, #27]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d07c      	beq.n	800c77a <EE_Init+0x39a>
          {
            return FlashStatus;
 800c680:	7efb      	ldrb	r3, [r7, #27]
 800c682:	b29b      	uxth	r3, r3
 800c684:	e07d      	b.n	800c782 <EE_Init+0x3a2>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800c686:	2300      	movs	r3, #0
 800c688:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c68a:	e03a      	b.n	800c702 <EE_Init+0x322>
 800c68c:	08004000 	.word	0x08004000
 800c690:	08008000 	.word	0x08008000
 800c694:	08004006 	.word	0x08004006
 800c698:	20000478 	.word	0x20000478
 800c69c:	20000090 	.word	0x20000090
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 800c6a0:	4b3a      	ldr	r3, [pc, #232]	@ (800c78c <EE_Init+0x3ac>)
 800c6a2:	881b      	ldrh	r3, [r3, #0]
 800c6a4:	b29a      	uxth	r2, r3
 800c6a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c6a8:	4939      	ldr	r1, [pc, #228]	@ (800c790 <EE_Init+0x3b0>)
 800c6aa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c6ae:	429a      	cmp	r2, r3
 800c6b0:	d101      	bne.n	800c6b6 <EE_Init+0x2d6>
          {
            x = VarIdx;
 800c6b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c6b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 800c6b6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c6b8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d01d      	beq.n	800c6fc <EE_Init+0x31c>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 800c6c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c6c2:	4a33      	ldr	r2, [pc, #204]	@ (800c790 <EE_Init+0x3b0>)
 800c6c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6c8:	4932      	ldr	r1, [pc, #200]	@ (800c794 <EE_Init+0x3b4>)
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f000 f892 	bl	800c7f4 <EE_ReadVariable>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 800c6d4:	8bbb      	ldrh	r3, [r7, #28]
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d010      	beq.n	800c6fc <EE_Init+0x31c>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800c6da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c6dc:	4a2c      	ldr	r2, [pc, #176]	@ (800c790 <EE_Init+0x3b0>)
 800c6de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6e2:	4a2c      	ldr	r2, [pc, #176]	@ (800c794 <EE_Init+0x3b4>)
 800c6e4:	8812      	ldrh	r2, [r2, #0]
 800c6e6:	4611      	mov	r1, r2
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	f000 f987 	bl	800c9fc <EE_VerifyPageFullWriteVariable>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 800c6f2:	8bfb      	ldrh	r3, [r7, #30]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d001      	beq.n	800c6fc <EE_Init+0x31c>
              {
                return EepromStatus;
 800c6f8:	8bfb      	ldrh	r3, [r7, #30]
 800c6fa:	e042      	b.n	800c782 <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800c6fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c6fe:	3301      	adds	r3, #1
 800c700:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c702:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c704:	2b31      	cmp	r3, #49	@ 0x31
 800c706:	d9cb      	bls.n	800c6a0 <EE_Init+0x2c0>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 800c708:	f04f 0200 	mov.w	r2, #0
 800c70c:	f04f 0300 	mov.w	r3, #0
 800c710:	4921      	ldr	r1, [pc, #132]	@ (800c798 <EE_Init+0x3b8>)
 800c712:	2001      	movs	r0, #1
 800c714:	f001 ff4a 	bl	800e5ac <HAL_FLASH_Program>
 800c718:	4603      	mov	r3, r0
 800c71a:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800c71c:	7efb      	ldrb	r3, [r7, #27]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d002      	beq.n	800c728 <EE_Init+0x348>
        {
          return FlashStatus;
 800c722:	7efb      	ldrb	r3, [r7, #27]
 800c724:	b29b      	uxth	r3, r3
 800c726:	e02c      	b.n	800c782 <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE0_ID;
 800c728:	2302      	movs	r3, #2
 800c72a:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 800c72c:	2301      	movs	r3, #1
 800c72e:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800c730:	2302      	movs	r3, #2
 800c732:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800c734:	4819      	ldr	r0, [pc, #100]	@ (800c79c <EE_Init+0x3bc>)
 800c736:	f000 f833 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d11c      	bne.n	800c77a <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800c740:	f107 0214 	add.w	r2, r7, #20
 800c744:	463b      	mov	r3, r7
 800c746:	4611      	mov	r1, r2
 800c748:	4618      	mov	r0, r3
 800c74a:	f002 f8e5 	bl	800e918 <HAL_FLASHEx_Erase>
 800c74e:	4603      	mov	r3, r0
 800c750:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800c752:	7efb      	ldrb	r3, [r7, #27]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d010      	beq.n	800c77a <EE_Init+0x39a>
          {
            return FlashStatus;
 800c758:	7efb      	ldrb	r3, [r7, #27]
 800c75a:	b29b      	uxth	r3, r3
 800c75c:	e011      	b.n	800c782 <EE_Init+0x3a2>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 800c75e:	f000 f8b5 	bl	800c8cc <EE_Format>
 800c762:	4603      	mov	r3, r0
 800c764:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 800c766:	7efb      	ldrb	r3, [r7, #27]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d008      	beq.n	800c77e <EE_Init+0x39e>
      {
        return FlashStatus;
 800c76c:	7efb      	ldrb	r3, [r7, #27]
 800c76e:	b29b      	uxth	r3, r3
 800c770:	e007      	b.n	800c782 <EE_Init+0x3a2>
      break;
 800c772:	bf00      	nop
 800c774:	e004      	b.n	800c780 <EE_Init+0x3a0>
      break;
 800c776:	bf00      	nop
 800c778:	e002      	b.n	800c780 <EE_Init+0x3a0>
      break;
 800c77a:	bf00      	nop
 800c77c:	e000      	b.n	800c780 <EE_Init+0x3a0>
      }
      break;
 800c77e:	bf00      	nop
  }

  return HAL_OK;
 800c780:	2300      	movs	r3, #0
}
 800c782:	4618      	mov	r0, r3
 800c784:	3728      	adds	r7, #40	@ 0x28
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}
 800c78a:	bf00      	nop
 800c78c:	08008006 	.word	0x08008006
 800c790:	20000478 	.word	0x20000478
 800c794:	20000090 	.word	0x20000090
 800c798:	08008000 	.word	0x08008000
 800c79c:	08004000 	.word	0x08004000

0800c7a0 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	b087      	sub	sp, #28
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	617b      	str	r3, [r7, #20]
  uint32_t BeginAddress = Address;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	613b      	str	r3, [r7, #16]
  uint16_t AddressValue = 0x5555;
 800c7b0:	f245 5355 	movw	r3, #21845	@ 0x5555
 800c7b4:	81fb      	strh	r3, [r7, #14]
    
  /* Check each active page address starting from end */
  while (Address <= (BeginAddress + PAGE_SIZE - 1))
 800c7b6:	e00d      	b.n	800c7d4 <EE_VerifyPageFullyErased+0x34>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	881b      	ldrh	r3, [r3, #0]
 800c7bc:	81fb      	strh	r3, [r7, #14]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 800c7be:	89fb      	ldrh	r3, [r7, #14]
 800c7c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	d002      	beq.n	800c7ce <EE_VerifyPageFullyErased+0x2e>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	617b      	str	r3, [r7, #20]

      break;
 800c7cc:	e009      	b.n	800c7e2 <EE_VerifyPageFullyErased+0x42>
    }
    /* Next address location */
    Address = Address + 4;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	3304      	adds	r3, #4
 800c7d2:	607b      	str	r3, [r7, #4]
  while (Address <= (BeginAddress + PAGE_SIZE - 1))
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 800c7da:	333f      	adds	r3, #63	@ 0x3f
 800c7dc:	687a      	ldr	r2, [r7, #4]
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d9ea      	bls.n	800c7b8 <EE_VerifyPageFullyErased+0x18>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 800c7e2:	697b      	ldr	r3, [r7, #20]
 800c7e4:	b29b      	uxth	r3, r3
}
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	371c      	adds	r7, #28
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f0:	4770      	bx	lr
	...

0800c7f4 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b086      	sub	sp, #24
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	6039      	str	r1, [r7, #0]
 800c7fe:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 800c800:	2300      	movs	r3, #0
 800c802:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 800c804:	f245 5355 	movw	r3, #21845	@ 0x5555
 800c808:	81bb      	strh	r3, [r7, #12]
 800c80a:	2301      	movs	r3, #1
 800c80c:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 800c80e:	4b1c      	ldr	r3, [pc, #112]	@ (800c880 <EE_ReadVariable+0x8c>)
 800c810:	613b      	str	r3, [r7, #16]
 800c812:	4b1b      	ldr	r3, [pc, #108]	@ (800c880 <EE_ReadVariable+0x8c>)
 800c814:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 800c816:	2000      	movs	r0, #0
 800c818:	f000 f8aa 	bl	800c970 <EE_FindValidPage>
 800c81c:	4603      	mov	r3, r0
 800c81e:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 800c820:	89fb      	ldrh	r3, [r7, #14]
 800c822:	2bab      	cmp	r3, #171	@ 0xab
 800c824:	d101      	bne.n	800c82a <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 800c826:	23ab      	movs	r3, #171	@ 0xab
 800c828:	e025      	b.n	800c876 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 800c82a:	89fb      	ldrh	r3, [r7, #14]
 800c82c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800c830:	3301      	adds	r3, #1
 800c832:	039b      	lsls	r3, r3, #14
 800c834:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 800c836:	89fb      	ldrh	r3, [r7, #14]
 800c838:	3301      	adds	r3, #1
 800c83a:	039a      	lsls	r2, r3, #14
 800c83c:	4b11      	ldr	r3, [pc, #68]	@ (800c884 <EE_ReadVariable+0x90>)
 800c83e:	4413      	add	r3, r2
 800c840:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 800c842:	e012      	b.n	800c86a <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	881b      	ldrh	r3, [r3, #0]
 800c848:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 800c84a:	89ba      	ldrh	r2, [r7, #12]
 800c84c:	88fb      	ldrh	r3, [r7, #6]
 800c84e:	429a      	cmp	r2, r3
 800c850:	d108      	bne.n	800c864 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	3b02      	subs	r3, #2
 800c856:	881b      	ldrh	r3, [r3, #0]
 800c858:	b29a      	uxth	r2, r3
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 800c85e:	2300      	movs	r3, #0
 800c860:	82fb      	strh	r3, [r7, #22]

      break;
 800c862:	e007      	b.n	800c874 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	3b04      	subs	r3, #4
 800c868:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 800c86a:	68bb      	ldr	r3, [r7, #8]
 800c86c:	3302      	adds	r3, #2
 800c86e:	693a      	ldr	r2, [r7, #16]
 800c870:	429a      	cmp	r2, r3
 800c872:	d8e7      	bhi.n	800c844 <EE_ReadVariable+0x50>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 800c874:	8afb      	ldrh	r3, [r7, #22]
}
 800c876:	4618      	mov	r0, r3
 800c878:	3718      	adds	r7, #24
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}
 800c87e:	bf00      	nop
 800c880:	08004000 	.word	0x08004000
 800c884:	08003ffe 	.word	0x08003ffe

0800c888 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	4603      	mov	r3, r0
 800c890:	460a      	mov	r2, r1
 800c892:	80fb      	strh	r3, [r7, #6]
 800c894:	4613      	mov	r3, r2
 800c896:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 800c898:	2300      	movs	r3, #0
 800c89a:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 800c89c:	88ba      	ldrh	r2, [r7, #4]
 800c89e:	88fb      	ldrh	r3, [r7, #6]
 800c8a0:	4611      	mov	r1, r2
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	f000 f8aa 	bl	800c9fc <EE_VerifyPageFullWriteVariable>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 800c8ac:	89fb      	ldrh	r3, [r7, #14]
 800c8ae:	2b80      	cmp	r3, #128	@ 0x80
 800c8b0:	d107      	bne.n	800c8c2 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 800c8b2:	88ba      	ldrh	r2, [r7, #4]
 800c8b4:	88fb      	ldrh	r3, [r7, #6]
 800c8b6:	4611      	mov	r1, r2
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f000 f901 	bl	800cac0 <EE_PageTransfer>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 800c8c2:	89fb      	ldrh	r3, [r7, #14]
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3710      	adds	r7, #16
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}

0800c8cc <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b088      	sub	sp, #32
 800c8d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 800c8da:	2300      	movs	r3, #0
 800c8dc:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 800c8de:	2302      	movs	r3, #2
 800c8e0:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800c8e6:	2302      	movs	r3, #2
 800c8e8:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800c8ea:	481f      	ldr	r0, [pc, #124]	@ (800c968 <EE_Format+0x9c>)
 800c8ec:	f7ff ff58 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d10d      	bne.n	800c912 <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 800c8f6:	f107 0218 	add.w	r2, r7, #24
 800c8fa:	1d3b      	adds	r3, r7, #4
 800c8fc:	4611      	mov	r1, r2
 800c8fe:	4618      	mov	r0, r3
 800c900:	f002 f80a 	bl	800e918 <HAL_FLASHEx_Erase>
 800c904:	4603      	mov	r3, r0
 800c906:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 800c908:	7ffb      	ldrb	r3, [r7, #31]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d001      	beq.n	800c912 <EE_Format+0x46>
    {
      return FlashStatus;
 800c90e:	7ffb      	ldrb	r3, [r7, #31]
 800c910:	e025      	b.n	800c95e <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 800c912:	f04f 0200 	mov.w	r2, #0
 800c916:	f04f 0300 	mov.w	r3, #0
 800c91a:	4913      	ldr	r1, [pc, #76]	@ (800c968 <EE_Format+0x9c>)
 800c91c:	2001      	movs	r0, #1
 800c91e:	f001 fe45 	bl	800e5ac <HAL_FLASH_Program>
 800c922:	4603      	mov	r3, r0
 800c924:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 800c926:	7ffb      	ldrb	r3, [r7, #31]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d001      	beq.n	800c930 <EE_Format+0x64>
  {
    return FlashStatus;
 800c92c:	7ffb      	ldrb	r3, [r7, #31]
 800c92e:	e016      	b.n	800c95e <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 800c930:	2303      	movs	r3, #3
 800c932:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800c934:	480d      	ldr	r0, [pc, #52]	@ (800c96c <EE_Format+0xa0>)
 800c936:	f7ff ff33 	bl	800c7a0 <EE_VerifyPageFullyErased>
 800c93a:	4603      	mov	r3, r0
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d10d      	bne.n	800c95c <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 800c940:	f107 0218 	add.w	r2, r7, #24
 800c944:	1d3b      	adds	r3, r7, #4
 800c946:	4611      	mov	r1, r2
 800c948:	4618      	mov	r0, r3
 800c94a:	f001 ffe5 	bl	800e918 <HAL_FLASHEx_Erase>
 800c94e:	4603      	mov	r3, r0
 800c950:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 800c952:	7ffb      	ldrb	r3, [r7, #31]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d001      	beq.n	800c95c <EE_Format+0x90>
    {
      return FlashStatus;
 800c958:	7ffb      	ldrb	r3, [r7, #31]
 800c95a:	e000      	b.n	800c95e <EE_Format+0x92>
    }
  }
  
  return HAL_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3720      	adds	r7, #32
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	08004000 	.word	0x08004000
 800c96c:	08008000 	.word	0x08008000

0800c970 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 800c970:	b480      	push	{r7}
 800c972:	b085      	sub	sp, #20
 800c974:	af00      	add	r7, sp, #0
 800c976:	4603      	mov	r3, r0
 800c978:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 800c97a:	2306      	movs	r3, #6
 800c97c:	81fb      	strh	r3, [r7, #14]
 800c97e:	2306      	movs	r3, #6
 800c980:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 800c982:	4b1c      	ldr	r3, [pc, #112]	@ (800c9f4 <EE_FindValidPage+0x84>)
 800c984:	881b      	ldrh	r3, [r3, #0]
 800c986:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 800c988:	4b1b      	ldr	r3, [pc, #108]	@ (800c9f8 <EE_FindValidPage+0x88>)
 800c98a:	881b      	ldrh	r3, [r3, #0]
 800c98c:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 800c98e:	79fb      	ldrb	r3, [r7, #7]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d01b      	beq.n	800c9cc <EE_FindValidPage+0x5c>
 800c994:	2b01      	cmp	r3, #1
 800c996:	d125      	bne.n	800c9e4 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 800c998:	89bb      	ldrh	r3, [r7, #12]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d108      	bne.n	800c9b0 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 800c99e:	89fb      	ldrh	r3, [r7, #14]
 800c9a0:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800c9a4:	4293      	cmp	r3, r2
 800c9a6:	d101      	bne.n	800c9ac <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	e01c      	b.n	800c9e6 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 800c9ac:	2301      	movs	r3, #1
 800c9ae:	e01a      	b.n	800c9e6 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 800c9b0:	89fb      	ldrh	r3, [r7, #14]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d108      	bne.n	800c9c8 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 800c9b6:	89bb      	ldrh	r3, [r7, #12]
 800c9b8:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d101      	bne.n	800c9c4 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	e010      	b.n	800c9e6 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	e00e      	b.n	800c9e6 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 800c9c8:	23ab      	movs	r3, #171	@ 0xab
 800c9ca:	e00c      	b.n	800c9e6 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 800c9cc:	89fb      	ldrh	r3, [r7, #14]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d101      	bne.n	800c9d6 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	e007      	b.n	800c9e6 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 800c9d6:	89bb      	ldrh	r3, [r7, #12]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d101      	bne.n	800c9e0 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 800c9dc:	2301      	movs	r3, #1
 800c9de:	e002      	b.n	800c9e6 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 800c9e0:	23ab      	movs	r3, #171	@ 0xab
 800c9e2:	e000      	b.n	800c9e6 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 800c9e4:	2300      	movs	r3, #0
  }
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	3714      	adds	r7, #20
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	08004000 	.word	0x08004000
 800c9f8:	08008000 	.word	0x08008000

0800c9fc <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 800c9fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ca00:	b086      	sub	sp, #24
 800ca02:	af00      	add	r7, sp, #0
 800ca04:	4603      	mov	r3, r0
 800ca06:	460a      	mov	r2, r1
 800ca08:	80fb      	strh	r3, [r7, #6]
 800ca0a:	4613      	mov	r3, r2
 800ca0c:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 800ca12:	2300      	movs	r3, #0
 800ca14:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 800ca16:	4b27      	ldr	r3, [pc, #156]	@ (800cab4 <EE_VerifyPageFullWriteVariable+0xb8>)
 800ca18:	617b      	str	r3, [r7, #20]
 800ca1a:	4b27      	ldr	r3, [pc, #156]	@ (800cab8 <EE_VerifyPageFullWriteVariable+0xbc>)
 800ca1c:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 800ca1e:	2001      	movs	r0, #1
 800ca20:	f7ff ffa6 	bl	800c970 <EE_FindValidPage>
 800ca24:	4603      	mov	r3, r0
 800ca26:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 800ca28:	8a3b      	ldrh	r3, [r7, #16]
 800ca2a:	2bab      	cmp	r3, #171	@ 0xab
 800ca2c:	d101      	bne.n	800ca32 <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 800ca2e:	23ab      	movs	r3, #171	@ 0xab
 800ca30:	e03b      	b.n	800caaa <EE_VerifyPageFullWriteVariable+0xae>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 800ca32:	8a3b      	ldrh	r3, [r7, #16]
 800ca34:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ca38:	3301      	adds	r3, #1
 800ca3a:	039b      	lsls	r3, r3, #14
 800ca3c:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 800ca3e:	8a3b      	ldrh	r3, [r7, #16]
 800ca40:	3301      	adds	r3, #1
 800ca42:	039a      	lsls	r2, r3, #14
 800ca44:	4b1d      	ldr	r3, [pc, #116]	@ (800cabc <EE_VerifyPageFullWriteVariable+0xc0>)
 800ca46:	4413      	add	r3, r2
 800ca48:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 800ca4a:	e029      	b.n	800caa0 <EE_VerifyPageFullWriteVariable+0xa4>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 800ca4c:	697b      	ldr	r3, [r7, #20]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca54:	d121      	bne.n	800ca9a <EE_VerifyPageFullWriteVariable+0x9e>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 800ca56:	88bb      	ldrh	r3, [r7, #4]
 800ca58:	2200      	movs	r2, #0
 800ca5a:	461c      	mov	r4, r3
 800ca5c:	4615      	mov	r5, r2
 800ca5e:	4622      	mov	r2, r4
 800ca60:	462b      	mov	r3, r5
 800ca62:	6979      	ldr	r1, [r7, #20]
 800ca64:	2001      	movs	r0, #1
 800ca66:	f001 fda1 	bl	800e5ac <HAL_FLASH_Program>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 800ca6e:	7cfb      	ldrb	r3, [r7, #19]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d002      	beq.n	800ca7a <EE_VerifyPageFullWriteVariable+0x7e>
      {
        return FlashStatus;
 800ca74:	7cfb      	ldrb	r3, [r7, #19]
 800ca76:	b29b      	uxth	r3, r3
 800ca78:	e017      	b.n	800caaa <EE_VerifyPageFullWriteVariable+0xae>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 800ca7a:	697b      	ldr	r3, [r7, #20]
 800ca7c:	1c99      	adds	r1, r3, #2
 800ca7e:	88fb      	ldrh	r3, [r7, #6]
 800ca80:	2200      	movs	r2, #0
 800ca82:	4698      	mov	r8, r3
 800ca84:	4691      	mov	r9, r2
 800ca86:	4642      	mov	r2, r8
 800ca88:	464b      	mov	r3, r9
 800ca8a:	2001      	movs	r0, #1
 800ca8c:	f001 fd8e 	bl	800e5ac <HAL_FLASH_Program>
 800ca90:	4603      	mov	r3, r0
 800ca92:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 800ca94:	7cfb      	ldrb	r3, [r7, #19]
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	e007      	b.n	800caaa <EE_VerifyPageFullWriteVariable+0xae>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 800ca9a:	697b      	ldr	r3, [r7, #20]
 800ca9c:	3304      	adds	r3, #4
 800ca9e:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 800caa0:	697a      	ldr	r2, [r7, #20]
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	429a      	cmp	r2, r3
 800caa6:	d3d1      	bcc.n	800ca4c <EE_VerifyPageFullWriteVariable+0x50>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 800caa8:	2380      	movs	r3, #128	@ 0x80
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3718      	adds	r7, #24
 800caae:	46bd      	mov	sp, r7
 800cab0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800cab4:	08004000 	.word	0x08004000
 800cab8:	08008000 	.word	0x08008000
 800cabc:	08003ffe 	.word	0x08003ffe

0800cac0 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b08c      	sub	sp, #48	@ 0x30
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	4603      	mov	r3, r0
 800cac8:	460a      	mov	r2, r1
 800caca:	80fb      	strh	r3, [r7, #6]
 800cacc:	4613      	mov	r3, r2
 800cace:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 800cad0:	2300      	movs	r3, #0
 800cad2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 800cad6:	4b54      	ldr	r3, [pc, #336]	@ (800cc28 <EE_PageTransfer+0x168>)
 800cad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t OldPageId=0;
 800cada:	2300      	movs	r3, #0
 800cadc:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 800cade:	2300      	movs	r3, #0
 800cae0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cae2:	2300      	movs	r3, #0
 800cae4:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 800cae6:	2300      	movs	r3, #0
 800cae8:	847b      	strh	r3, [r7, #34]	@ 0x22
 800caea:	2300      	movs	r3, #0
 800caec:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 800caee:	2300      	movs	r3, #0
 800caf0:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 800caf2:	2000      	movs	r0, #0
 800caf4:	f7ff ff3c 	bl	800c970 <EE_FindValidPage>
 800caf8:	4603      	mov	r3, r0
 800cafa:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 800cafc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cafe:	2b01      	cmp	r3, #1
 800cb00:	d104      	bne.n	800cb0c <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 800cb02:	4b49      	ldr	r3, [pc, #292]	@ (800cc28 <EE_PageTransfer+0x168>)
 800cb04:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 800cb06:	2303      	movs	r3, #3
 800cb08:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800cb0a:	e009      	b.n	800cb20 <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 800cb0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d104      	bne.n	800cb1c <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 800cb12:	4b46      	ldr	r3, [pc, #280]	@ (800cc2c <EE_PageTransfer+0x16c>)
 800cb14:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 800cb16:	2302      	movs	r3, #2
 800cb18:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800cb1a:	e001      	b.n	800cb20 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 800cb1c:	23ab      	movs	r3, #171	@ 0xab
 800cb1e:	e07e      	b.n	800cc1e <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);  
 800cb20:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800cb24:	f04f 0300 	mov.w	r3, #0
 800cb28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb2a:	2001      	movs	r0, #1
 800cb2c:	f001 fd3e 	bl	800e5ac <HAL_FLASH_Program>
 800cb30:	4603      	mov	r3, r0
 800cb32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 800cb36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d003      	beq.n	800cb46 <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 800cb3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb42:	b29b      	uxth	r3, r3
 800cb44:	e06b      	b.n	800cc1e <EE_PageTransfer+0x15e>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 800cb46:	88ba      	ldrh	r2, [r7, #4]
 800cb48:	88fb      	ldrh	r3, [r7, #6]
 800cb4a:	4611      	mov	r1, r2
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	f7ff ff55 	bl	800c9fc <EE_VerifyPageFullWriteVariable>
 800cb52:	4603      	mov	r3, r0
 800cb54:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 800cb56:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d001      	beq.n	800cb60 <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 800cb5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb5e:	e05e      	b.n	800cc1e <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800cb60:	2300      	movs	r3, #0
 800cb62:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cb64:	e027      	b.n	800cbb6 <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 800cb66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cb68:	4a31      	ldr	r2, [pc, #196]	@ (800cc30 <EE_PageTransfer+0x170>)
 800cb6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb6e:	88fa      	ldrh	r2, [r7, #6]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d01d      	beq.n	800cbb0 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 800cb74:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cb76:	4a2e      	ldr	r2, [pc, #184]	@ (800cc30 <EE_PageTransfer+0x170>)
 800cb78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb7c:	492d      	ldr	r1, [pc, #180]	@ (800cc34 <EE_PageTransfer+0x174>)
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f7ff fe38 	bl	800c7f4 <EE_ReadVariable>
 800cb84:	4603      	mov	r3, r0
 800cb86:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 800cb88:	8c3b      	ldrh	r3, [r7, #32]
 800cb8a:	2b01      	cmp	r3, #1
 800cb8c:	d010      	beq.n	800cbb0 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800cb8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cb90:	4a27      	ldr	r2, [pc, #156]	@ (800cc30 <EE_PageTransfer+0x170>)
 800cb92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb96:	4a27      	ldr	r2, [pc, #156]	@ (800cc34 <EE_PageTransfer+0x174>)
 800cb98:	8812      	ldrh	r2, [r2, #0]
 800cb9a:	4611      	mov	r1, r2
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	f7ff ff2d 	bl	800c9fc <EE_VerifyPageFullWriteVariable>
 800cba2:	4603      	mov	r3, r0
 800cba4:	847b      	strh	r3, [r7, #34]	@ 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 800cba6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d001      	beq.n	800cbb0 <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 800cbac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cbae:	e036      	b.n	800cc1e <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800cbb0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cbb2:	3301      	adds	r3, #1
 800cbb4:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cbb6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cbb8:	2b31      	cmp	r3, #49	@ 0x31
 800cbba:	d9d4      	bls.n	800cb66 <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 800cbc0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cbc2:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800cbc8:	2302      	movs	r3, #2
 800cbca:	61bb      	str	r3, [r7, #24]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 800cbcc:	f107 021c 	add.w	r2, r7, #28
 800cbd0:	f107 0308 	add.w	r3, r7, #8
 800cbd4:	4611      	mov	r1, r2
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	f001 fe9e 	bl	800e918 <HAL_FLASHEx_Erase>
 800cbdc:	4603      	mov	r3, r0
 800cbde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 800cbe2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d003      	beq.n	800cbf2 <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 800cbea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	e015      	b.n	800cc1e <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);   
 800cbf2:	f04f 0200 	mov.w	r2, #0
 800cbf6:	f04f 0300 	mov.w	r3, #0
 800cbfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cbfc:	2001      	movs	r0, #1
 800cbfe:	f001 fcd5 	bl	800e5ac <HAL_FLASH_Program>
 800cc02:	4603      	mov	r3, r0
 800cc04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 800cc08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d003      	beq.n	800cc18 <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 800cc10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc14:	b29b      	uxth	r3, r3
 800cc16:	e002      	b.n	800cc1e <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 800cc18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc1c:	b29b      	uxth	r3, r3
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	3730      	adds	r7, #48	@ 0x30
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}
 800cc26:	bf00      	nop
 800cc28:	08004000 	.word	0x08004000
 800cc2c:	08008000 	.word	0x08008000
 800cc30:	20000478 	.word	0x20000478
 800cc34:	20000090 	.word	0x20000090

0800cc38 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800cc38:	b480      	push	{r7}
 800cc3a:	b085      	sub	sp, #20
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	60f8      	str	r0, [r7, #12]
 800cc40:	60b9      	str	r1, [r7, #8]
 800cc42:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	4a07      	ldr	r2, [pc, #28]	@ (800cc64 <vApplicationGetIdleTaskMemory+0x2c>)
 800cc48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	4a06      	ldr	r2, [pc, #24]	@ (800cc68 <vApplicationGetIdleTaskMemory+0x30>)
 800cc4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2280      	movs	r2, #128	@ 0x80
 800cc54:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800cc56:	bf00      	nop
 800cc58:	3714      	adds	r7, #20
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc60:	4770      	bx	lr
 800cc62:	bf00      	nop
 800cc64:	20000094 	.word	0x20000094
 800cc68:	20000134 	.word	0x20000134

0800cc6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800cc6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cc70:	b0ba      	sub	sp, #232	@ 0xe8
 800cc72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cc74:	f001 fb02 	bl	800e27c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cc78:	f000 f93c 	bl	800cef4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cc7c:	f000 fa60 	bl	800d140 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800cc80:	f000 fa34 	bl	800d0ec <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800cc84:	f000 f9b6 	bl	800cff4 <MX_TIM1_Init>
  MX_CRC_Init();
 800cc88:	f000 f9a0 	bl	800cfcc <MX_CRC_Init>
  MX_USART1_UART_Init();
 800cc8c:	f000 fa04 	bl	800d098 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 800cc90:	488b      	ldr	r0, [pc, #556]	@ (800cec0 <main+0x254>)
 800cc92:	f001 f825 	bl	800dce0 <RetargetInit>
  printf("--------F401: Starting up.....\r\n");
 800cc96:	488b      	ldr	r0, [pc, #556]	@ (800cec4 <main+0x258>)
 800cc98:	f005 fe68 	bl	801296c <puts>

  // Write initial data to EEPROM
  char data[50] = "This is the original data";
 800cc9c:	4b8a      	ldr	r3, [pc, #552]	@ (800cec8 <main+0x25c>)
 800cc9e:	f107 04a4 	add.w	r4, r7, #164	@ 0xa4
 800cca2:	461d      	mov	r5, r3
 800cca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cca6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cca8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ccac:	c403      	stmia	r4!, {r0, r1}
 800ccae:	8022      	strh	r2, [r4, #0]
 800ccb0:	f107 03be 	add.w	r3, r7, #190	@ 0xbe
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	601a      	str	r2, [r3, #0]
 800ccb8:	605a      	str	r2, [r3, #4]
 800ccba:	609a      	str	r2, [r3, #8]
 800ccbc:	60da      	str	r2, [r3, #12]
 800ccbe:	611a      	str	r2, [r3, #16]
 800ccc0:	615a      	str	r2, [r3, #20]
  dataLengthOrig = strlen(data);
 800ccc2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7ff fa0a 	bl	800c0e0 <strlen>
 800cccc:	4603      	mov	r3, r0
 800ccce:	b2da      	uxtb	r2, r3
 800ccd0:	4b7e      	ldr	r3, [pc, #504]	@ (800cecc <main+0x260>)
 800ccd2:	701a      	strb	r2, [r3, #0]

	// Fill EEPROM variables addresses
	uint16_t VirtAddVarTab[dataLengthOrig];
 800ccd4:	4b7d      	ldr	r3, [pc, #500]	@ (800cecc <main+0x260>)
 800ccd6:	7819      	ldrb	r1, [r3, #0]
 800ccd8:	460b      	mov	r3, r1
 800ccda:	3b01      	subs	r3, #1
 800ccdc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800cce0:	b2cb      	uxtb	r3, r1
 800cce2:	2200      	movs	r2, #0
 800cce4:	469a      	mov	sl, r3
 800cce6:	4693      	mov	fp, r2
 800cce8:	f04f 0200 	mov.w	r2, #0
 800ccec:	f04f 0300 	mov.w	r3, #0
 800ccf0:	ea4f 130b 	mov.w	r3, fp, lsl #4
 800ccf4:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800ccf8:	ea4f 120a 	mov.w	r2, sl, lsl #4
 800ccfc:	b2cb      	uxtb	r3, r1
 800ccfe:	2200      	movs	r2, #0
 800cd00:	4698      	mov	r8, r3
 800cd02:	4691      	mov	r9, r2
 800cd04:	f04f 0200 	mov.w	r2, #0
 800cd08:	f04f 0300 	mov.w	r3, #0
 800cd0c:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800cd10:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800cd14:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800cd18:	460b      	mov	r3, r1
 800cd1a:	005b      	lsls	r3, r3, #1
 800cd1c:	3307      	adds	r3, #7
 800cd1e:	08db      	lsrs	r3, r3, #3
 800cd20:	00db      	lsls	r3, r3, #3
 800cd22:	ebad 0d03 	sub.w	sp, sp, r3
 800cd26:	466b      	mov	r3, sp
 800cd28:	3301      	adds	r3, #1
 800cd2a:	085b      	lsrs	r3, r3, #1
 800cd2c:	005b      	lsls	r3, r3, #1
 800cd2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	uint8_t VarDataTabRead[50];
	uint8_t dataLength = strlen(data);
 800cd32:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800cd36:	4618      	mov	r0, r3
 800cd38:	f7ff f9d2 	bl	800c0e0 <strlen>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7

	HAL_Delay(2000);
 800cd42:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800cd46:	f001 fadb 	bl	800e300 <HAL_Delay>

		// Unlock the Flash Program Erase controller
		HAL_FLASH_Unlock();
 800cd4a:	f001 fc83 	bl	800e654 <HAL_FLASH_Unlock>

		/* EEPROM Init */
		if (EE_Init() != EE_OK) {
 800cd4e:	f7ff fb47 	bl	800c3e0 <EE_Init>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d001      	beq.n	800cd5c <main+0xf0>
			Error_Handler();
 800cd58:	f000 ffb2 	bl	800dcc0 <Error_Handler>
		}

		// Fill EEPROM variables addresses
		for (uint16_t i = 1; i <= dataLength; i++) {
 800cd5c:	2301      	movs	r3, #1
 800cd5e:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
 800cd62:	e00d      	b.n	800cd80 <main+0x114>
			VirtAddVarTab[i - 1] = i;
 800cd64:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 800cd68:	1e5a      	subs	r2, r3, #1
 800cd6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cd6e:	f8b7 10e6 	ldrh.w	r1, [r7, #230]	@ 0xe6
 800cd72:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (uint16_t i = 1; i <= dataLength; i++) {
 800cd76:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
 800cd80:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	f8b7 20e6 	ldrh.w	r2, [r7, #230]	@ 0xe6
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d9ea      	bls.n	800cd64 <main+0xf8>
		}

		// Store Values in EEPROM emulation
		for (uint16_t i = 0; i < dataLength; i++) {
 800cd8e:	2300      	movs	r3, #0
 800cd90:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
 800cd94:	e019      	b.n	800cdca <main+0x15e>
			/* Sequence 1 */
			if ((EE_WriteVariable(VirtAddVarTab[i], data[i]))
 800cd96:	f8b7 20e4 	ldrh.w	r2, [r7, #228]	@ 0xe4
 800cd9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cd9e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800cda2:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	@ 0xe4
 800cda6:	33e8      	adds	r3, #232	@ 0xe8
 800cda8:	443b      	add	r3, r7
 800cdaa:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800cdae:	4619      	mov	r1, r3
 800cdb0:	4610      	mov	r0, r2
 800cdb2:	f7ff fd69 	bl	800c888 <EE_WriteVariable>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d001      	beq.n	800cdc0 <main+0x154>
					!= HAL_OK) {
				Error_Handler();
 800cdbc:	f000 ff80 	bl	800dcc0 <Error_Handler>
		for (uint16_t i = 0; i < dataLength; i++) {
 800cdc0:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	@ 0xe4
 800cdc4:	3301      	adds	r3, #1
 800cdc6:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
 800cdca:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 800cdce:	b29b      	uxth	r3, r3
 800cdd0:	f8b7 20e4 	ldrh.w	r2, [r7, #228]	@ 0xe4
 800cdd4:	429a      	cmp	r2, r3
 800cdd6:	d3de      	bcc.n	800cd96 <main+0x12a>
			}
		}

		// Read values
		for (uint16_t i = 0; i < dataLength; i++) {
 800cdd8:	2300      	movs	r3, #0
 800cdda:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
 800cdde:	e017      	b.n	800ce10 <main+0x1a4>
			if ((EE_ReadVariable(VirtAddVarTab[i],
 800cde0:	f8b7 20e2 	ldrh.w	r2, [r7, #226]	@ 0xe2
 800cde4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cde8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
					&VarDataTabRead[i])) != HAL_OK) {
 800cdec:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	@ 0xe2
 800cdf0:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800cdf4:	4413      	add	r3, r2
			if ((EE_ReadVariable(VirtAddVarTab[i],
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	f7ff fcfc 	bl	800c7f4 <EE_ReadVariable>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d001      	beq.n	800ce06 <main+0x19a>
				Error_Handler();
 800ce02:	f000 ff5d 	bl	800dcc0 <Error_Handler>
		for (uint16_t i = 0; i < dataLength; i++) {
 800ce06:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	@ 0xe2
 800ce0a:	3301      	adds	r3, #1
 800ce0c:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
 800ce10:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 800ce14:	b29b      	uxth	r3, r3
 800ce16:	f8b7 20e2 	ldrh.w	r2, [r7, #226]	@ 0xe2
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	d3e0      	bcc.n	800cde0 <main+0x174>
			}
		}

	printf("	Startup: Successfully saved original data to EEPROM \r\n");
 800ce1e:	482c      	ldr	r0, [pc, #176]	@ (800ced0 <main+0x264>)
 800ce20:	f005 fda4 	bl	801296c <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800ce24:	4b2b      	ldr	r3, [pc, #172]	@ (800ced4 <main+0x268>)
 800ce26:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800ce2a:	461d      	mov	r5, r3
 800ce2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ce2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ce30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ce34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800ce38:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800ce3c:	2100      	movs	r1, #0
 800ce3e:	4618      	mov	r0, r3
 800ce40:	f003 fe21 	bl	8010a86 <osThreadCreate>
 800ce44:	4603      	mov	r3, r0
 800ce46:	4a24      	ldr	r2, [pc, #144]	@ (800ced8 <main+0x26c>)
 800ce48:	6013      	str	r3, [r2, #0]

  /* definition and creation of receiveTask */
  osThreadDef(receiveTask, StartReceiveTask, osPriorityNormal, 0, 256);
 800ce4a:	4b24      	ldr	r3, [pc, #144]	@ (800cedc <main+0x270>)
 800ce4c:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800ce50:	461d      	mov	r5, r3
 800ce52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ce54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ce56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ce5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  receiveTaskHandle = osThreadCreate(osThread(receiveTask), NULL);
 800ce5e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800ce62:	2100      	movs	r1, #0
 800ce64:	4618      	mov	r0, r3
 800ce66:	f003 fe0e 	bl	8010a86 <osThreadCreate>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	4a1c      	ldr	r2, [pc, #112]	@ (800cee0 <main+0x274>)
 800ce6e:	6013      	str	r3, [r2, #0]

  /* definition and creation of statusTask */
  osThreadDef(statusTask, StartStatusTask, osPriorityNormal, 0, 128);
 800ce70:	4b1c      	ldr	r3, [pc, #112]	@ (800cee4 <main+0x278>)
 800ce72:	f107 041c 	add.w	r4, r7, #28
 800ce76:	461d      	mov	r5, r3
 800ce78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ce7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ce7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ce80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  statusTaskHandle = osThreadCreate(osThread(statusTask), NULL);
 800ce84:	f107 031c 	add.w	r3, r7, #28
 800ce88:	2100      	movs	r1, #0
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f003 fdfb 	bl	8010a86 <osThreadCreate>
 800ce90:	4603      	mov	r3, r0
 800ce92:	4a15      	ldr	r2, [pc, #84]	@ (800cee8 <main+0x27c>)
 800ce94:	6013      	str	r3, [r2, #0]

  /* definition and creation of updateTask */
  osThreadDef(updateTask, StartUpdateTask, osPriorityNormal, 0, 256);
 800ce96:	4b15      	ldr	r3, [pc, #84]	@ (800ceec <main+0x280>)
 800ce98:	463c      	mov	r4, r7
 800ce9a:	461d      	mov	r5, r3
 800ce9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ce9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cea0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800cea4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  updateTaskHandle = osThreadCreate(osThread(updateTask), NULL);
 800cea8:	463b      	mov	r3, r7
 800ceaa:	2100      	movs	r1, #0
 800ceac:	4618      	mov	r0, r3
 800ceae:	f003 fdea 	bl	8010a86 <osThreadCreate>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	4a0e      	ldr	r2, [pc, #56]	@ (800cef0 <main+0x284>)
 800ceb6:	6013      	str	r3, [r2, #0]
  //vTaskSuspend(receiveTaskHandle);
  //vTaskSuspend(updateTaskHandle);
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800ceb8:	f003 fdde 	bl	8010a78 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800cebc:	bf00      	nop
 800cebe:	e7fd      	b.n	800cebc <main+0x250>
 800cec0:	200003cc 	.word	0x200003cc
 800cec4:	08013990 	.word	0x08013990
 800cec8:	080139e8 	.word	0x080139e8
 800cecc:	20000424 	.word	0x20000424
 800ced0:	080139b0 	.word	0x080139b0
 800ced4:	08013a28 	.word	0x08013a28
 800ced8:	20000414 	.word	0x20000414
 800cedc:	08013a50 	.word	0x08013a50
 800cee0:	20000418 	.word	0x20000418
 800cee4:	08013a78 	.word	0x08013a78
 800cee8:	2000041c 	.word	0x2000041c
 800ceec:	08013aa0 	.word	0x08013aa0
 800cef0:	20000420 	.word	0x20000420

0800cef4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b094      	sub	sp, #80	@ 0x50
 800cef8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cefa:	f107 0320 	add.w	r3, r7, #32
 800cefe:	2230      	movs	r2, #48	@ 0x30
 800cf00:	2100      	movs	r1, #0
 800cf02:	4618      	mov	r0, r3
 800cf04:	f005 ff48 	bl	8012d98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cf08:	f107 030c 	add.w	r3, r7, #12
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	601a      	str	r2, [r3, #0]
 800cf10:	605a      	str	r2, [r3, #4]
 800cf12:	609a      	str	r2, [r3, #8]
 800cf14:	60da      	str	r2, [r3, #12]
 800cf16:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cf18:	2300      	movs	r3, #0
 800cf1a:	60bb      	str	r3, [r7, #8]
 800cf1c:	4b29      	ldr	r3, [pc, #164]	@ (800cfc4 <SystemClock_Config+0xd0>)
 800cf1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf20:	4a28      	ldr	r2, [pc, #160]	@ (800cfc4 <SystemClock_Config+0xd0>)
 800cf22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cf26:	6413      	str	r3, [r2, #64]	@ 0x40
 800cf28:	4b26      	ldr	r3, [pc, #152]	@ (800cfc4 <SystemClock_Config+0xd0>)
 800cf2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cf30:	60bb      	str	r3, [r7, #8]
 800cf32:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800cf34:	2300      	movs	r3, #0
 800cf36:	607b      	str	r3, [r7, #4]
 800cf38:	4b23      	ldr	r3, [pc, #140]	@ (800cfc8 <SystemClock_Config+0xd4>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800cf40:	4a21      	ldr	r2, [pc, #132]	@ (800cfc8 <SystemClock_Config+0xd4>)
 800cf42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf46:	6013      	str	r3, [r2, #0]
 800cf48:	4b1f      	ldr	r3, [pc, #124]	@ (800cfc8 <SystemClock_Config+0xd4>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800cf50:	607b      	str	r3, [r7, #4]
 800cf52:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800cf54:	2302      	movs	r3, #2
 800cf56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800cf5c:	2310      	movs	r3, #16
 800cf5e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cf60:	2302      	movs	r3, #2
 800cf62:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800cf64:	2300      	movs	r3, #0
 800cf66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800cf68:	2310      	movs	r3, #16
 800cf6a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800cf6c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800cf70:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800cf72:	2304      	movs	r3, #4
 800cf74:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800cf76:	2307      	movs	r3, #7
 800cf78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cf7a:	f107 0320 	add.w	r3, r7, #32
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f001 ffbc 	bl	800eefc <HAL_RCC_OscConfig>
 800cf84:	4603      	mov	r3, r0
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d001      	beq.n	800cf8e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800cf8a:	f000 fe99 	bl	800dcc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800cf8e:	230f      	movs	r3, #15
 800cf90:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800cf92:	2302      	movs	r3, #2
 800cf94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800cf96:	2300      	movs	r3, #0
 800cf98:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800cf9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cf9e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800cfa4:	f107 030c 	add.w	r3, r7, #12
 800cfa8:	2102      	movs	r1, #2
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f002 fa1e 	bl	800f3ec <HAL_RCC_ClockConfig>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d001      	beq.n	800cfba <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800cfb6:	f000 fe83 	bl	800dcc0 <Error_Handler>
  }
}
 800cfba:	bf00      	nop
 800cfbc:	3750      	adds	r7, #80	@ 0x50
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}
 800cfc2:	bf00      	nop
 800cfc4:	40023800 	.word	0x40023800
 800cfc8:	40007000 	.word	0x40007000

0800cfcc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800cfcc:	b580      	push	{r7, lr}
 800cfce:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800cfd0:	4b06      	ldr	r3, [pc, #24]	@ (800cfec <MX_CRC_Init+0x20>)
 800cfd2:	4a07      	ldr	r2, [pc, #28]	@ (800cff0 <MX_CRC_Init+0x24>)
 800cfd4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800cfd6:	4805      	ldr	r0, [pc, #20]	@ (800cfec <MX_CRC_Init+0x20>)
 800cfd8:	f001 fa98 	bl	800e50c <HAL_CRC_Init>
 800cfdc:	4603      	mov	r3, r0
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d001      	beq.n	800cfe6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800cfe2:	f000 fe6d 	bl	800dcc0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */
  /* USER CODE END CRC_Init 2 */

}
 800cfe6:	bf00      	nop
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop
 800cfec:	20000334 	.word	0x20000334
 800cff0:	40023000 	.word	0x40023000

0800cff4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b086      	sub	sp, #24
 800cff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cffa:	f107 0308 	add.w	r3, r7, #8
 800cffe:	2200      	movs	r2, #0
 800d000:	601a      	str	r2, [r3, #0]
 800d002:	605a      	str	r2, [r3, #4]
 800d004:	609a      	str	r2, [r3, #8]
 800d006:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d008:	463b      	mov	r3, r7
 800d00a:	2200      	movs	r2, #0
 800d00c:	601a      	str	r2, [r3, #0]
 800d00e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800d010:	4b1f      	ldr	r3, [pc, #124]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d012:	4a20      	ldr	r2, [pc, #128]	@ (800d094 <MX_TIM1_Init+0xa0>)
 800d014:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3999;
 800d016:	4b1e      	ldr	r3, [pc, #120]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d018:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800d01c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d01e:	4b1c      	ldr	r3, [pc, #112]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d020:	2200      	movs	r2, #0
 800d022:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20999;
 800d024:	4b1a      	ldr	r3, [pc, #104]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d026:	f245 2207 	movw	r2, #20999	@ 0x5207
 800d02a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d02c:	4b18      	ldr	r3, [pc, #96]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d02e:	2200      	movs	r2, #0
 800d030:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800d032:	4b17      	ldr	r3, [pc, #92]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d034:	2200      	movs	r2, #0
 800d036:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d038:	4b15      	ldr	r3, [pc, #84]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d03a:	2280      	movs	r2, #128	@ 0x80
 800d03c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800d03e:	4814      	ldr	r0, [pc, #80]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d040:	f002 fc26 	bl	800f890 <HAL_TIM_Base_Init>
 800d044:	4603      	mov	r3, r0
 800d046:	2b00      	cmp	r3, #0
 800d048:	d001      	beq.n	800d04e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800d04a:	f000 fe39 	bl	800dcc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d04e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d052:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800d054:	f107 0308 	add.w	r3, r7, #8
 800d058:	4619      	mov	r1, r3
 800d05a:	480d      	ldr	r0, [pc, #52]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d05c:	f002 fdba 	bl	800fbd4 <HAL_TIM_ConfigClockSource>
 800d060:	4603      	mov	r3, r0
 800d062:	2b00      	cmp	r3, #0
 800d064:	d001      	beq.n	800d06a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800d066:	f000 fe2b 	bl	800dcc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d06a:	2300      	movs	r3, #0
 800d06c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d06e:	2300      	movs	r3, #0
 800d070:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800d072:	463b      	mov	r3, r7
 800d074:	4619      	mov	r1, r3
 800d076:	4806      	ldr	r0, [pc, #24]	@ (800d090 <MX_TIM1_Init+0x9c>)
 800d078:	f002 ffc2 	bl	8010000 <HAL_TIMEx_MasterConfigSynchronization>
 800d07c:	4603      	mov	r3, r0
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d001      	beq.n	800d086 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800d082:	f000 fe1d 	bl	800dcc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800d086:	bf00      	nop
 800d088:	3718      	adds	r7, #24
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
 800d08e:	bf00      	nop
 800d090:	2000033c 	.word	0x2000033c
 800d094:	40010000 	.word	0x40010000

0800d098 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800d09c:	4b11      	ldr	r3, [pc, #68]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d09e:	4a12      	ldr	r2, [pc, #72]	@ (800d0e8 <MX_USART1_UART_Init+0x50>)
 800d0a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800d0a2:	4b10      	ldr	r3, [pc, #64]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800d0a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800d0aa:	4b0e      	ldr	r3, [pc, #56]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800d0b0:	4b0c      	ldr	r3, [pc, #48]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800d0b6:	4b0b      	ldr	r3, [pc, #44]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800d0bc:	4b09      	ldr	r3, [pc, #36]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0be:	220c      	movs	r2, #12
 800d0c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d0c2:	4b08      	ldr	r3, [pc, #32]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800d0c8:	4b06      	ldr	r3, [pc, #24]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800d0ce:	4805      	ldr	r0, [pc, #20]	@ (800d0e4 <MX_USART1_UART_Init+0x4c>)
 800d0d0:	f003 f818 	bl	8010104 <HAL_UART_Init>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d001      	beq.n	800d0de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800d0da:	f000 fdf1 	bl	800dcc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800d0de:	bf00      	nop
 800d0e0:	bd80      	pop	{r7, pc}
 800d0e2:	bf00      	nop
 800d0e4:	20000384 	.word	0x20000384
 800d0e8:	40011000 	.word	0x40011000

0800d0ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800d0f0:	4b11      	ldr	r3, [pc, #68]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d0f2:	4a12      	ldr	r2, [pc, #72]	@ (800d13c <MX_USART2_UART_Init+0x50>)
 800d0f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800d0f6:	4b10      	ldr	r3, [pc, #64]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d0f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800d0fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800d0fe:	4b0e      	ldr	r3, [pc, #56]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d100:	2200      	movs	r2, #0
 800d102:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800d104:	4b0c      	ldr	r3, [pc, #48]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d106:	2200      	movs	r2, #0
 800d108:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800d10a:	4b0b      	ldr	r3, [pc, #44]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d10c:	2200      	movs	r2, #0
 800d10e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800d110:	4b09      	ldr	r3, [pc, #36]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d112:	220c      	movs	r2, #12
 800d114:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d116:	4b08      	ldr	r3, [pc, #32]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d118:	2200      	movs	r2, #0
 800d11a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800d11c:	4b06      	ldr	r3, [pc, #24]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d11e:	2200      	movs	r2, #0
 800d120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800d122:	4805      	ldr	r0, [pc, #20]	@ (800d138 <MX_USART2_UART_Init+0x4c>)
 800d124:	f002 ffee 	bl	8010104 <HAL_UART_Init>
 800d128:	4603      	mov	r3, r0
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d001      	beq.n	800d132 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800d12e:	f000 fdc7 	bl	800dcc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800d132:	bf00      	nop
 800d134:	bd80      	pop	{r7, pc}
 800d136:	bf00      	nop
 800d138:	200003cc 	.word	0x200003cc
 800d13c:	40004400 	.word	0x40004400

0800d140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b08a      	sub	sp, #40	@ 0x28
 800d144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d146:	f107 0314 	add.w	r3, r7, #20
 800d14a:	2200      	movs	r2, #0
 800d14c:	601a      	str	r2, [r3, #0]
 800d14e:	605a      	str	r2, [r3, #4]
 800d150:	609a      	str	r2, [r3, #8]
 800d152:	60da      	str	r2, [r3, #12]
 800d154:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d156:	2300      	movs	r3, #0
 800d158:	613b      	str	r3, [r7, #16]
 800d15a:	4b31      	ldr	r3, [pc, #196]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d15c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d15e:	4a30      	ldr	r2, [pc, #192]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d160:	f043 0304 	orr.w	r3, r3, #4
 800d164:	6313      	str	r3, [r2, #48]	@ 0x30
 800d166:	4b2e      	ldr	r3, [pc, #184]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d16a:	f003 0304 	and.w	r3, r3, #4
 800d16e:	613b      	str	r3, [r7, #16]
 800d170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d172:	2300      	movs	r3, #0
 800d174:	60fb      	str	r3, [r7, #12]
 800d176:	4b2a      	ldr	r3, [pc, #168]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d17a:	4a29      	ldr	r2, [pc, #164]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d17c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d180:	6313      	str	r3, [r2, #48]	@ 0x30
 800d182:	4b27      	ldr	r3, [pc, #156]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d18a:	60fb      	str	r3, [r7, #12]
 800d18c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d18e:	2300      	movs	r3, #0
 800d190:	60bb      	str	r3, [r7, #8]
 800d192:	4b23      	ldr	r3, [pc, #140]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d196:	4a22      	ldr	r2, [pc, #136]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d198:	f043 0301 	orr.w	r3, r3, #1
 800d19c:	6313      	str	r3, [r2, #48]	@ 0x30
 800d19e:	4b20      	ldr	r3, [pc, #128]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d1a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1a2:	f003 0301 	and.w	r3, r3, #1
 800d1a6:	60bb      	str	r3, [r7, #8]
 800d1a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	607b      	str	r3, [r7, #4]
 800d1ae:	4b1c      	ldr	r3, [pc, #112]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d1b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1b2:	4a1b      	ldr	r2, [pc, #108]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d1b4:	f043 0302 	orr.w	r3, r3, #2
 800d1b8:	6313      	str	r3, [r2, #48]	@ 0x30
 800d1ba:	4b19      	ldr	r3, [pc, #100]	@ (800d220 <MX_GPIO_Init+0xe0>)
 800d1bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1be:	f003 0302 	and.w	r3, r3, #2
 800d1c2:	607b      	str	r3, [r7, #4]
 800d1c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	2120      	movs	r1, #32
 800d1ca:	4816      	ldr	r0, [pc, #88]	@ (800d224 <MX_GPIO_Init+0xe4>)
 800d1cc:	f001 fe4a 	bl	800ee64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800d1d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d1d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800d1d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800d1da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d1dc:	2300      	movs	r3, #0
 800d1de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800d1e0:	f107 0314 	add.w	r3, r7, #20
 800d1e4:	4619      	mov	r1, r3
 800d1e6:	4810      	ldr	r0, [pc, #64]	@ (800d228 <MX_GPIO_Init+0xe8>)
 800d1e8:	f001 fcb8 	bl	800eb5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800d1ec:	2320      	movs	r3, #32
 800d1ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800d1fc:	f107 0314 	add.w	r3, r7, #20
 800d200:	4619      	mov	r1, r3
 800d202:	4808      	ldr	r0, [pc, #32]	@ (800d224 <MX_GPIO_Init+0xe4>)
 800d204:	f001 fcaa 	bl	800eb5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 800d208:	2200      	movs	r2, #0
 800d20a:	2106      	movs	r1, #6
 800d20c:	2028      	movs	r0, #40	@ 0x28
 800d20e:	f001 f953 	bl	800e4b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800d212:	2028      	movs	r0, #40	@ 0x28
 800d214:	f001 f96c 	bl	800e4f0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800d218:	bf00      	nop
 800d21a:	3728      	adds	r7, #40	@ 0x28
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}
 800d220:	40023800 	.word	0x40023800
 800d224:	40020000 	.word	0x40020000
 800d228:	40020800 	.word	0x40020800

0800d22c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

// Interrupt handler
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b086      	sub	sp, #24
 800d230:	af02      	add	r7, sp, #8
 800d232:	4603      	mov	r3, r0
 800d234:	80fb      	strh	r3, [r7, #6]
	uint32_t ulStatusRegister;
  // Execute when blue push button pressed
  if(GPIO_Pin == GPIO_PIN_13) {
 800d236:	88fb      	ldrh	r3, [r7, #6]
 800d238:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d23c:	d11a      	bne.n	800d274 <HAL_GPIO_EXTI_Callback+0x48>
	  printf("-- Button pressed, starting receive task \r\n");
 800d23e:	4810      	ldr	r0, [pc, #64]	@ (800d280 <HAL_GPIO_EXTI_Callback+0x54>)
 800d240:	f005 fb94 	bl	801296c <puts>
	  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800d244:	2300      	movs	r3, #0
 800d246:	60fb      	str	r3, [r7, #12]
	  xTaskNotifyFromISR( receiveTaskHandle, 0x01, eSetBits, &xHigherPriorityTaskWoken );
 800d248:	4b0e      	ldr	r3, [pc, #56]	@ (800d284 <HAL_GPIO_EXTI_Callback+0x58>)
 800d24a:	6818      	ldr	r0, [r3, #0]
 800d24c:	f107 030c 	add.w	r3, r7, #12
 800d250:	9300      	str	r3, [sp, #0]
 800d252:	2300      	movs	r3, #0
 800d254:	2201      	movs	r2, #1
 800d256:	2101      	movs	r1, #1
 800d258:	f004 fc60 	bl	8011b1c <xTaskGenericNotifyFromISR>
	  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d009      	beq.n	800d276 <HAL_GPIO_EXTI_Callback+0x4a>
 800d262:	4b09      	ldr	r3, [pc, #36]	@ (800d288 <HAL_GPIO_EXTI_Callback+0x5c>)
 800d264:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d268:	601a      	str	r2, [r3, #0]
 800d26a:	f3bf 8f4f 	dsb	sy
 800d26e:	f3bf 8f6f 	isb	sy
  } else {
      __NOP();
  }
}
 800d272:	e000      	b.n	800d276 <HAL_GPIO_EXTI_Callback+0x4a>
      __NOP();
 800d274:	bf00      	nop
}
 800d276:	bf00      	nop
 800d278:	3710      	adds	r7, #16
 800d27a:	46bd      	mov	sp, r7
 800d27c:	bd80      	pop	{r7, pc}
 800d27e:	bf00      	nop
 800d280:	08013abc 	.word	0x08013abc
 800d284:	20000418 	.word	0x20000418
 800d288:	e000ed04 	.word	0xe000ed04

0800d28c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b082      	sub	sp, #8
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800d294:	2120      	movs	r1, #32
 800d296:	4804      	ldr	r0, [pc, #16]	@ (800d2a8 <StartDefaultTask+0x1c>)
 800d298:	f001 fdfd 	bl	800ee96 <HAL_GPIO_TogglePin>
	  //printf("F401: Normal operation \r\n");
	  osDelay(200);
 800d29c:	20c8      	movs	r0, #200	@ 0xc8
 800d29e:	f003 fc3e 	bl	8010b1e <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800d2a2:	bf00      	nop
 800d2a4:	e7f6      	b.n	800d294 <StartDefaultTask+0x8>
 800d2a6:	bf00      	nop
 800d2a8:	40020000 	.word	0x40020000

0800d2ac <StartReceiveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiveTask */
void StartReceiveTask(void const * argument)
{
 800d2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b0:	b0af      	sub	sp, #188	@ 0xbc
 800d2b2:	af00      	add	r7, sp, #0
 800d2b4:	61f8      	str	r0, [r7, #28]
  /* USER CODE BEGIN StartReceiveTask */
	char input[100];
	/* Infinite loop */
	for (;;) {
		// Wait until button is pressed
		xTaskNotifyWait( 0x00, 0xffffffff, NULL, portMAX_DELAY);
 800d2b6:	f04f 33ff 	mov.w	r3, #4294967295
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	f04f 31ff 	mov.w	r1, #4294967295
 800d2c0:	2000      	movs	r0, #0
 800d2c2:	f004 fb09 	bl	80118d8 <xTaskNotifyWait>

		// Read the user input
		printf("\r\n 	Provide update code: \r\n");
 800d2c6:	48b9      	ldr	r0, [pc, #740]	@ (800d5ac <StartReceiveTask+0x300>)
 800d2c8:	f005 fb50 	bl	801296c <puts>
		if (fgets(input, 10, stdin)) {
 800d2cc:	4bb8      	ldr	r3, [pc, #736]	@ (800d5b0 <StartReceiveTask+0x304>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	685b      	ldr	r3, [r3, #4]
 800d2d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800d2d6:	461a      	mov	r2, r3
 800d2d8:	210a      	movs	r1, #10
 800d2da:	f005 fa13 	bl	8012704 <fgets>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	f000 81c6 	beq.w	800d672 <StartReceiveTask+0x3c6>
 800d2e6:	466b      	mov	r3, sp
 800d2e8:	461e      	mov	r6, r3
			printf("	Code received:  %s \r\n", input);
 800d2ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d2ee:	4619      	mov	r1, r3
 800d2f0:	48b0      	ldr	r0, [pc, #704]	@ (800d5b4 <StartReceiveTask+0x308>)
 800d2f2:	f005 fad3 	bl	801289c <iprintf>
			uint16_t len = strlen(input);
 800d2f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f7fe fef0 	bl	800c0e0 <strlen>
 800d300:	4603      	mov	r3, r0
 800d302:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae

			//---- CRC ----
			uint32_t data32bit[len];
 800d306:	f8b7 10ae 	ldrh.w	r1, [r7, #174]	@ 0xae
 800d30a:	460b      	mov	r3, r1
 800d30c:	3b01      	subs	r3, #1
 800d30e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d312:	b28b      	uxth	r3, r1
 800d314:	2200      	movs	r2, #0
 800d316:	461c      	mov	r4, r3
 800d318:	4615      	mov	r5, r2
 800d31a:	f04f 0200 	mov.w	r2, #0
 800d31e:	f04f 0300 	mov.w	r3, #0
 800d322:	016b      	lsls	r3, r5, #5
 800d324:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800d328:	0162      	lsls	r2, r4, #5
 800d32a:	b28b      	uxth	r3, r1
 800d32c:	2200      	movs	r2, #0
 800d32e:	4698      	mov	r8, r3
 800d330:	4691      	mov	r9, r2
 800d332:	f04f 0200 	mov.w	r2, #0
 800d336:	f04f 0300 	mov.w	r3, #0
 800d33a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800d33e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800d342:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800d346:	460b      	mov	r3, r1
 800d348:	009b      	lsls	r3, r3, #2
 800d34a:	3307      	adds	r3, #7
 800d34c:	08db      	lsrs	r3, r3, #3
 800d34e:	00db      	lsls	r3, r3, #3
 800d350:	ebad 0d03 	sub.w	sp, sp, r3
 800d354:	466b      	mov	r3, sp
 800d356:	3303      	adds	r3, #3
 800d358:	089b      	lsrs	r3, r3, #2
 800d35a:	009b      	lsls	r3, r3, #2
 800d35c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
			for(uint16_t i = 0; i < len; i++){
 800d360:	2300      	movs	r3, #0
 800d362:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 800d366:	e013      	b.n	800d390 <StartReceiveTask+0xe4>
				data32bit[i] = (uint32_t) input[i];
 800d368:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800d36c:	33a0      	adds	r3, #160	@ 0xa0
 800d36e:	f107 0218 	add.w	r2, r7, #24
 800d372:	4413      	add	r3, r2
 800d374:	f813 3c94 	ldrb.w	r3, [r3, #-148]
 800d378:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	@ 0xb6
 800d37c:	4619      	mov	r1, r3
 800d37e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint16_t i = 0; i < len; i++){
 800d386:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800d38a:	3301      	adds	r3, #1
 800d38c:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 800d390:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	@ 0xb6
 800d394:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800d398:	429a      	cmp	r2, r3
 800d39a:	d3e5      	bcc.n	800d368 <StartReceiveTask+0xbc>
			}

			uint32_t crcValue = HAL_CRC_Calculate(&hcrc, data32bit, len);
 800d39c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800d3a0:	461a      	mov	r2, r3
 800d3a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d3a6:	4884      	ldr	r0, [pc, #528]	@ (800d5b8 <StartReceiveTask+0x30c>)
 800d3a8:	f001 f8cc 	bl	800e544 <HAL_CRC_Calculate>
 800d3ac:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
			printf("		crcValue: %lu \r\n", crcValue);
 800d3b0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800d3b4:	4881      	ldr	r0, [pc, #516]	@ (800d5bc <StartReceiveTask+0x310>)
 800d3b6:	f005 fa71 	bl	801289c <iprintf>

			// Split CRC for storage in EEPROM
			uint8_t a,b,c,d;
			a=(crcValue >> 24) & 0xFF;
 800d3ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d3be:	0e1b      	lsrs	r3, r3, #24
 800d3c0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			b=(crcValue >> 16) & 0xFF;
 800d3c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d3c8:	0c1b      	lsrs	r3, r3, #16
 800d3ca:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
			c=(crcValue >> 8) & 0xFF;
 800d3ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d3d2:	0a1b      	lsrs	r3, r3, #8
 800d3d4:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
			d=(crcValue) & 0xFF;
 800d3d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d3dc:	f887 309c 	strb.w	r3, [r7, #156]	@ 0x9c

			input[len] = a;
 800d3e0:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800d3e4:	33a0      	adds	r3, #160	@ 0xa0
 800d3e6:	f107 0218 	add.w	r2, r7, #24
 800d3ea:	189a      	adds	r2, r3, r2
 800d3ec:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800d3f0:	f802 3c94 	strb.w	r3, [r2, #-148]
			input[len+1] = b;
 800d3f4:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	33a0      	adds	r3, #160	@ 0xa0
 800d3fc:	f107 0218 	add.w	r2, r7, #24
 800d400:	189a      	adds	r2, r3, r2
 800d402:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 800d406:	f802 3c94 	strb.w	r3, [r2, #-148]
			input[len+2] = c;
 800d40a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800d40e:	3302      	adds	r3, #2
 800d410:	33a0      	adds	r3, #160	@ 0xa0
 800d412:	f107 0218 	add.w	r2, r7, #24
 800d416:	189a      	adds	r2, r3, r2
 800d418:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 800d41c:	f802 3c94 	strb.w	r3, [r2, #-148]
			input[len+3] = d;
 800d420:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800d424:	3303      	adds	r3, #3
 800d426:	33a0      	adds	r3, #160	@ 0xa0
 800d428:	f107 0218 	add.w	r2, r7, #24
 800d42c:	189a      	adds	r2, r3, r2
 800d42e:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 800d432:	f802 3c94 	strb.w	r3, [r2, #-148]

			//---- Write to EEPROM ----
			dataLengthNew = strlen(input);
 800d436:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7fe fe50 	bl	800c0e0 <strlen>
 800d440:	4603      	mov	r3, r0
 800d442:	b2db      	uxtb	r3, r3
 800d444:	4a5e      	ldr	r2, [pc, #376]	@ (800d5c0 <StartReceiveTask+0x314>)
 800d446:	7013      	strb	r3, [r2, #0]
			uint16_t VirtAddVarTab[dataLengthNew];
 800d448:	4b5d      	ldr	r3, [pc, #372]	@ (800d5c0 <StartReceiveTask+0x314>)
 800d44a:	7819      	ldrb	r1, [r3, #0]
 800d44c:	460b      	mov	r3, r1
 800d44e:	3b01      	subs	r3, #1
 800d450:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d454:	b2cb      	uxtb	r3, r1
 800d456:	2200      	movs	r2, #0
 800d458:	469a      	mov	sl, r3
 800d45a:	4693      	mov	fp, r2
 800d45c:	f04f 0200 	mov.w	r2, #0
 800d460:	f04f 0300 	mov.w	r3, #0
 800d464:	ea4f 130b 	mov.w	r3, fp, lsl #4
 800d468:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800d46c:	ea4f 120a 	mov.w	r2, sl, lsl #4
 800d470:	b2cb      	uxtb	r3, r1
 800d472:	2200      	movs	r2, #0
 800d474:	613b      	str	r3, [r7, #16]
 800d476:	617a      	str	r2, [r7, #20]
 800d478:	f04f 0200 	mov.w	r2, #0
 800d47c:	f04f 0300 	mov.w	r3, #0
 800d480:	6978      	ldr	r0, [r7, #20]
 800d482:	0103      	lsls	r3, r0, #4
 800d484:	6938      	ldr	r0, [r7, #16]
 800d486:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800d48a:	6938      	ldr	r0, [r7, #16]
 800d48c:	0102      	lsls	r2, r0, #4
 800d48e:	460b      	mov	r3, r1
 800d490:	005b      	lsls	r3, r3, #1
 800d492:	3307      	adds	r3, #7
 800d494:	08db      	lsrs	r3, r3, #3
 800d496:	00db      	lsls	r3, r3, #3
 800d498:	ebad 0d03 	sub.w	sp, sp, r3
 800d49c:	466b      	mov	r3, sp
 800d49e:	3301      	adds	r3, #1
 800d4a0:	085b      	lsrs	r3, r3, #1
 800d4a2:	005b      	lsls	r3, r3, #1
 800d4a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

			// Unlock the Flash Program Erase controller
			HAL_FLASH_Unlock();
 800d4a8:	f001 f8d4 	bl	800e654 <HAL_FLASH_Unlock>

			// EEPROM Init
			if (EE_Init() != EE_OK) {
 800d4ac:	f7fe ff98 	bl	800c3e0 <EE_Init>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d001      	beq.n	800d4ba <StartReceiveTask+0x20e>
				Error_Handler();
 800d4b6:	f000 fc03 	bl	800dcc0 <Error_Handler>
			}

			// Fill EEPROM variables addresses with offset from original data
			for (uint16_t i = 1; i <= dataLengthNew; i++) {
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
 800d4c0:	e00f      	b.n	800d4e2 <StartReceiveTask+0x236>
				VirtAddVarTab[i - 1] = 100 + i;
 800d4c2:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	@ 0xb4
 800d4c6:	1e59      	subs	r1, r3, #1
 800d4c8:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	@ 0xb4
 800d4cc:	3364      	adds	r3, #100	@ 0x64
 800d4ce:	b29b      	uxth	r3, r3
 800d4d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d4d4:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
			for (uint16_t i = 1; i <= dataLengthNew; i++) {
 800d4d8:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	@ 0xb4
 800d4dc:	3301      	adds	r3, #1
 800d4de:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
 800d4e2:	4b37      	ldr	r3, [pc, #220]	@ (800d5c0 <StartReceiveTask+0x314>)
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	461a      	mov	r2, r3
 800d4e8:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	@ 0xb4
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	d9e8      	bls.n	800d4c2 <StartReceiveTask+0x216>
			}

			// Store values in EEPROM emulation
			for (uint16_t i = 0; i < dataLengthNew; i++) {
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
 800d4f6:	e01e      	b.n	800d536 <StartReceiveTask+0x28a>
				// Sequence 1
				if ((EE_WriteVariable(VirtAddVarTab[i], input[i])) != HAL_OK) {
 800d4f8:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	@ 0xb2
 800d4fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d500:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800d504:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d508:	33a0      	adds	r3, #160	@ 0xa0
 800d50a:	f107 0118 	add.w	r1, r7, #24
 800d50e:	440b      	add	r3, r1
 800d510:	f813 3c94 	ldrb.w	r3, [r3, #-148]
 800d514:	4619      	mov	r1, r3
 800d516:	4610      	mov	r0, r2
 800d518:	f7ff f9b6 	bl	800c888 <EE_WriteVariable>
 800d51c:	4603      	mov	r3, r0
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d004      	beq.n	800d52c <StartReceiveTask+0x280>
					printf("! Error in saving update data to EEPROM \r\n");
 800d522:	4828      	ldr	r0, [pc, #160]	@ (800d5c4 <StartReceiveTask+0x318>)
 800d524:	f005 fa22 	bl	801296c <puts>
					Error_Handler();
 800d528:	f000 fbca 	bl	800dcc0 <Error_Handler>
			for (uint16_t i = 0; i < dataLengthNew; i++) {
 800d52c:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d530:	3301      	adds	r3, #1
 800d532:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
 800d536:	4b22      	ldr	r3, [pc, #136]	@ (800d5c0 <StartReceiveTask+0x314>)
 800d538:	781b      	ldrb	r3, [r3, #0]
 800d53a:	461a      	mov	r2, r3
 800d53c:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d540:	4293      	cmp	r3, r2
 800d542:	d3d9      	bcc.n	800d4f8 <StartReceiveTask+0x24c>
				}
			}
			//printf("	Update data and CRC saved on EEPROM \r\n");

			// Read values for debugging:
			uint8_t VarDataTabRead[dataLengthNew+10];
 800d544:	4b1e      	ldr	r3, [pc, #120]	@ (800d5c0 <StartReceiveTask+0x314>)
 800d546:	781b      	ldrb	r3, [r3, #0]
 800d548:	f103 010a 	add.w	r1, r3, #10
 800d54c:	1e4b      	subs	r3, r1, #1
 800d54e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d552:	460a      	mov	r2, r1
 800d554:	2300      	movs	r3, #0
 800d556:	60ba      	str	r2, [r7, #8]
 800d558:	60fb      	str	r3, [r7, #12]
 800d55a:	f04f 0200 	mov.w	r2, #0
 800d55e:	f04f 0300 	mov.w	r3, #0
 800d562:	68f8      	ldr	r0, [r7, #12]
 800d564:	00c3      	lsls	r3, r0, #3
 800d566:	68b8      	ldr	r0, [r7, #8]
 800d568:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800d56c:	68b8      	ldr	r0, [r7, #8]
 800d56e:	00c2      	lsls	r2, r0, #3
 800d570:	460a      	mov	r2, r1
 800d572:	2300      	movs	r3, #0
 800d574:	603a      	str	r2, [r7, #0]
 800d576:	607b      	str	r3, [r7, #4]
 800d578:	f04f 0200 	mov.w	r2, #0
 800d57c:	f04f 0300 	mov.w	r3, #0
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	00c3      	lsls	r3, r0, #3
 800d584:	6838      	ldr	r0, [r7, #0]
 800d586:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800d58a:	6838      	ldr	r0, [r7, #0]
 800d58c:	00c2      	lsls	r2, r0, #3
 800d58e:	460b      	mov	r3, r1
 800d590:	3307      	adds	r3, #7
 800d592:	08db      	lsrs	r3, r3, #3
 800d594:	00db      	lsls	r3, r3, #3
 800d596:	ebad 0d03 	sub.w	sp, sp, r3
 800d59a:	466b      	mov	r3, sp
 800d59c:	3300      	adds	r3, #0
 800d59e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			for (uint16_t i = 0; i < dataLengthNew; i++) {
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	f8a7 30b0 	strh.w	r3, [r7, #176]	@ 0xb0
 800d5a8:	e029      	b.n	800d5fe <StartReceiveTask+0x352>
 800d5aa:	bf00      	nop
 800d5ac:	08013ae8 	.word	0x08013ae8
 800d5b0:	20000024 	.word	0x20000024
 800d5b4:	08013b04 	.word	0x08013b04
 800d5b8:	20000334 	.word	0x20000334
 800d5bc:	08013b1c 	.word	0x08013b1c
 800d5c0:	20000425 	.word	0x20000425
 800d5c4:	08013b30 	.word	0x08013b30
				if ((EE_ReadVariable(VirtAddVarTab[i], &VarDataTabRead[i])) != HAL_OK) {
 800d5c8:	f8b7 20b0 	ldrh.w	r2, [r7, #176]	@ 0xb0
 800d5cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d5d0:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 800d5d4:	f8b7 20b0 	ldrh.w	r2, [r7, #176]	@ 0xb0
 800d5d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d5dc:	4413      	add	r3, r2
 800d5de:	4619      	mov	r1, r3
 800d5e0:	f7ff f908 	bl	800c7f4 <EE_ReadVariable>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d004      	beq.n	800d5f4 <StartReceiveTask+0x348>
					printf("! Error in reading update data from EEPROM \r\n");
 800d5ea:	4824      	ldr	r0, [pc, #144]	@ (800d67c <StartReceiveTask+0x3d0>)
 800d5ec:	f005 f9be 	bl	801296c <puts>
					Error_Handler();
 800d5f0:	f000 fb66 	bl	800dcc0 <Error_Handler>
			for (uint16_t i = 0; i < dataLengthNew; i++) {
 800d5f4:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 800d5f8:	3301      	adds	r3, #1
 800d5fa:	f8a7 30b0 	strh.w	r3, [r7, #176]	@ 0xb0
 800d5fe:	4b20      	ldr	r3, [pc, #128]	@ (800d680 <StartReceiveTask+0x3d4>)
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	461a      	mov	r2, r3
 800d604:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 800d608:	4293      	cmp	r3, r2
 800d60a:	d3dd      	bcc.n	800d5c8 <StartReceiveTask+0x31c>
				}
			}
			printf("	Successfully read update data: %s \r\n", VarDataTabRead);
 800d60c:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800d610:	481c      	ldr	r0, [pc, #112]	@ (800d684 <StartReceiveTask+0x3d8>)
 800d612:	f005 f943 	bl	801289c <iprintf>
			uint32_t storedCrc = (((uint32_t)VarDataTabRead[dataLengthNew-4]) << 24) | (((uint32_t)VarDataTabRead[dataLengthNew-3]) << 16) | (((uint32_t)VarDataTabRead[dataLengthNew-2]) << 8) | ((uint32_t)VarDataTabRead[dataLengthNew-1]);
 800d616:	4b1a      	ldr	r3, [pc, #104]	@ (800d680 <StartReceiveTask+0x3d4>)
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	1f1a      	subs	r2, r3, #4
 800d61c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d620:	5c9b      	ldrb	r3, [r3, r2]
 800d622:	0619      	lsls	r1, r3, #24
 800d624:	4b16      	ldr	r3, [pc, #88]	@ (800d680 <StartReceiveTask+0x3d4>)
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	1eda      	subs	r2, r3, #3
 800d62a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d62e:	5c9b      	ldrb	r3, [r3, r2]
 800d630:	041b      	lsls	r3, r3, #16
 800d632:	4319      	orrs	r1, r3
 800d634:	4b12      	ldr	r3, [pc, #72]	@ (800d680 <StartReceiveTask+0x3d4>)
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	1e9a      	subs	r2, r3, #2
 800d63a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d63e:	5c9b      	ldrb	r3, [r3, r2]
 800d640:	021b      	lsls	r3, r3, #8
 800d642:	4319      	orrs	r1, r3
 800d644:	4b0e      	ldr	r3, [pc, #56]	@ (800d680 <StartReceiveTask+0x3d4>)
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	1e5a      	subs	r2, r3, #1
 800d64a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d64e:	5c9b      	ldrb	r3, [r3, r2]
 800d650:	430b      	orrs	r3, r1
 800d652:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			printf("	crc value: %lu \r\n", storedCrc);
 800d656:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d65a:	480b      	ldr	r0, [pc, #44]	@ (800d688 <StartReceiveTask+0x3dc>)
 800d65c:	f005 f91e 	bl	801289c <iprintf>

			// Resume updateTask
			xTaskNotifyGive(updateTaskHandle);
 800d660:	4b0a      	ldr	r3, [pc, #40]	@ (800d68c <StartReceiveTask+0x3e0>)
 800d662:	6818      	ldr	r0, [r3, #0]
 800d664:	2300      	movs	r3, #0
 800d666:	2202      	movs	r2, #2
 800d668:	2100      	movs	r1, #0
 800d66a:	f004 f995 	bl	8011998 <xTaskGenericNotify>
 800d66e:	46b5      	mov	sp, r6
 800d670:	e621      	b.n	800d2b6 <StartReceiveTask+0xa>

		} else {
			printf("! Invalid input \r\n");
 800d672:	4807      	ldr	r0, [pc, #28]	@ (800d690 <StartReceiveTask+0x3e4>)
 800d674:	f005 f97a 	bl	801296c <puts>
		xTaskNotifyWait( 0x00, 0xffffffff, NULL, portMAX_DELAY);
 800d678:	e61d      	b.n	800d2b6 <StartReceiveTask+0xa>
 800d67a:	bf00      	nop
 800d67c:	08013b5c 	.word	0x08013b5c
 800d680:	20000425 	.word	0x20000425
 800d684:	08013b8c 	.word	0x08013b8c
 800d688:	08013bb4 	.word	0x08013bb4
 800d68c:	20000420 	.word	0x20000420
 800d690:	08013bc8 	.word	0x08013bc8

0800d694 <StartStatusTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStatusTask */
void StartStatusTask(void const * argument)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b086      	sub	sp, #24
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStatusTask */
  int prevTime = HAL_GetTick();
 800d69c:	f000 fe24 	bl	800e2e8 <HAL_GetTick>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  int currentTime = HAL_GetTick();
 800d6a4:	f000 fe20 	bl	800e2e8 <HAL_GetTick>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	613b      	str	r3, [r7, #16]
	  if(currentTime < prevTime + statusDelay) {
 800d6ac:	4b16      	ldr	r3, [pc, #88]	@ (800d708 <StartStatusTask+0x74>)
 800d6ae:	681a      	ldr	r2, [r3, #0]
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	4413      	add	r3, r2
 800d6b4:	693a      	ldr	r2, [r7, #16]
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	da05      	bge.n	800d6c6 <StartStatusTask+0x32>
		  osDelay(currentTime + statusDelay - currentTime);
 800d6ba:	4b13      	ldr	r3, [pc, #76]	@ (800d708 <StartStatusTask+0x74>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f003 fa2d 	bl	8010b1e <osDelay>
 800d6c4:	e7ee      	b.n	800d6a4 <StartStatusTask+0x10>
	  } else {
		  printf("	F401: Starting status transmission \r\n");
 800d6c6:	4811      	ldr	r0, [pc, #68]	@ (800d70c <StartStatusTask+0x78>)
 800d6c8:	f005 f950 	bl	801296c <puts>
		  uint8_t checkSum = 2+version;
 800d6cc:	4b10      	ldr	r3, [pc, #64]	@ (800d710 <StartStatusTask+0x7c>)
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	3302      	adds	r3, #2
 800d6d2:	73fb      	strb	r3, [r7, #15]
		  uint8_t tx_buff[]={1,0,1,0,version,checkSum};
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	723b      	strb	r3, [r7, #8]
 800d6d8:	2300      	movs	r3, #0
 800d6da:	727b      	strb	r3, [r7, #9]
 800d6dc:	2301      	movs	r3, #1
 800d6de:	72bb      	strb	r3, [r7, #10]
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	72fb      	strb	r3, [r7, #11]
 800d6e4:	4b0a      	ldr	r3, [pc, #40]	@ (800d710 <StartStatusTask+0x7c>)
 800d6e6:	781b      	ldrb	r3, [r3, #0]
 800d6e8:	733b      	strb	r3, [r7, #12]
 800d6ea:	7bfb      	ldrb	r3, [r7, #15]
 800d6ec:	737b      	strb	r3, [r7, #13]
		  HAL_UART_Transmit(&huart1, tx_buff, 6, 1000);
 800d6ee:	f107 0108 	add.w	r1, r7, #8
 800d6f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d6f6:	2206      	movs	r2, #6
 800d6f8:	4806      	ldr	r0, [pc, #24]	@ (800d714 <StartStatusTask+0x80>)
 800d6fa:	f002 fd53 	bl	80101a4 <HAL_UART_Transmit>
		  osDelay(10000);
 800d6fe:	f242 7010 	movw	r0, #10000	@ 0x2710
 800d702:	f003 fa0c 	bl	8010b1e <osDelay>
  {
 800d706:	e7cd      	b.n	800d6a4 <StartStatusTask+0x10>
 800d708:	20000004 	.word	0x20000004
 800d70c:	08013bdc 	.word	0x08013bdc
 800d710:	20000000 	.word	0x20000000
 800d714:	20000384 	.word	0x20000384

0800d718 <StartUpdateTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUpdateTask */
void StartUpdateTask(void const * argument)
{
 800d718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d71c:	b0af      	sub	sp, #188	@ 0xbc
 800d71e:	af00      	add	r7, sp, #0
 800d720:	63f8      	str	r0, [r7, #60]	@ 0x3c
  /* USER CODE BEGIN StartUpdateTask */
  /* Infinite loop */
  for(;;)
  {
 800d722:	466b      	mov	r3, sp
 800d724:	461e      	mov	r6, r3
	  // Wait for notification from receiveTask
	  ulTaskNotifyTake( 0x00, portMAX_DELAY );
 800d726:	f04f 31ff 	mov.w	r1, #4294967295
 800d72a:	2000      	movs	r0, #0
 800d72c:	f004 f888 	bl	8011840 <ulTaskNotifyTake>
	  osDelay(500);
 800d730:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800d734:	f003 f9f3 	bl	8010b1e <osDelay>

	  printf("-- updateTask started \r\n");
 800d738:	48b1      	ldr	r0, [pc, #708]	@ (800da00 <StartUpdateTask+0x2e8>)
 800d73a:	f005 f917 	bl	801296c <puts>

	  HAL_FLASH_Unlock();
 800d73e:	f000 ff89 	bl	800e654 <HAL_FLASH_Unlock>

		/* EEPROM Init */
		if (EE_Init() != EE_OK) {
 800d742:	f7fe fe4d 	bl	800c3e0 <EE_Init>
 800d746:	4603      	mov	r3, r0
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d001      	beq.n	800d750 <StartUpdateTask+0x38>
			Error_Handler();
 800d74c:	f000 fab8 	bl	800dcc0 <Error_Handler>
		}

	  // Read from EEPROM
	  // Fill EEPROM variables addresses on the update data
		uint16_t VirtAddNew[dataLengthNew];
 800d750:	4bac      	ldr	r3, [pc, #688]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d752:	7819      	ldrb	r1, [r3, #0]
 800d754:	460b      	mov	r3, r1
 800d756:	3b01      	subs	r3, #1
 800d758:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d75c:	b2cb      	uxtb	r3, r1
 800d75e:	2200      	movs	r2, #0
 800d760:	633b      	str	r3, [r7, #48]	@ 0x30
 800d762:	637a      	str	r2, [r7, #52]	@ 0x34
 800d764:	f04f 0200 	mov.w	r2, #0
 800d768:	f04f 0300 	mov.w	r3, #0
 800d76c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d76e:	0103      	lsls	r3, r0, #4
 800d770:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d772:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800d776:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d778:	0102      	lsls	r2, r0, #4
 800d77a:	b2cb      	uxtb	r3, r1
 800d77c:	2200      	movs	r2, #0
 800d77e:	469a      	mov	sl, r3
 800d780:	4693      	mov	fp, r2
 800d782:	f04f 0200 	mov.w	r2, #0
 800d786:	f04f 0300 	mov.w	r3, #0
 800d78a:	ea4f 130b 	mov.w	r3, fp, lsl #4
 800d78e:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800d792:	ea4f 120a 	mov.w	r2, sl, lsl #4
 800d796:	460b      	mov	r3, r1
 800d798:	005b      	lsls	r3, r3, #1
 800d79a:	3307      	adds	r3, #7
 800d79c:	08db      	lsrs	r3, r3, #3
 800d79e:	00db      	lsls	r3, r3, #3
 800d7a0:	ebad 0d03 	sub.w	sp, sp, r3
 800d7a4:	466b      	mov	r3, sp
 800d7a6:	3301      	adds	r3, #1
 800d7a8:	085b      	lsrs	r3, r3, #1
 800d7aa:	005b      	lsls	r3, r3, #1
 800d7ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		for (uint16_t i = 1; i <= dataLengthNew; i++) {
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 800d7b6:	e00f      	b.n	800d7d8 <StartUpdateTask+0xc0>
			VirtAddNew[i - 1] = 100 + i;
 800d7b8:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800d7bc:	1e59      	subs	r1, r3, #1
 800d7be:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800d7c2:	3364      	adds	r3, #100	@ 0x64
 800d7c4:	b29b      	uxth	r3, r3
 800d7c6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800d7ca:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for (uint16_t i = 1; i <= dataLengthNew; i++) {
 800d7ce:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 800d7d8:	4b8a      	ldr	r3, [pc, #552]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d7da:	781b      	ldrb	r3, [r3, #0]
 800d7dc:	461a      	mov	r2, r3
 800d7de:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800d7e2:	4293      	cmp	r3, r2
 800d7e4:	d9e8      	bls.n	800d7b8 <StartUpdateTask+0xa0>
		}
	  char data[50] = "Fault";
 800d7e6:	4b88      	ldr	r3, [pc, #544]	@ (800da08 <StartUpdateTask+0x2f0>)
 800d7e8:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800d7ec:	6818      	ldr	r0, [r3, #0]
 800d7ee:	6010      	str	r0, [r2, #0]
 800d7f0:	889b      	ldrh	r3, [r3, #4]
 800d7f2:	8093      	strh	r3, [r2, #4]
 800d7f4:	f107 004a 	add.w	r0, r7, #74	@ 0x4a
 800d7f8:	232c      	movs	r3, #44	@ 0x2c
 800d7fa:	461a      	mov	r2, r3
 800d7fc:	2100      	movs	r1, #0
 800d7fe:	f005 facb 	bl	8012d98 <memset>
	  //uint8_t data[50];
	  for (uint16_t i = 0; i < dataLengthNew; i++) {
 800d802:	2300      	movs	r3, #0
 800d804:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
 800d808:	e01a      	b.n	800d840 <StartUpdateTask+0x128>
	  		if ((EE_ReadVariable(VirtAddNew[i], &data[i])) != HAL_OK) {
 800d80a:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	@ 0xb4
 800d80e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d812:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 800d816:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	@ 0xb4
 800d81a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800d81e:	4413      	add	r3, r2
 800d820:	4619      	mov	r1, r3
 800d822:	f7fe ffe7 	bl	800c7f4 <EE_ReadVariable>
 800d826:	4603      	mov	r3, r0
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d004      	beq.n	800d836 <StartUpdateTask+0x11e>
	  			printf("! Error reading update data \r\n");
 800d82c:	4877      	ldr	r0, [pc, #476]	@ (800da0c <StartUpdateTask+0x2f4>)
 800d82e:	f005 f89d 	bl	801296c <puts>
	  			Error_Handler();
 800d832:	f000 fa45 	bl	800dcc0 <Error_Handler>
	  for (uint16_t i = 0; i < dataLengthNew; i++) {
 800d836:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	@ 0xb4
 800d83a:	3301      	adds	r3, #1
 800d83c:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
 800d840:	4b70      	ldr	r3, [pc, #448]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d842:	781b      	ldrb	r3, [r3, #0]
 800d844:	461a      	mov	r2, r3
 800d846:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	@ 0xb4
 800d84a:	4293      	cmp	r3, r2
 800d84c:	d3dd      	bcc.n	800d80a <StartUpdateTask+0xf2>
	  		}
	  }

	  printf("	Update data read from EEPROM: %s \r\n", data);
 800d84e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800d852:	4619      	mov	r1, r3
 800d854:	486e      	ldr	r0, [pc, #440]	@ (800da10 <StartUpdateTask+0x2f8>)
 800d856:	f005 f821 	bl	801289c <iprintf>
	  data[0] ^= faultMask;
	  printf("After fault: %i \r\n", data[0]);*/

	  //CRC

	  uint32_t origCRC = (((uint32_t)data[dataLengthNew-4]) << 24) | (((uint32_t)data[dataLengthNew-3]) << 16) | (((uint32_t)data[dataLengthNew-2]) << 8) | ((uint32_t)data[dataLengthNew-1]);
 800d85a:	4b6a      	ldr	r3, [pc, #424]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d85c:	781b      	ldrb	r3, [r3, #0]
 800d85e:	3b04      	subs	r3, #4
 800d860:	3380      	adds	r3, #128	@ 0x80
 800d862:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800d866:	4413      	add	r3, r2
 800d868:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800d86c:	061a      	lsls	r2, r3, #24
 800d86e:	4b65      	ldr	r3, [pc, #404]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	3b03      	subs	r3, #3
 800d874:	3380      	adds	r3, #128	@ 0x80
 800d876:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800d87a:	440b      	add	r3, r1
 800d87c:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800d880:	041b      	lsls	r3, r3, #16
 800d882:	431a      	orrs	r2, r3
 800d884:	4b5f      	ldr	r3, [pc, #380]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d886:	781b      	ldrb	r3, [r3, #0]
 800d888:	3b02      	subs	r3, #2
 800d88a:	3380      	adds	r3, #128	@ 0x80
 800d88c:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800d890:	440b      	add	r3, r1
 800d892:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800d896:	021b      	lsls	r3, r3, #8
 800d898:	431a      	orrs	r2, r3
 800d89a:	4b5a      	ldr	r3, [pc, #360]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	3b01      	subs	r3, #1
 800d8a0:	3380      	adds	r3, #128	@ 0x80
 800d8a2:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800d8a6:	440b      	add	r3, r1
 800d8a8:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800d8ac:	4313      	orrs	r3, r2
 800d8ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	  printf("		Orig CRC: %lu \r\n", origCRC);
 800d8b2:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800d8b6:	4857      	ldr	r0, [pc, #348]	@ (800da14 <StartUpdateTask+0x2fc>)
 800d8b8:	f004 fff0 	bl	801289c <iprintf>

	  uint32_t data32bit[dataLengthNew-4];
 800d8bc:	4b51      	ldr	r3, [pc, #324]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	1f19      	subs	r1, r3, #4
 800d8c2:	1e4b      	subs	r3, r1, #1
 800d8c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d8c8:	460a      	mov	r2, r1
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d8ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8d0:	f04f 0200 	mov.w	r2, #0
 800d8d4:	f04f 0300 	mov.w	r3, #0
 800d8d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d8da:	0143      	lsls	r3, r0, #5
 800d8dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d8de:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800d8e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d8e4:	0142      	lsls	r2, r0, #5
 800d8e6:	460a      	mov	r2, r1
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	623a      	str	r2, [r7, #32]
 800d8ec:	627b      	str	r3, [r7, #36]	@ 0x24
 800d8ee:	f04f 0200 	mov.w	r2, #0
 800d8f2:	f04f 0300 	mov.w	r3, #0
 800d8f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d8f8:	0143      	lsls	r3, r0, #5
 800d8fa:	6a38      	ldr	r0, [r7, #32]
 800d8fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800d900:	6a38      	ldr	r0, [r7, #32]
 800d902:	0142      	lsls	r2, r0, #5
 800d904:	460b      	mov	r3, r1
 800d906:	009b      	lsls	r3, r3, #2
 800d908:	3307      	adds	r3, #7
 800d90a:	08db      	lsrs	r3, r3, #3
 800d90c:	00db      	lsls	r3, r3, #3
 800d90e:	ebad 0d03 	sub.w	sp, sp, r3
 800d912:	466b      	mov	r3, sp
 800d914:	3303      	adds	r3, #3
 800d916:	089b      	lsrs	r3, r3, #2
 800d918:	009b      	lsls	r3, r3, #2
 800d91a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	  for(uint16_t i = 0; i < dataLengthNew - 4; i++){
 800d91e:	2300      	movs	r3, #0
 800d920:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
 800d924:	e013      	b.n	800d94e <StartUpdateTask+0x236>
		  data32bit[i] = (uint32_t) data[i];
 800d926:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d92a:	3380      	adds	r3, #128	@ 0x80
 800d92c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800d930:	4413      	add	r3, r2
 800d932:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800d936:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	@ 0xb2
 800d93a:	4619      	mov	r1, r3
 800d93c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  for(uint16_t i = 0; i < dataLengthNew - 4; i++){
 800d944:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d948:	3301      	adds	r3, #1
 800d94a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
 800d94e:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	@ 0xb2
 800d952:	4b2c      	ldr	r3, [pc, #176]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d954:	781b      	ldrb	r3, [r3, #0]
 800d956:	3b04      	subs	r3, #4
 800d958:	429a      	cmp	r2, r3
 800d95a:	dbe4      	blt.n	800d926 <StartUpdateTask+0x20e>
	  }

	  uint32_t crcValue = HAL_CRC_Calculate(&hcrc, data32bit, dataLengthNew-4);
 800d95c:	4b29      	ldr	r3, [pc, #164]	@ (800da04 <StartUpdateTask+0x2ec>)
 800d95e:	781b      	ldrb	r3, [r3, #0]
 800d960:	3b04      	subs	r3, #4
 800d962:	461a      	mov	r2, r3
 800d964:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800d968:	482b      	ldr	r0, [pc, #172]	@ (800da18 <StartUpdateTask+0x300>)
 800d96a:	f000 fdeb 	bl	800e544 <HAL_CRC_Calculate>
 800d96e:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
	  printf("		CRC: %lu \r\n", crcValue);
 800d972:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d976:	4829      	ldr	r0, [pc, #164]	@ (800da1c <StartUpdateTask+0x304>)
 800d978:	f004 ff90 	bl	801289c <iprintf>


	  if(crcValue == origCRC){
 800d97c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800d980:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d984:	429a      	cmp	r2, r3
 800d986:	d103      	bne.n	800d990 <StartUpdateTask+0x278>
		  printf("		CRC matches memory value \r\n");
 800d988:	4825      	ldr	r0, [pc, #148]	@ (800da20 <StartUpdateTask+0x308>)
 800d98a:	f004 ffef 	bl	801296c <puts>
 800d98e:	e002      	b.n	800d996 <StartUpdateTask+0x27e>
	  } else {
		  printf("! CRC doesn't match memory, update should be cancelled \r\n");
 800d990:	4824      	ldr	r0, [pc, #144]	@ (800da24 <StartUpdateTask+0x30c>)
 800d992:	f004 ffeb 	bl	801296c <puts>
	  }

	  // Write to EEPROM
	  // Unlock the Flash Program Erase controller
		uint16_t VirtAddOrig[dataLengthOrig];
 800d996:	4b24      	ldr	r3, [pc, #144]	@ (800da28 <StartUpdateTask+0x310>)
 800d998:	7819      	ldrb	r1, [r3, #0]
 800d99a:	460b      	mov	r3, r1
 800d99c:	3b01      	subs	r3, #1
 800d99e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d9a2:	b2cb      	uxtb	r3, r1
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	61bb      	str	r3, [r7, #24]
 800d9a8:	61fa      	str	r2, [r7, #28]
 800d9aa:	f04f 0200 	mov.w	r2, #0
 800d9ae:	f04f 0300 	mov.w	r3, #0
 800d9b2:	69f8      	ldr	r0, [r7, #28]
 800d9b4:	0103      	lsls	r3, r0, #4
 800d9b6:	69b8      	ldr	r0, [r7, #24]
 800d9b8:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800d9bc:	69b8      	ldr	r0, [r7, #24]
 800d9be:	0102      	lsls	r2, r0, #4
 800d9c0:	b2cb      	uxtb	r3, r1
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	613b      	str	r3, [r7, #16]
 800d9c6:	617a      	str	r2, [r7, #20]
 800d9c8:	f04f 0200 	mov.w	r2, #0
 800d9cc:	f04f 0300 	mov.w	r3, #0
 800d9d0:	6978      	ldr	r0, [r7, #20]
 800d9d2:	0103      	lsls	r3, r0, #4
 800d9d4:	6938      	ldr	r0, [r7, #16]
 800d9d6:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800d9da:	6938      	ldr	r0, [r7, #16]
 800d9dc:	0102      	lsls	r2, r0, #4
 800d9de:	460b      	mov	r3, r1
 800d9e0:	005b      	lsls	r3, r3, #1
 800d9e2:	3307      	adds	r3, #7
 800d9e4:	08db      	lsrs	r3, r3, #3
 800d9e6:	00db      	lsls	r3, r3, #3
 800d9e8:	ebad 0d03 	sub.w	sp, sp, r3
 800d9ec:	466b      	mov	r3, sp
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	085b      	lsrs	r3, r3, #1
 800d9f2:	005b      	lsls	r3, r3, #1
 800d9f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			for (uint16_t i = 1; i <= dataLengthOrig; i++) {
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	f8a7 30b0 	strh.w	r3, [r7, #176]	@ 0xb0
 800d9fe:	e023      	b.n	800da48 <StartUpdateTask+0x330>
 800da00:	08013c04 	.word	0x08013c04
 800da04:	20000425 	.word	0x20000425
 800da08:	08013e2c 	.word	0x08013e2c
 800da0c:	08013c1c 	.word	0x08013c1c
 800da10:	08013c3c 	.word	0x08013c3c
 800da14:	08013c64 	.word	0x08013c64
 800da18:	20000334 	.word	0x20000334
 800da1c:	08013c78 	.word	0x08013c78
 800da20:	08013c88 	.word	0x08013c88
 800da24:	08013ca8 	.word	0x08013ca8
 800da28:	20000424 	.word	0x20000424
				VirtAddOrig[i - 1] = i;
 800da2c:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 800da30:	1e59      	subs	r1, r3, #1
 800da32:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800da36:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 800da3a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
			for (uint16_t i = 1; i <= dataLengthOrig; i++) {
 800da3e:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 800da42:	3301      	adds	r3, #1
 800da44:	f8a7 30b0 	strh.w	r3, [r7, #176]	@ 0xb0
 800da48:	4b84      	ldr	r3, [pc, #528]	@ (800dc5c <StartUpdateTask+0x544>)
 800da4a:	781b      	ldrb	r3, [r3, #0]
 800da4c:	461a      	mov	r2, r3
 800da4e:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 800da52:	4293      	cmp	r3, r2
 800da54:	d9ea      	bls.n	800da2c <StartUpdateTask+0x314>
			}

		// Read values for debugging:
		uint8_t VarDataTabReadA[dataLengthOrig];
 800da56:	4b81      	ldr	r3, [pc, #516]	@ (800dc5c <StartUpdateTask+0x544>)
 800da58:	7819      	ldrb	r1, [r3, #0]
 800da5a:	460b      	mov	r3, r1
 800da5c:	3b01      	subs	r3, #1
 800da5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800da62:	b2cb      	uxtb	r3, r1
 800da64:	2200      	movs	r2, #0
 800da66:	60bb      	str	r3, [r7, #8]
 800da68:	60fa      	str	r2, [r7, #12]
 800da6a:	f04f 0200 	mov.w	r2, #0
 800da6e:	f04f 0300 	mov.w	r3, #0
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	00c3      	lsls	r3, r0, #3
 800da76:	68b8      	ldr	r0, [r7, #8]
 800da78:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800da7c:	68b8      	ldr	r0, [r7, #8]
 800da7e:	00c2      	lsls	r2, r0, #3
 800da80:	b2cb      	uxtb	r3, r1
 800da82:	2200      	movs	r2, #0
 800da84:	461c      	mov	r4, r3
 800da86:	4615      	mov	r5, r2
 800da88:	f04f 0200 	mov.w	r2, #0
 800da8c:	f04f 0300 	mov.w	r3, #0
 800da90:	00eb      	lsls	r3, r5, #3
 800da92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800da96:	00e2      	lsls	r2, r4, #3
 800da98:	460b      	mov	r3, r1
 800da9a:	3307      	adds	r3, #7
 800da9c:	08db      	lsrs	r3, r3, #3
 800da9e:	00db      	lsls	r3, r3, #3
 800daa0:	ebad 0d03 	sub.w	sp, sp, r3
 800daa4:	466b      	mov	r3, sp
 800daa6:	3300      	adds	r3, #0
 800daa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
		for (uint16_t i = 0; i < dataLengthOrig; i++) {
 800daac:	2300      	movs	r3, #0
 800daae:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 800dab2:	e01a      	b.n	800daea <StartUpdateTask+0x3d2>
			if ((EE_ReadVariable(VirtAddOrig[i], &VarDataTabReadA[i])) != HAL_OK) {
 800dab4:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 800dab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dabc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 800dac0:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 800dac4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dac8:	4413      	add	r3, r2
 800daca:	4619      	mov	r1, r3
 800dacc:	f7fe fe92 	bl	800c7f4 <EE_ReadVariable>
 800dad0:	4603      	mov	r3, r0
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d004      	beq.n	800dae0 <StartUpdateTask+0x3c8>
				printf("! Error in reading update data after update \r\n");
 800dad6:	4862      	ldr	r0, [pc, #392]	@ (800dc60 <StartUpdateTask+0x548>)
 800dad8:	f004 ff48 	bl	801296c <puts>
				Error_Handler();
 800dadc:	f000 f8f0 	bl	800dcc0 <Error_Handler>
		for (uint16_t i = 0; i < dataLengthOrig; i++) {
 800dae0:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800dae4:	3301      	adds	r3, #1
 800dae6:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 800daea:	4b5c      	ldr	r3, [pc, #368]	@ (800dc5c <StartUpdateTask+0x544>)
 800daec:	781b      	ldrb	r3, [r3, #0]
 800daee:	461a      	mov	r2, r3
 800daf0:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d3dd      	bcc.n	800dab4 <StartUpdateTask+0x39c>
			}
		}
		printf("	Successfully read data prior to update: %s \r\n", VarDataTabReadA);
 800daf8:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800dafc:	4859      	ldr	r0, [pc, #356]	@ (800dc64 <StartUpdateTask+0x54c>)
 800dafe:	f004 fecd 	bl	801289c <iprintf>


		//---- UPDATE ----
		printf("	Start writing update data \r\n");
 800db02:	4859      	ldr	r0, [pc, #356]	@ (800dc68 <StartUpdateTask+0x550>)
 800db04:	f004 ff32 	bl	801296c <puts>
		printf("Data to write: %s \r\n", data);
 800db08:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800db0c:	4619      	mov	r1, r3
 800db0e:	4857      	ldr	r0, [pc, #348]	@ (800dc6c <StartUpdateTask+0x554>)
 800db10:	f004 fec4 	bl	801289c <iprintf>
		// Store values in EEPROM emulation except CRC (-5) and newline (-1)
		for (uint16_t i = 0; i < dataLengthNew - 6; i++) {
 800db14:	2300      	movs	r3, #0
 800db16:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
 800db1a:	e01e      	b.n	800db5a <StartUpdateTask+0x442>
			if ((EE_WriteVariable(VirtAddOrig[i], data[i])) != HAL_OK) {
 800db1c:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 800db20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db24:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800db28:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 800db2c:	3380      	adds	r3, #128	@ 0x80
 800db2e:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800db32:	440b      	add	r3, r1
 800db34:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800db38:	4619      	mov	r1, r3
 800db3a:	4610      	mov	r0, r2
 800db3c:	f7fe fea4 	bl	800c888 <EE_WriteVariable>
 800db40:	4603      	mov	r3, r0
 800db42:	2b00      	cmp	r3, #0
 800db44:	d004      	beq.n	800db50 <StartUpdateTask+0x438>
				printf("! Error in writing update data \r\n");
 800db46:	484a      	ldr	r0, [pc, #296]	@ (800dc70 <StartUpdateTask+0x558>)
 800db48:	f004 ff10 	bl	801296c <puts>
				Error_Handler();
 800db4c:	f000 f8b8 	bl	800dcc0 <Error_Handler>
		for (uint16_t i = 0; i < dataLengthNew - 6; i++) {
 800db50:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 800db54:	3301      	adds	r3, #1
 800db56:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
 800db5a:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 800db5e:	4b45      	ldr	r3, [pc, #276]	@ (800dc74 <StartUpdateTask+0x55c>)
 800db60:	781b      	ldrb	r3, [r3, #0]
 800db62:	3b06      	subs	r3, #6
 800db64:	429a      	cmp	r2, r3
 800db66:	dbd9      	blt.n	800db1c <StartUpdateTask+0x404>
			}
		}
		printf("	Update data written on EEPROM \r\n");
 800db68:	4843      	ldr	r0, [pc, #268]	@ (800dc78 <StartUpdateTask+0x560>)
 800db6a:	f004 feff 	bl	801296c <puts>

		// Read values for debugging:
		uint8_t VarDataTabRead[dataLengthOrig];
 800db6e:	4b3b      	ldr	r3, [pc, #236]	@ (800dc5c <StartUpdateTask+0x544>)
 800db70:	7819      	ldrb	r1, [r3, #0]
 800db72:	460b      	mov	r3, r1
 800db74:	3b01      	subs	r3, #1
 800db76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800db78:	b2cb      	uxtb	r3, r1
 800db7a:	2200      	movs	r2, #0
 800db7c:	603b      	str	r3, [r7, #0]
 800db7e:	607a      	str	r2, [r7, #4]
 800db80:	f04f 0200 	mov.w	r2, #0
 800db84:	f04f 0300 	mov.w	r3, #0
 800db88:	6878      	ldr	r0, [r7, #4]
 800db8a:	00c3      	lsls	r3, r0, #3
 800db8c:	6838      	ldr	r0, [r7, #0]
 800db8e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800db92:	6838      	ldr	r0, [r7, #0]
 800db94:	00c2      	lsls	r2, r0, #3
 800db96:	b2cb      	uxtb	r3, r1
 800db98:	2200      	movs	r2, #0
 800db9a:	4698      	mov	r8, r3
 800db9c:	4691      	mov	r9, r2
 800db9e:	f04f 0200 	mov.w	r2, #0
 800dba2:	f04f 0300 	mov.w	r3, #0
 800dba6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800dbaa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800dbae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800dbb2:	460b      	mov	r3, r1
 800dbb4:	3307      	adds	r3, #7
 800dbb6:	08db      	lsrs	r3, r3, #3
 800dbb8:	00db      	lsls	r3, r3, #3
 800dbba:	ebad 0d03 	sub.w	sp, sp, r3
 800dbbe:	466b      	mov	r3, sp
 800dbc0:	3300      	adds	r3, #0
 800dbc2:	67bb      	str	r3, [r7, #120]	@ 0x78
		for (uint16_t i = 0; i < dataLengthOrig; i++) {
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 800dbca:	e019      	b.n	800dc00 <StartUpdateTask+0x4e8>
			if ((EE_ReadVariable(VirtAddOrig[i], &VarDataTabRead[i])) != HAL_OK) {
 800dbcc:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	@ 0xaa
 800dbd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dbd4:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 800dbd8:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	@ 0xaa
 800dbdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dbde:	4413      	add	r3, r2
 800dbe0:	4619      	mov	r1, r3
 800dbe2:	f7fe fe07 	bl	800c7f4 <EE_ReadVariable>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d004      	beq.n	800dbf6 <StartUpdateTask+0x4de>
				printf("! Error in reading update data after update \r\n");
 800dbec:	481c      	ldr	r0, [pc, #112]	@ (800dc60 <StartUpdateTask+0x548>)
 800dbee:	f004 febd 	bl	801296c <puts>
				Error_Handler();
 800dbf2:	f000 f865 	bl	800dcc0 <Error_Handler>
		for (uint16_t i = 0; i < dataLengthOrig; i++) {
 800dbf6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800dbfa:	3301      	adds	r3, #1
 800dbfc:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 800dc00:	4b16      	ldr	r3, [pc, #88]	@ (800dc5c <StartUpdateTask+0x544>)
 800dc02:	781b      	ldrb	r3, [r3, #0]
 800dc04:	461a      	mov	r2, r3
 800dc06:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800dc0a:	4293      	cmp	r3, r2
 800dc0c:	d3de      	bcc.n	800dbcc <StartUpdateTask+0x4b4>
			}
		}

		printf("\r\n");
 800dc0e:	481b      	ldr	r0, [pc, #108]	@ (800dc7c <StartUpdateTask+0x564>)
 800dc10:	f004 feac 	bl	801296c <puts>
		printf("Data read after update: %s \r\n", VarDataTabRead);
 800dc14:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800dc16:	481a      	ldr	r0, [pc, #104]	@ (800dc80 <StartUpdateTask+0x568>)
 800dc18:	f004 fe40 	bl	801289c <iprintf>
		printf("\r\n");
 800dc1c:	4817      	ldr	r0, [pc, #92]	@ (800dc7c <StartUpdateTask+0x564>)
 800dc1e:	f004 fea5 	bl	801296c <puts>


	  version++;
 800dc22:	4b18      	ldr	r3, [pc, #96]	@ (800dc84 <StartUpdateTask+0x56c>)
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	3301      	adds	r3, #1
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	4a16      	ldr	r2, [pc, #88]	@ (800dc84 <StartUpdateTask+0x56c>)
 800dc2c:	7013      	strb	r3, [r2, #0]
	  printf("Code update successful \r\n");
 800dc2e:	4816      	ldr	r0, [pc, #88]	@ (800dc88 <StartUpdateTask+0x570>)
 800dc30:	f004 fe9c 	bl	801296c <puts>

	  // Check if other two tasks are still running
	  if(xTaskGetHandle("statusTask") == NULL){
 800dc34:	4815      	ldr	r0, [pc, #84]	@ (800dc8c <StartUpdateTask+0x574>)
 800dc36:	f003 fba3 	bl	8011380 <xTaskGetHandle>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d102      	bne.n	800dc46 <StartUpdateTask+0x52e>
		  printf("StatusTask gone \r\n");
 800dc40:	4813      	ldr	r0, [pc, #76]	@ (800dc90 <StartUpdateTask+0x578>)
 800dc42:	f004 fe93 	bl	801296c <puts>
	  }
	  if(xTaskGetHandle("defaultTask") == NULL){
 800dc46:	4813      	ldr	r0, [pc, #76]	@ (800dc94 <StartUpdateTask+0x57c>)
 800dc48:	f003 fb9a 	bl	8011380 <xTaskGetHandle>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d102      	bne.n	800dc58 <StartUpdateTask+0x540>
		  printf("DefaultTask gone \r\n");
 800dc52:	4811      	ldr	r0, [pc, #68]	@ (800dc98 <StartUpdateTask+0x580>)
 800dc54:	f004 fe8a 	bl	801296c <puts>
 800dc58:	46b5      	mov	sp, r6
  {
 800dc5a:	e562      	b.n	800d722 <StartUpdateTask+0xa>
 800dc5c:	20000424 	.word	0x20000424
 800dc60:	08013ce4 	.word	0x08013ce4
 800dc64:	08013d14 	.word	0x08013d14
 800dc68:	08013d44 	.word	0x08013d44
 800dc6c:	08013d64 	.word	0x08013d64
 800dc70:	08013d7c 	.word	0x08013d7c
 800dc74:	20000425 	.word	0x20000425
 800dc78:	08013da0 	.word	0x08013da0
 800dc7c:	08013dc4 	.word	0x08013dc4
 800dc80:	08013dc8 	.word	0x08013dc8
 800dc84:	20000000 	.word	0x20000000
 800dc88:	08013de8 	.word	0x08013de8
 800dc8c:	08013a6c 	.word	0x08013a6c
 800dc90:	08013e04 	.word	0x08013e04
 800dc94:	08013a1c 	.word	0x08013a1c
 800dc98:	08013e18 	.word	0x08013e18

0800dc9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b082      	sub	sp, #8
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	4a04      	ldr	r2, [pc, #16]	@ (800dcbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d101      	bne.n	800dcb2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800dcae:	f000 fb07 	bl	800e2c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800dcb2:	bf00      	nop
 800dcb4:	3708      	adds	r7, #8
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	bd80      	pop	{r7, pc}
 800dcba:	bf00      	nop
 800dcbc:	40000c00 	.word	0x40000c00

0800dcc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800dcc4:	b672      	cpsid	i
}
 800dcc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  osDelay(1000);
 800dcc8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800dccc:	f002 ff27 	bl	8010b1e <osDelay>
  printf("HAL ERROR \r\n");
 800dcd0:	4802      	ldr	r0, [pc, #8]	@ (800dcdc <Error_Handler+0x1c>)
 800dcd2:	f004 fe4b 	bl	801296c <puts>
  while (1)
 800dcd6:	bf00      	nop
 800dcd8:	e7fd      	b.n	800dcd6 <Error_Handler+0x16>
 800dcda:	bf00      	nop
 800dcdc:	08013e34 	.word	0x08013e34

0800dce0 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b082      	sub	sp, #8
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800dce8:	4a07      	ldr	r2, [pc, #28]	@ (800dd08 <RetargetInit+0x28>)
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800dcee:	4b07      	ldr	r3, [pc, #28]	@ (800dd0c <RetargetInit+0x2c>)
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	6898      	ldr	r0, [r3, #8]
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	2202      	movs	r2, #2
 800dcf8:	2100      	movs	r1, #0
 800dcfa:	f004 fec1 	bl	8012a80 <setvbuf>
}
 800dcfe:	bf00      	nop
 800dd00:	3708      	adds	r7, #8
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	20000428 	.word	0x20000428
 800dd0c:	20000024 	.word	0x20000024

0800dd10 <_isatty>:

int _isatty(int fd) {
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b082      	sub	sp, #8
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	db04      	blt.n	800dd28 <_isatty+0x18>
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2b02      	cmp	r3, #2
 800dd22:	dc01      	bgt.n	800dd28 <_isatty+0x18>
    return 1;
 800dd24:	2301      	movs	r3, #1
 800dd26:	e005      	b.n	800dd34 <_isatty+0x24>

  errno = EBADF;
 800dd28:	f005 f8da 	bl	8012ee0 <__errno>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	2209      	movs	r2, #9
 800dd30:	601a      	str	r2, [r3, #0]
  return 0;
 800dd32:	2300      	movs	r3, #0
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	3708      	adds	r7, #8
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	bd80      	pop	{r7, pc}

0800dd3c <_write>:

int _write(int fd, char* ptr, int len) {
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b086      	sub	sp, #24
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	60f8      	str	r0, [r7, #12]
 800dd44:	60b9      	str	r1, [r7, #8]
 800dd46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2b01      	cmp	r3, #1
 800dd4c:	d002      	beq.n	800dd54 <_write+0x18>
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	2b02      	cmp	r3, #2
 800dd52:	d111      	bne.n	800dd78 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800dd54:	4b0e      	ldr	r3, [pc, #56]	@ (800dd90 <_write+0x54>)
 800dd56:	6818      	ldr	r0, [r3, #0]
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	b29a      	uxth	r2, r3
 800dd5c:	f04f 33ff 	mov.w	r3, #4294967295
 800dd60:	68b9      	ldr	r1, [r7, #8]
 800dd62:	f002 fa1f 	bl	80101a4 <HAL_UART_Transmit>
 800dd66:	4603      	mov	r3, r0
 800dd68:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800dd6a:	7dfb      	ldrb	r3, [r7, #23]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d101      	bne.n	800dd74 <_write+0x38>
      return len;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	e008      	b.n	800dd86 <_write+0x4a>
    else
      return EIO;
 800dd74:	2305      	movs	r3, #5
 800dd76:	e006      	b.n	800dd86 <_write+0x4a>
  }
  errno = EBADF;
 800dd78:	f005 f8b2 	bl	8012ee0 <__errno>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	2209      	movs	r2, #9
 800dd80:	601a      	str	r2, [r3, #0]
  return -1;
 800dd82:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dd86:	4618      	mov	r0, r3
 800dd88:	3718      	adds	r7, #24
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	bd80      	pop	{r7, pc}
 800dd8e:	bf00      	nop
 800dd90:	20000428 	.word	0x20000428

0800dd94 <_close>:

int _close(int fd) {
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b082      	sub	sp, #8
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	db04      	blt.n	800ddac <_close+0x18>
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2b02      	cmp	r3, #2
 800dda6:	dc01      	bgt.n	800ddac <_close+0x18>
    return 0;
 800dda8:	2300      	movs	r3, #0
 800ddaa:	e006      	b.n	800ddba <_close+0x26>

  errno = EBADF;
 800ddac:	f005 f898 	bl	8012ee0 <__errno>
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	2209      	movs	r2, #9
 800ddb4:	601a      	str	r2, [r3, #0]
  return -1;
 800ddb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	3708      	adds	r7, #8
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}

0800ddc2 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800ddc2:	b580      	push	{r7, lr}
 800ddc4:	b084      	sub	sp, #16
 800ddc6:	af00      	add	r7, sp, #0
 800ddc8:	60f8      	str	r0, [r7, #12]
 800ddca:	60b9      	str	r1, [r7, #8]
 800ddcc:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 800ddce:	f005 f887 	bl	8012ee0 <__errno>
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	2209      	movs	r2, #9
 800ddd6:	601a      	str	r2, [r3, #0]
  return -1;
 800ddd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dddc:	4618      	mov	r0, r3
 800ddde:	3710      	adds	r7, #16
 800dde0:	46bd      	mov	sp, r7
 800dde2:	bd80      	pop	{r7, pc}

0800dde4 <_read>:

int _read(int fd, char* ptr, int len) {
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b086      	sub	sp, #24
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	60f8      	str	r0, [r7, #12]
 800ddec:	60b9      	str	r1, [r7, #8]
 800ddee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d110      	bne.n	800de18 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800ddf6:	4b0e      	ldr	r3, [pc, #56]	@ (800de30 <_read+0x4c>)
 800ddf8:	6818      	ldr	r0, [r3, #0]
 800ddfa:	f04f 33ff 	mov.w	r3, #4294967295
 800ddfe:	2201      	movs	r2, #1
 800de00:	68b9      	ldr	r1, [r7, #8]
 800de02:	f002 fa5a 	bl	80102ba <HAL_UART_Receive>
 800de06:	4603      	mov	r3, r0
 800de08:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800de0a:	7dfb      	ldrb	r3, [r7, #23]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d101      	bne.n	800de14 <_read+0x30>
      return 1;
 800de10:	2301      	movs	r3, #1
 800de12:	e008      	b.n	800de26 <_read+0x42>
    else
      return EIO;
 800de14:	2305      	movs	r3, #5
 800de16:	e006      	b.n	800de26 <_read+0x42>
  }
  errno = EBADF;
 800de18:	f005 f862 	bl	8012ee0 <__errno>
 800de1c:	4603      	mov	r3, r0
 800de1e:	2209      	movs	r2, #9
 800de20:	601a      	str	r2, [r3, #0]
  return -1;
 800de22:	f04f 33ff 	mov.w	r3, #4294967295
}
 800de26:	4618      	mov	r0, r3
 800de28:	3718      	adds	r7, #24
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	20000428 	.word	0x20000428

0800de34 <_fstat>:

int _fstat(int fd, struct stat* st) {
 800de34:	b580      	push	{r7, lr}
 800de36:	b082      	sub	sp, #8
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
 800de3c:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2b00      	cmp	r3, #0
 800de42:	db08      	blt.n	800de56 <_fstat+0x22>
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2b02      	cmp	r3, #2
 800de48:	dc05      	bgt.n	800de56 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800de50:	605a      	str	r2, [r3, #4]
    return 0;
 800de52:	2300      	movs	r3, #0
 800de54:	e005      	b.n	800de62 <_fstat+0x2e>
  }

  errno = EBADF;
 800de56:	f005 f843 	bl	8012ee0 <__errno>
 800de5a:	4603      	mov	r3, r0
 800de5c:	2209      	movs	r2, #9
 800de5e:	601a      	str	r2, [r3, #0]
  return 0;
 800de60:	2300      	movs	r3, #0
}
 800de62:	4618      	mov	r0, r3
 800de64:	3708      	adds	r7, #8
 800de66:	46bd      	mov	sp, r7
 800de68:	bd80      	pop	{r7, pc}
	...

0800de6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b082      	sub	sp, #8
 800de70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800de72:	2300      	movs	r3, #0
 800de74:	607b      	str	r3, [r7, #4]
 800de76:	4b12      	ldr	r3, [pc, #72]	@ (800dec0 <HAL_MspInit+0x54>)
 800de78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de7a:	4a11      	ldr	r2, [pc, #68]	@ (800dec0 <HAL_MspInit+0x54>)
 800de7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800de80:	6453      	str	r3, [r2, #68]	@ 0x44
 800de82:	4b0f      	ldr	r3, [pc, #60]	@ (800dec0 <HAL_MspInit+0x54>)
 800de84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800de8a:	607b      	str	r3, [r7, #4]
 800de8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800de8e:	2300      	movs	r3, #0
 800de90:	603b      	str	r3, [r7, #0]
 800de92:	4b0b      	ldr	r3, [pc, #44]	@ (800dec0 <HAL_MspInit+0x54>)
 800de94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de96:	4a0a      	ldr	r2, [pc, #40]	@ (800dec0 <HAL_MspInit+0x54>)
 800de98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de9c:	6413      	str	r3, [r2, #64]	@ 0x40
 800de9e:	4b08      	ldr	r3, [pc, #32]	@ (800dec0 <HAL_MspInit+0x54>)
 800dea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dea6:	603b      	str	r3, [r7, #0]
 800dea8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800deaa:	2200      	movs	r2, #0
 800deac:	210f      	movs	r1, #15
 800deae:	f06f 0001 	mvn.w	r0, #1
 800deb2:	f000 fb01 	bl	800e4b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800deb6:	bf00      	nop
 800deb8:	3708      	adds	r7, #8
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}
 800debe:	bf00      	nop
 800dec0:	40023800 	.word	0x40023800

0800dec4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800dec4:	b480      	push	{r7}
 800dec6:	b085      	sub	sp, #20
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	4a0b      	ldr	r2, [pc, #44]	@ (800df00 <HAL_CRC_MspInit+0x3c>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	d10d      	bne.n	800def2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800ded6:	2300      	movs	r3, #0
 800ded8:	60fb      	str	r3, [r7, #12]
 800deda:	4b0a      	ldr	r3, [pc, #40]	@ (800df04 <HAL_CRC_MspInit+0x40>)
 800dedc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dede:	4a09      	ldr	r2, [pc, #36]	@ (800df04 <HAL_CRC_MspInit+0x40>)
 800dee0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dee4:	6313      	str	r3, [r2, #48]	@ 0x30
 800dee6:	4b07      	ldr	r3, [pc, #28]	@ (800df04 <HAL_CRC_MspInit+0x40>)
 800dee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800deee:	60fb      	str	r3, [r7, #12]
 800def0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800def2:	bf00      	nop
 800def4:	3714      	adds	r7, #20
 800def6:	46bd      	mov	sp, r7
 800def8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defc:	4770      	bx	lr
 800defe:	bf00      	nop
 800df00:	40023000 	.word	0x40023000
 800df04:	40023800 	.word	0x40023800

0800df08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800df08:	b480      	push	{r7}
 800df0a:	b085      	sub	sp, #20
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	4a0b      	ldr	r2, [pc, #44]	@ (800df44 <HAL_TIM_Base_MspInit+0x3c>)
 800df16:	4293      	cmp	r3, r2
 800df18:	d10d      	bne.n	800df36 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800df1a:	2300      	movs	r3, #0
 800df1c:	60fb      	str	r3, [r7, #12]
 800df1e:	4b0a      	ldr	r3, [pc, #40]	@ (800df48 <HAL_TIM_Base_MspInit+0x40>)
 800df20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df22:	4a09      	ldr	r2, [pc, #36]	@ (800df48 <HAL_TIM_Base_MspInit+0x40>)
 800df24:	f043 0301 	orr.w	r3, r3, #1
 800df28:	6453      	str	r3, [r2, #68]	@ 0x44
 800df2a:	4b07      	ldr	r3, [pc, #28]	@ (800df48 <HAL_TIM_Base_MspInit+0x40>)
 800df2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df2e:	f003 0301 	and.w	r3, r3, #1
 800df32:	60fb      	str	r3, [r7, #12]
 800df34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800df36:	bf00      	nop
 800df38:	3714      	adds	r7, #20
 800df3a:	46bd      	mov	sp, r7
 800df3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df40:	4770      	bx	lr
 800df42:	bf00      	nop
 800df44:	40010000 	.word	0x40010000
 800df48:	40023800 	.word	0x40023800

0800df4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b08c      	sub	sp, #48	@ 0x30
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800df54:	f107 031c 	add.w	r3, r7, #28
 800df58:	2200      	movs	r2, #0
 800df5a:	601a      	str	r2, [r3, #0]
 800df5c:	605a      	str	r2, [r3, #4]
 800df5e:	609a      	str	r2, [r3, #8]
 800df60:	60da      	str	r2, [r3, #12]
 800df62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	4a32      	ldr	r2, [pc, #200]	@ (800e034 <HAL_UART_MspInit+0xe8>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d12d      	bne.n	800dfca <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800df6e:	2300      	movs	r3, #0
 800df70:	61bb      	str	r3, [r7, #24]
 800df72:	4b31      	ldr	r3, [pc, #196]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800df74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df76:	4a30      	ldr	r2, [pc, #192]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800df78:	f043 0310 	orr.w	r3, r3, #16
 800df7c:	6453      	str	r3, [r2, #68]	@ 0x44
 800df7e:	4b2e      	ldr	r3, [pc, #184]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800df80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df82:	f003 0310 	and.w	r3, r3, #16
 800df86:	61bb      	str	r3, [r7, #24]
 800df88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800df8a:	2300      	movs	r3, #0
 800df8c:	617b      	str	r3, [r7, #20]
 800df8e:	4b2a      	ldr	r3, [pc, #168]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800df90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df92:	4a29      	ldr	r2, [pc, #164]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800df94:	f043 0301 	orr.w	r3, r3, #1
 800df98:	6313      	str	r3, [r2, #48]	@ 0x30
 800df9a:	4b27      	ldr	r3, [pc, #156]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800df9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df9e:	f003 0301 	and.w	r3, r3, #1
 800dfa2:	617b      	str	r3, [r7, #20]
 800dfa4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800dfa6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800dfaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dfac:	2302      	movs	r3, #2
 800dfae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800dfb8:	2307      	movs	r3, #7
 800dfba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dfbc:	f107 031c 	add.w	r3, r7, #28
 800dfc0:	4619      	mov	r1, r3
 800dfc2:	481e      	ldr	r0, [pc, #120]	@ (800e03c <HAL_UART_MspInit+0xf0>)
 800dfc4:	f000 fdca 	bl	800eb5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800dfc8:	e030      	b.n	800e02c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	4a1c      	ldr	r2, [pc, #112]	@ (800e040 <HAL_UART_MspInit+0xf4>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d12b      	bne.n	800e02c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	613b      	str	r3, [r7, #16]
 800dfd8:	4b17      	ldr	r3, [pc, #92]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800dfda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfdc:	4a16      	ldr	r2, [pc, #88]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800dfde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dfe2:	6413      	str	r3, [r2, #64]	@ 0x40
 800dfe4:	4b14      	ldr	r3, [pc, #80]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800dfe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dfec:	613b      	str	r3, [r7, #16]
 800dfee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dff0:	2300      	movs	r3, #0
 800dff2:	60fb      	str	r3, [r7, #12]
 800dff4:	4b10      	ldr	r3, [pc, #64]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800dff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dff8:	4a0f      	ldr	r2, [pc, #60]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800dffa:	f043 0301 	orr.w	r3, r3, #1
 800dffe:	6313      	str	r3, [r2, #48]	@ 0x30
 800e000:	4b0d      	ldr	r3, [pc, #52]	@ (800e038 <HAL_UART_MspInit+0xec>)
 800e002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e004:	f003 0301 	and.w	r3, r3, #1
 800e008:	60fb      	str	r3, [r7, #12]
 800e00a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800e00c:	230c      	movs	r3, #12
 800e00e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e010:	2302      	movs	r3, #2
 800e012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e014:	2300      	movs	r3, #0
 800e016:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e018:	2300      	movs	r3, #0
 800e01a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800e01c:	2307      	movs	r3, #7
 800e01e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e020:	f107 031c 	add.w	r3, r7, #28
 800e024:	4619      	mov	r1, r3
 800e026:	4805      	ldr	r0, [pc, #20]	@ (800e03c <HAL_UART_MspInit+0xf0>)
 800e028:	f000 fd98 	bl	800eb5c <HAL_GPIO_Init>
}
 800e02c:	bf00      	nop
 800e02e:	3730      	adds	r7, #48	@ 0x30
 800e030:	46bd      	mov	sp, r7
 800e032:	bd80      	pop	{r7, pc}
 800e034:	40011000 	.word	0x40011000
 800e038:	40023800 	.word	0x40023800
 800e03c:	40020000 	.word	0x40020000
 800e040:	40004400 	.word	0x40004400

0800e044 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b08e      	sub	sp, #56	@ 0x38
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800e04c:	2300      	movs	r3, #0
 800e04e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800e050:	2300      	movs	r3, #0
 800e052:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 800e054:	2300      	movs	r3, #0
 800e056:	60fb      	str	r3, [r7, #12]
 800e058:	4b33      	ldr	r3, [pc, #204]	@ (800e128 <HAL_InitTick+0xe4>)
 800e05a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e05c:	4a32      	ldr	r2, [pc, #200]	@ (800e128 <HAL_InitTick+0xe4>)
 800e05e:	f043 0308 	orr.w	r3, r3, #8
 800e062:	6413      	str	r3, [r2, #64]	@ 0x40
 800e064:	4b30      	ldr	r3, [pc, #192]	@ (800e128 <HAL_InitTick+0xe4>)
 800e066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e068:	f003 0308 	and.w	r3, r3, #8
 800e06c:	60fb      	str	r3, [r7, #12]
 800e06e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800e070:	f107 0210 	add.w	r2, r7, #16
 800e074:	f107 0314 	add.w	r3, r7, #20
 800e078:	4611      	mov	r1, r2
 800e07a:	4618      	mov	r0, r3
 800e07c:	f001 fbd6 	bl	800f82c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800e080:	6a3b      	ldr	r3, [r7, #32]
 800e082:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800e084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e086:	2b00      	cmp	r3, #0
 800e088:	d103      	bne.n	800e092 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800e08a:	f001 fba7 	bl	800f7dc <HAL_RCC_GetPCLK1Freq>
 800e08e:	6378      	str	r0, [r7, #52]	@ 0x34
 800e090:	e004      	b.n	800e09c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800e092:	f001 fba3 	bl	800f7dc <HAL_RCC_GetPCLK1Freq>
 800e096:	4603      	mov	r3, r0
 800e098:	005b      	lsls	r3, r3, #1
 800e09a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800e09c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e09e:	4a23      	ldr	r2, [pc, #140]	@ (800e12c <HAL_InitTick+0xe8>)
 800e0a0:	fba2 2303 	umull	r2, r3, r2, r3
 800e0a4:	0c9b      	lsrs	r3, r3, #18
 800e0a6:	3b01      	subs	r3, #1
 800e0a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 800e0aa:	4b21      	ldr	r3, [pc, #132]	@ (800e130 <HAL_InitTick+0xec>)
 800e0ac:	4a21      	ldr	r2, [pc, #132]	@ (800e134 <HAL_InitTick+0xf0>)
 800e0ae:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 800e0b0:	4b1f      	ldr	r3, [pc, #124]	@ (800e130 <HAL_InitTick+0xec>)
 800e0b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800e0b6:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 800e0b8:	4a1d      	ldr	r2, [pc, #116]	@ (800e130 <HAL_InitTick+0xec>)
 800e0ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0bc:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800e0be:	4b1c      	ldr	r3, [pc, #112]	@ (800e130 <HAL_InitTick+0xec>)
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e0c4:	4b1a      	ldr	r3, [pc, #104]	@ (800e130 <HAL_InitTick+0xec>)
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e0ca:	4b19      	ldr	r3, [pc, #100]	@ (800e130 <HAL_InitTick+0xec>)
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 800e0d0:	4817      	ldr	r0, [pc, #92]	@ (800e130 <HAL_InitTick+0xec>)
 800e0d2:	f001 fbdd 	bl	800f890 <HAL_TIM_Base_Init>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800e0dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d11b      	bne.n	800e11c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 800e0e4:	4812      	ldr	r0, [pc, #72]	@ (800e130 <HAL_InitTick+0xec>)
 800e0e6:	f001 fc23 	bl	800f930 <HAL_TIM_Base_Start_IT>
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800e0f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d111      	bne.n	800e11c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800e0f8:	2032      	movs	r0, #50	@ 0x32
 800e0fa:	f000 f9f9 	bl	800e4f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	2b0f      	cmp	r3, #15
 800e102:	d808      	bhi.n	800e116 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 800e104:	2200      	movs	r2, #0
 800e106:	6879      	ldr	r1, [r7, #4]
 800e108:	2032      	movs	r0, #50	@ 0x32
 800e10a:	f000 f9d5 	bl	800e4b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800e10e:	4a0a      	ldr	r2, [pc, #40]	@ (800e138 <HAL_InitTick+0xf4>)
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	6013      	str	r3, [r2, #0]
 800e114:	e002      	b.n	800e11c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800e116:	2301      	movs	r3, #1
 800e118:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800e11c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800e120:	4618      	mov	r0, r3
 800e122:	3738      	adds	r7, #56	@ 0x38
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}
 800e128:	40023800 	.word	0x40023800
 800e12c:	431bde83 	.word	0x431bde83
 800e130:	2000042c 	.word	0x2000042c
 800e134:	40000c00 	.word	0x40000c00
 800e138:	2000000c 	.word	0x2000000c

0800e13c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e13c:	b480      	push	{r7}
 800e13e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800e140:	bf00      	nop
 800e142:	e7fd      	b.n	800e140 <NMI_Handler+0x4>

0800e144 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e144:	b480      	push	{r7}
 800e146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e148:	bf00      	nop
 800e14a:	e7fd      	b.n	800e148 <HardFault_Handler+0x4>

0800e14c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e14c:	b480      	push	{r7}
 800e14e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e150:	bf00      	nop
 800e152:	e7fd      	b.n	800e150 <MemManage_Handler+0x4>

0800e154 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e154:	b480      	push	{r7}
 800e156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e158:	bf00      	nop
 800e15a:	e7fd      	b.n	800e158 <BusFault_Handler+0x4>

0800e15c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e15c:	b480      	push	{r7}
 800e15e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e160:	bf00      	nop
 800e162:	e7fd      	b.n	800e160 <UsageFault_Handler+0x4>

0800e164 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e164:	b480      	push	{r7}
 800e166:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e168:	bf00      	nop
 800e16a:	46bd      	mov	sp, r7
 800e16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e170:	4770      	bx	lr

0800e172 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800e172:	b580      	push	{r7, lr}
 800e174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800e176:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800e17a:	f000 fea7 	bl	800eecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800e17e:	bf00      	nop
 800e180:	bd80      	pop	{r7, pc}
	...

0800e184 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800e184:	b580      	push	{r7, lr}
 800e186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800e188:	4802      	ldr	r0, [pc, #8]	@ (800e194 <TIM5_IRQHandler+0x10>)
 800e18a:	f001 fc33 	bl	800f9f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800e18e:	bf00      	nop
 800e190:	bd80      	pop	{r7, pc}
 800e192:	bf00      	nop
 800e194:	2000042c 	.word	0x2000042c

0800e198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	b086      	sub	sp, #24
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800e1a0:	4a14      	ldr	r2, [pc, #80]	@ (800e1f4 <_sbrk+0x5c>)
 800e1a2:	4b15      	ldr	r3, [pc, #84]	@ (800e1f8 <_sbrk+0x60>)
 800e1a4:	1ad3      	subs	r3, r2, r3
 800e1a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800e1ac:	4b13      	ldr	r3, [pc, #76]	@ (800e1fc <_sbrk+0x64>)
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d102      	bne.n	800e1ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800e1b4:	4b11      	ldr	r3, [pc, #68]	@ (800e1fc <_sbrk+0x64>)
 800e1b6:	4a12      	ldr	r2, [pc, #72]	@ (800e200 <_sbrk+0x68>)
 800e1b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800e1ba:	4b10      	ldr	r3, [pc, #64]	@ (800e1fc <_sbrk+0x64>)
 800e1bc:	681a      	ldr	r2, [r3, #0]
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	4413      	add	r3, r2
 800e1c2:	693a      	ldr	r2, [r7, #16]
 800e1c4:	429a      	cmp	r2, r3
 800e1c6:	d207      	bcs.n	800e1d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800e1c8:	f004 fe8a 	bl	8012ee0 <__errno>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	220c      	movs	r2, #12
 800e1d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800e1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800e1d6:	e009      	b.n	800e1ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800e1d8:	4b08      	ldr	r3, [pc, #32]	@ (800e1fc <_sbrk+0x64>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800e1de:	4b07      	ldr	r3, [pc, #28]	@ (800e1fc <_sbrk+0x64>)
 800e1e0:	681a      	ldr	r2, [r3, #0]
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	4413      	add	r3, r2
 800e1e6:	4a05      	ldr	r2, [pc, #20]	@ (800e1fc <_sbrk+0x64>)
 800e1e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3718      	adds	r7, #24
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	bd80      	pop	{r7, pc}
 800e1f4:	20018000 	.word	0x20018000
 800e1f8:	00000512 	.word	0x00000512
 800e1fc:	20000474 	.word	0x20000474
 800e200:	200043a0 	.word	0x200043a0

0800e204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800e204:	b480      	push	{r7}
 800e206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800e208:	4b06      	ldr	r3, [pc, #24]	@ (800e224 <SystemInit+0x20>)
 800e20a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e20e:	4a05      	ldr	r2, [pc, #20]	@ (800e224 <SystemInit+0x20>)
 800e210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800e218:	bf00      	nop
 800e21a:	46bd      	mov	sp, r7
 800e21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e220:	4770      	bx	lr
 800e222:	bf00      	nop
 800e224:	e000ed00 	.word	0xe000ed00

0800e228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800e228:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800e260 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800e22c:	f7ff ffea 	bl	800e204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800e230:	480c      	ldr	r0, [pc, #48]	@ (800e264 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800e232:	490d      	ldr	r1, [pc, #52]	@ (800e268 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800e234:	4a0d      	ldr	r2, [pc, #52]	@ (800e26c <LoopFillZerobss+0x1a>)
  movs r3, #0
 800e236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800e238:	e002      	b.n	800e240 <LoopCopyDataInit>

0800e23a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800e23a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800e23c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800e23e:	3304      	adds	r3, #4

0800e240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800e240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800e242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800e244:	d3f9      	bcc.n	800e23a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800e246:	4a0a      	ldr	r2, [pc, #40]	@ (800e270 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800e248:	4c0a      	ldr	r4, [pc, #40]	@ (800e274 <LoopFillZerobss+0x22>)
  movs r3, #0
 800e24a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800e24c:	e001      	b.n	800e252 <LoopFillZerobss>

0800e24e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800e24e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800e250:	3204      	adds	r2, #4

0800e252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800e252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800e254:	d3fb      	bcc.n	800e24e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800e256:	f004 fe49 	bl	8012eec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e25a:	f7fe fd07 	bl	800cc6c <main>
  bx  lr    
 800e25e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800e260:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800e264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800e268:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800e26c:	08013ea4 	.word	0x08013ea4
  ldr r2, =_sbss
 800e270:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800e274:	200043a0 	.word	0x200043a0

0800e278 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e278:	e7fe      	b.n	800e278 <ADC_IRQHandler>
	...

0800e27c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e280:	4b0e      	ldr	r3, [pc, #56]	@ (800e2bc <HAL_Init+0x40>)
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	4a0d      	ldr	r2, [pc, #52]	@ (800e2bc <HAL_Init+0x40>)
 800e286:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e28a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e28c:	4b0b      	ldr	r3, [pc, #44]	@ (800e2bc <HAL_Init+0x40>)
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	4a0a      	ldr	r2, [pc, #40]	@ (800e2bc <HAL_Init+0x40>)
 800e292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e296:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e298:	4b08      	ldr	r3, [pc, #32]	@ (800e2bc <HAL_Init+0x40>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	4a07      	ldr	r2, [pc, #28]	@ (800e2bc <HAL_Init+0x40>)
 800e29e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e2a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e2a4:	2003      	movs	r0, #3
 800e2a6:	f000 f8fc 	bl	800e4a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e2aa:	200f      	movs	r0, #15
 800e2ac:	f7ff feca 	bl	800e044 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800e2b0:	f7ff fddc 	bl	800de6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800e2b4:	2300      	movs	r3, #0
}
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	bd80      	pop	{r7, pc}
 800e2ba:	bf00      	nop
 800e2bc:	40023c00 	.word	0x40023c00

0800e2c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e2c0:	b480      	push	{r7}
 800e2c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e2c4:	4b06      	ldr	r3, [pc, #24]	@ (800e2e0 <HAL_IncTick+0x20>)
 800e2c6:	781b      	ldrb	r3, [r3, #0]
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	4b06      	ldr	r3, [pc, #24]	@ (800e2e4 <HAL_IncTick+0x24>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	4413      	add	r3, r2
 800e2d0:	4a04      	ldr	r2, [pc, #16]	@ (800e2e4 <HAL_IncTick+0x24>)
 800e2d2:	6013      	str	r3, [r2, #0]
}
 800e2d4:	bf00      	nop
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2dc:	4770      	bx	lr
 800e2de:	bf00      	nop
 800e2e0:	20000010 	.word	0x20000010
 800e2e4:	200004dc 	.word	0x200004dc

0800e2e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e2e8:	b480      	push	{r7}
 800e2ea:	af00      	add	r7, sp, #0
  return uwTick;
 800e2ec:	4b03      	ldr	r3, [pc, #12]	@ (800e2fc <HAL_GetTick+0x14>)
 800e2ee:	681b      	ldr	r3, [r3, #0]
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f8:	4770      	bx	lr
 800e2fa:	bf00      	nop
 800e2fc:	200004dc 	.word	0x200004dc

0800e300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b084      	sub	sp, #16
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800e308:	f7ff ffee 	bl	800e2e8 <HAL_GetTick>
 800e30c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e318:	d005      	beq.n	800e326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800e31a:	4b0a      	ldr	r3, [pc, #40]	@ (800e344 <HAL_Delay+0x44>)
 800e31c:	781b      	ldrb	r3, [r3, #0]
 800e31e:	461a      	mov	r2, r3
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	4413      	add	r3, r2
 800e324:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800e326:	bf00      	nop
 800e328:	f7ff ffde 	bl	800e2e8 <HAL_GetTick>
 800e32c:	4602      	mov	r2, r0
 800e32e:	68bb      	ldr	r3, [r7, #8]
 800e330:	1ad3      	subs	r3, r2, r3
 800e332:	68fa      	ldr	r2, [r7, #12]
 800e334:	429a      	cmp	r2, r3
 800e336:	d8f7      	bhi.n	800e328 <HAL_Delay+0x28>
  {
  }
}
 800e338:	bf00      	nop
 800e33a:	bf00      	nop
 800e33c:	3710      	adds	r7, #16
 800e33e:	46bd      	mov	sp, r7
 800e340:	bd80      	pop	{r7, pc}
 800e342:	bf00      	nop
 800e344:	20000010 	.word	0x20000010

0800e348 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e348:	b480      	push	{r7}
 800e34a:	b085      	sub	sp, #20
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	f003 0307 	and.w	r3, r3, #7
 800e356:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e358:	4b0c      	ldr	r3, [pc, #48]	@ (800e38c <__NVIC_SetPriorityGrouping+0x44>)
 800e35a:	68db      	ldr	r3, [r3, #12]
 800e35c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e35e:	68ba      	ldr	r2, [r7, #8]
 800e360:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800e364:	4013      	ands	r3, r2
 800e366:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800e370:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800e374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800e37a:	4a04      	ldr	r2, [pc, #16]	@ (800e38c <__NVIC_SetPriorityGrouping+0x44>)
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	60d3      	str	r3, [r2, #12]
}
 800e380:	bf00      	nop
 800e382:	3714      	adds	r7, #20
 800e384:	46bd      	mov	sp, r7
 800e386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38a:	4770      	bx	lr
 800e38c:	e000ed00 	.word	0xe000ed00

0800e390 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800e390:	b480      	push	{r7}
 800e392:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e394:	4b04      	ldr	r3, [pc, #16]	@ (800e3a8 <__NVIC_GetPriorityGrouping+0x18>)
 800e396:	68db      	ldr	r3, [r3, #12]
 800e398:	0a1b      	lsrs	r3, r3, #8
 800e39a:	f003 0307 	and.w	r3, r3, #7
}
 800e39e:	4618      	mov	r0, r3
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a6:	4770      	bx	lr
 800e3a8:	e000ed00 	.word	0xe000ed00

0800e3ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e3b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	db0b      	blt.n	800e3d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e3be:	79fb      	ldrb	r3, [r7, #7]
 800e3c0:	f003 021f 	and.w	r2, r3, #31
 800e3c4:	4907      	ldr	r1, [pc, #28]	@ (800e3e4 <__NVIC_EnableIRQ+0x38>)
 800e3c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3ca:	095b      	lsrs	r3, r3, #5
 800e3cc:	2001      	movs	r0, #1
 800e3ce:	fa00 f202 	lsl.w	r2, r0, r2
 800e3d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800e3d6:	bf00      	nop
 800e3d8:	370c      	adds	r7, #12
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e0:	4770      	bx	lr
 800e3e2:	bf00      	nop
 800e3e4:	e000e100 	.word	0xe000e100

0800e3e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b083      	sub	sp, #12
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	6039      	str	r1, [r7, #0]
 800e3f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e3f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	db0a      	blt.n	800e412 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	b2da      	uxtb	r2, r3
 800e400:	490c      	ldr	r1, [pc, #48]	@ (800e434 <__NVIC_SetPriority+0x4c>)
 800e402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e406:	0112      	lsls	r2, r2, #4
 800e408:	b2d2      	uxtb	r2, r2
 800e40a:	440b      	add	r3, r1
 800e40c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800e410:	e00a      	b.n	800e428 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e412:	683b      	ldr	r3, [r7, #0]
 800e414:	b2da      	uxtb	r2, r3
 800e416:	4908      	ldr	r1, [pc, #32]	@ (800e438 <__NVIC_SetPriority+0x50>)
 800e418:	79fb      	ldrb	r3, [r7, #7]
 800e41a:	f003 030f 	and.w	r3, r3, #15
 800e41e:	3b04      	subs	r3, #4
 800e420:	0112      	lsls	r2, r2, #4
 800e422:	b2d2      	uxtb	r2, r2
 800e424:	440b      	add	r3, r1
 800e426:	761a      	strb	r2, [r3, #24]
}
 800e428:	bf00      	nop
 800e42a:	370c      	adds	r7, #12
 800e42c:	46bd      	mov	sp, r7
 800e42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e432:	4770      	bx	lr
 800e434:	e000e100 	.word	0xe000e100
 800e438:	e000ed00 	.word	0xe000ed00

0800e43c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800e43c:	b480      	push	{r7}
 800e43e:	b089      	sub	sp, #36	@ 0x24
 800e440:	af00      	add	r7, sp, #0
 800e442:	60f8      	str	r0, [r7, #12]
 800e444:	60b9      	str	r1, [r7, #8]
 800e446:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	f003 0307 	and.w	r3, r3, #7
 800e44e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e450:	69fb      	ldr	r3, [r7, #28]
 800e452:	f1c3 0307 	rsb	r3, r3, #7
 800e456:	2b04      	cmp	r3, #4
 800e458:	bf28      	it	cs
 800e45a:	2304      	movcs	r3, #4
 800e45c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e45e:	69fb      	ldr	r3, [r7, #28]
 800e460:	3304      	adds	r3, #4
 800e462:	2b06      	cmp	r3, #6
 800e464:	d902      	bls.n	800e46c <NVIC_EncodePriority+0x30>
 800e466:	69fb      	ldr	r3, [r7, #28]
 800e468:	3b03      	subs	r3, #3
 800e46a:	e000      	b.n	800e46e <NVIC_EncodePriority+0x32>
 800e46c:	2300      	movs	r3, #0
 800e46e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e470:	f04f 32ff 	mov.w	r2, #4294967295
 800e474:	69bb      	ldr	r3, [r7, #24]
 800e476:	fa02 f303 	lsl.w	r3, r2, r3
 800e47a:	43da      	mvns	r2, r3
 800e47c:	68bb      	ldr	r3, [r7, #8]
 800e47e:	401a      	ands	r2, r3
 800e480:	697b      	ldr	r3, [r7, #20]
 800e482:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800e484:	f04f 31ff 	mov.w	r1, #4294967295
 800e488:	697b      	ldr	r3, [r7, #20]
 800e48a:	fa01 f303 	lsl.w	r3, r1, r3
 800e48e:	43d9      	mvns	r1, r3
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e494:	4313      	orrs	r3, r2
         );
}
 800e496:	4618      	mov	r0, r3
 800e498:	3724      	adds	r7, #36	@ 0x24
 800e49a:	46bd      	mov	sp, r7
 800e49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a0:	4770      	bx	lr

0800e4a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e4a2:	b580      	push	{r7, lr}
 800e4a4:	b082      	sub	sp, #8
 800e4a6:	af00      	add	r7, sp, #0
 800e4a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f7ff ff4c 	bl	800e348 <__NVIC_SetPriorityGrouping>
}
 800e4b0:	bf00      	nop
 800e4b2:	3708      	adds	r7, #8
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	bd80      	pop	{r7, pc}

0800e4b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b086      	sub	sp, #24
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	4603      	mov	r3, r0
 800e4c0:	60b9      	str	r1, [r7, #8]
 800e4c2:	607a      	str	r2, [r7, #4]
 800e4c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800e4ca:	f7ff ff61 	bl	800e390 <__NVIC_GetPriorityGrouping>
 800e4ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800e4d0:	687a      	ldr	r2, [r7, #4]
 800e4d2:	68b9      	ldr	r1, [r7, #8]
 800e4d4:	6978      	ldr	r0, [r7, #20]
 800e4d6:	f7ff ffb1 	bl	800e43c <NVIC_EncodePriority>
 800e4da:	4602      	mov	r2, r0
 800e4dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4e0:	4611      	mov	r1, r2
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	f7ff ff80 	bl	800e3e8 <__NVIC_SetPriority>
}
 800e4e8:	bf00      	nop
 800e4ea:	3718      	adds	r7, #24
 800e4ec:	46bd      	mov	sp, r7
 800e4ee:	bd80      	pop	{r7, pc}

0800e4f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	b082      	sub	sp, #8
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800e4fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e4fe:	4618      	mov	r0, r3
 800e500:	f7ff ff54 	bl	800e3ac <__NVIC_EnableIRQ>
}
 800e504:	bf00      	nop
 800e506:	3708      	adds	r7, #8
 800e508:	46bd      	mov	sp, r7
 800e50a:	bd80      	pop	{r7, pc}

0800e50c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b082      	sub	sp, #8
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d101      	bne.n	800e51e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800e51a:	2301      	movs	r3, #1
 800e51c:	e00e      	b.n	800e53c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	795b      	ldrb	r3, [r3, #5]
 800e522:	b2db      	uxtb	r3, r3
 800e524:	2b00      	cmp	r3, #0
 800e526:	d105      	bne.n	800e534 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2200      	movs	r2, #0
 800e52c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	f7ff fcc8 	bl	800dec4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2201      	movs	r2, #1
 800e538:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800e53a:	2300      	movs	r3, #0
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	3708      	adds	r7, #8
 800e540:	46bd      	mov	sp, r7
 800e542:	bd80      	pop	{r7, pc}

0800e544 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800e544:	b480      	push	{r7}
 800e546:	b087      	sub	sp, #28
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800e550:	2300      	movs	r3, #0
 800e552:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	2202      	movs	r2, #2
 800e558:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	689a      	ldr	r2, [r3, #8]
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	f042 0201 	orr.w	r2, r2, #1
 800e568:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800e56a:	2300      	movs	r3, #0
 800e56c:	617b      	str	r3, [r7, #20]
 800e56e:	e00a      	b.n	800e586 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800e570:	697b      	ldr	r3, [r7, #20]
 800e572:	009b      	lsls	r3, r3, #2
 800e574:	68ba      	ldr	r2, [r7, #8]
 800e576:	441a      	add	r2, r3
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	6812      	ldr	r2, [r2, #0]
 800e57e:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800e580:	697b      	ldr	r3, [r7, #20]
 800e582:	3301      	adds	r3, #1
 800e584:	617b      	str	r3, [r7, #20]
 800e586:	697a      	ldr	r2, [r7, #20]
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	429a      	cmp	r2, r3
 800e58c:	d3f0      	bcc.n	800e570 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	2201      	movs	r2, #1
 800e59a:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800e59c:	693b      	ldr	r3, [r7, #16]
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	371c      	adds	r7, #28
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a8:	4770      	bx	lr
	...

0800e5ac <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b086      	sub	sp, #24
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	60f8      	str	r0, [r7, #12]
 800e5b4:	60b9      	str	r1, [r7, #8]
 800e5b6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800e5be:	4b23      	ldr	r3, [pc, #140]	@ (800e64c <HAL_FLASH_Program+0xa0>)
 800e5c0:	7e1b      	ldrb	r3, [r3, #24]
 800e5c2:	2b01      	cmp	r3, #1
 800e5c4:	d101      	bne.n	800e5ca <HAL_FLASH_Program+0x1e>
 800e5c6:	2302      	movs	r3, #2
 800e5c8:	e03b      	b.n	800e642 <HAL_FLASH_Program+0x96>
 800e5ca:	4b20      	ldr	r3, [pc, #128]	@ (800e64c <HAL_FLASH_Program+0xa0>)
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e5d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e5d4:	f000 f860 	bl	800e698 <FLASH_WaitForLastOperation>
 800e5d8:	4603      	mov	r3, r0
 800e5da:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800e5dc:	7dfb      	ldrb	r3, [r7, #23]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d12b      	bne.n	800e63a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d105      	bne.n	800e5f4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800e5e8:	783b      	ldrb	r3, [r7, #0]
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	68b8      	ldr	r0, [r7, #8]
 800e5ee:	f000 f90b 	bl	800e808 <FLASH_Program_Byte>
 800e5f2:	e016      	b.n	800e622 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2b01      	cmp	r3, #1
 800e5f8:	d105      	bne.n	800e606 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800e5fa:	883b      	ldrh	r3, [r7, #0]
 800e5fc:	4619      	mov	r1, r3
 800e5fe:	68b8      	ldr	r0, [r7, #8]
 800e600:	f000 f8de 	bl	800e7c0 <FLASH_Program_HalfWord>
 800e604:	e00d      	b.n	800e622 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2b02      	cmp	r3, #2
 800e60a:	d105      	bne.n	800e618 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	4619      	mov	r1, r3
 800e610:	68b8      	ldr	r0, [r7, #8]
 800e612:	f000 f8b3 	bl	800e77c <FLASH_Program_Word>
 800e616:	e004      	b.n	800e622 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800e618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e61c:	68b8      	ldr	r0, [r7, #8]
 800e61e:	f000 f87b 	bl	800e718 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e622:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e626:	f000 f837 	bl	800e698 <FLASH_WaitForLastOperation>
 800e62a:	4603      	mov	r3, r0
 800e62c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800e62e:	4b08      	ldr	r3, [pc, #32]	@ (800e650 <HAL_FLASH_Program+0xa4>)
 800e630:	691b      	ldr	r3, [r3, #16]
 800e632:	4a07      	ldr	r2, [pc, #28]	@ (800e650 <HAL_FLASH_Program+0xa4>)
 800e634:	f023 0301 	bic.w	r3, r3, #1
 800e638:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800e63a:	4b04      	ldr	r3, [pc, #16]	@ (800e64c <HAL_FLASH_Program+0xa0>)
 800e63c:	2200      	movs	r2, #0
 800e63e:	761a      	strb	r2, [r3, #24]
  
  return status;
 800e640:	7dfb      	ldrb	r3, [r7, #23]
}
 800e642:	4618      	mov	r0, r3
 800e644:	3718      	adds	r7, #24
 800e646:	46bd      	mov	sp, r7
 800e648:	bd80      	pop	{r7, pc}
 800e64a:	bf00      	nop
 800e64c:	200004e0 	.word	0x200004e0
 800e650:	40023c00 	.word	0x40023c00

0800e654 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800e654:	b480      	push	{r7}
 800e656:	b083      	sub	sp, #12
 800e658:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800e65a:	2300      	movs	r3, #0
 800e65c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800e65e:	4b0b      	ldr	r3, [pc, #44]	@ (800e68c <HAL_FLASH_Unlock+0x38>)
 800e660:	691b      	ldr	r3, [r3, #16]
 800e662:	2b00      	cmp	r3, #0
 800e664:	da0b      	bge.n	800e67e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800e666:	4b09      	ldr	r3, [pc, #36]	@ (800e68c <HAL_FLASH_Unlock+0x38>)
 800e668:	4a09      	ldr	r2, [pc, #36]	@ (800e690 <HAL_FLASH_Unlock+0x3c>)
 800e66a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800e66c:	4b07      	ldr	r3, [pc, #28]	@ (800e68c <HAL_FLASH_Unlock+0x38>)
 800e66e:	4a09      	ldr	r2, [pc, #36]	@ (800e694 <HAL_FLASH_Unlock+0x40>)
 800e670:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800e672:	4b06      	ldr	r3, [pc, #24]	@ (800e68c <HAL_FLASH_Unlock+0x38>)
 800e674:	691b      	ldr	r3, [r3, #16]
 800e676:	2b00      	cmp	r3, #0
 800e678:	da01      	bge.n	800e67e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800e67a:	2301      	movs	r3, #1
 800e67c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800e67e:	79fb      	ldrb	r3, [r7, #7]
}
 800e680:	4618      	mov	r0, r3
 800e682:	370c      	adds	r7, #12
 800e684:	46bd      	mov	sp, r7
 800e686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68a:	4770      	bx	lr
 800e68c:	40023c00 	.word	0x40023c00
 800e690:	45670123 	.word	0x45670123
 800e694:	cdef89ab 	.word	0xcdef89ab

0800e698 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800e698:	b580      	push	{r7, lr}
 800e69a:	b084      	sub	sp, #16
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800e6a4:	4b1a      	ldr	r3, [pc, #104]	@ (800e710 <FLASH_WaitForLastOperation+0x78>)
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800e6aa:	f7ff fe1d 	bl	800e2e8 <HAL_GetTick>
 800e6ae:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800e6b0:	e010      	b.n	800e6d4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6b8:	d00c      	beq.n	800e6d4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d007      	beq.n	800e6d0 <FLASH_WaitForLastOperation+0x38>
 800e6c0:	f7ff fe12 	bl	800e2e8 <HAL_GetTick>
 800e6c4:	4602      	mov	r2, r0
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	1ad3      	subs	r3, r2, r3
 800e6ca:	687a      	ldr	r2, [r7, #4]
 800e6cc:	429a      	cmp	r2, r3
 800e6ce:	d201      	bcs.n	800e6d4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800e6d0:	2303      	movs	r3, #3
 800e6d2:	e019      	b.n	800e708 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800e6d4:	4b0f      	ldr	r3, [pc, #60]	@ (800e714 <FLASH_WaitForLastOperation+0x7c>)
 800e6d6:	68db      	ldr	r3, [r3, #12]
 800e6d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d1e8      	bne.n	800e6b2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800e6e0:	4b0c      	ldr	r3, [pc, #48]	@ (800e714 <FLASH_WaitForLastOperation+0x7c>)
 800e6e2:	68db      	ldr	r3, [r3, #12]
 800e6e4:	f003 0301 	and.w	r3, r3, #1
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d002      	beq.n	800e6f2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800e6ec:	4b09      	ldr	r3, [pc, #36]	@ (800e714 <FLASH_WaitForLastOperation+0x7c>)
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800e6f2:	4b08      	ldr	r3, [pc, #32]	@ (800e714 <FLASH_WaitForLastOperation+0x7c>)
 800e6f4:	68db      	ldr	r3, [r3, #12]
 800e6f6:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d003      	beq.n	800e706 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800e6fe:	f000 f8a5 	bl	800e84c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800e702:	2301      	movs	r3, #1
 800e704:	e000      	b.n	800e708 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800e706:	2300      	movs	r3, #0
  
}  
 800e708:	4618      	mov	r0, r3
 800e70a:	3710      	adds	r7, #16
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	200004e0 	.word	0x200004e0
 800e714:	40023c00 	.word	0x40023c00

0800e718 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800e718:	b480      	push	{r7}
 800e71a:	b085      	sub	sp, #20
 800e71c:	af00      	add	r7, sp, #0
 800e71e:	60f8      	str	r0, [r7, #12]
 800e720:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800e724:	4b14      	ldr	r3, [pc, #80]	@ (800e778 <FLASH_Program_DoubleWord+0x60>)
 800e726:	691b      	ldr	r3, [r3, #16]
 800e728:	4a13      	ldr	r2, [pc, #76]	@ (800e778 <FLASH_Program_DoubleWord+0x60>)
 800e72a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e72e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800e730:	4b11      	ldr	r3, [pc, #68]	@ (800e778 <FLASH_Program_DoubleWord+0x60>)
 800e732:	691b      	ldr	r3, [r3, #16]
 800e734:	4a10      	ldr	r2, [pc, #64]	@ (800e778 <FLASH_Program_DoubleWord+0x60>)
 800e736:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800e73a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800e73c:	4b0e      	ldr	r3, [pc, #56]	@ (800e778 <FLASH_Program_DoubleWord+0x60>)
 800e73e:	691b      	ldr	r3, [r3, #16]
 800e740:	4a0d      	ldr	r2, [pc, #52]	@ (800e778 <FLASH_Program_DoubleWord+0x60>)
 800e742:	f043 0301 	orr.w	r3, r3, #1
 800e746:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	683a      	ldr	r2, [r7, #0]
 800e74c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800e74e:	f3bf 8f6f 	isb	sy
}
 800e752:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800e754:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e758:	f04f 0200 	mov.w	r2, #0
 800e75c:	f04f 0300 	mov.w	r3, #0
 800e760:	000a      	movs	r2, r1
 800e762:	2300      	movs	r3, #0
 800e764:	68f9      	ldr	r1, [r7, #12]
 800e766:	3104      	adds	r1, #4
 800e768:	4613      	mov	r3, r2
 800e76a:	600b      	str	r3, [r1, #0]
}
 800e76c:	bf00      	nop
 800e76e:	3714      	adds	r7, #20
 800e770:	46bd      	mov	sp, r7
 800e772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e776:	4770      	bx	lr
 800e778:	40023c00 	.word	0x40023c00

0800e77c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800e77c:	b480      	push	{r7}
 800e77e:	b083      	sub	sp, #12
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
 800e784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800e786:	4b0d      	ldr	r3, [pc, #52]	@ (800e7bc <FLASH_Program_Word+0x40>)
 800e788:	691b      	ldr	r3, [r3, #16]
 800e78a:	4a0c      	ldr	r2, [pc, #48]	@ (800e7bc <FLASH_Program_Word+0x40>)
 800e78c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e790:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800e792:	4b0a      	ldr	r3, [pc, #40]	@ (800e7bc <FLASH_Program_Word+0x40>)
 800e794:	691b      	ldr	r3, [r3, #16]
 800e796:	4a09      	ldr	r2, [pc, #36]	@ (800e7bc <FLASH_Program_Word+0x40>)
 800e798:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e79c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800e79e:	4b07      	ldr	r3, [pc, #28]	@ (800e7bc <FLASH_Program_Word+0x40>)
 800e7a0:	691b      	ldr	r3, [r3, #16]
 800e7a2:	4a06      	ldr	r2, [pc, #24]	@ (800e7bc <FLASH_Program_Word+0x40>)
 800e7a4:	f043 0301 	orr.w	r3, r3, #1
 800e7a8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	683a      	ldr	r2, [r7, #0]
 800e7ae:	601a      	str	r2, [r3, #0]
}
 800e7b0:	bf00      	nop
 800e7b2:	370c      	adds	r7, #12
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ba:	4770      	bx	lr
 800e7bc:	40023c00 	.word	0x40023c00

0800e7c0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800e7c0:	b480      	push	{r7}
 800e7c2:	b083      	sub	sp, #12
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
 800e7c8:	460b      	mov	r3, r1
 800e7ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800e7cc:	4b0d      	ldr	r3, [pc, #52]	@ (800e804 <FLASH_Program_HalfWord+0x44>)
 800e7ce:	691b      	ldr	r3, [r3, #16]
 800e7d0:	4a0c      	ldr	r2, [pc, #48]	@ (800e804 <FLASH_Program_HalfWord+0x44>)
 800e7d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e7d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800e7d8:	4b0a      	ldr	r3, [pc, #40]	@ (800e804 <FLASH_Program_HalfWord+0x44>)
 800e7da:	691b      	ldr	r3, [r3, #16]
 800e7dc:	4a09      	ldr	r2, [pc, #36]	@ (800e804 <FLASH_Program_HalfWord+0x44>)
 800e7de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e7e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800e7e4:	4b07      	ldr	r3, [pc, #28]	@ (800e804 <FLASH_Program_HalfWord+0x44>)
 800e7e6:	691b      	ldr	r3, [r3, #16]
 800e7e8:	4a06      	ldr	r2, [pc, #24]	@ (800e804 <FLASH_Program_HalfWord+0x44>)
 800e7ea:	f043 0301 	orr.w	r3, r3, #1
 800e7ee:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	887a      	ldrh	r2, [r7, #2]
 800e7f4:	801a      	strh	r2, [r3, #0]
}
 800e7f6:	bf00      	nop
 800e7f8:	370c      	adds	r7, #12
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e800:	4770      	bx	lr
 800e802:	bf00      	nop
 800e804:	40023c00 	.word	0x40023c00

0800e808 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800e808:	b480      	push	{r7}
 800e80a:	b083      	sub	sp, #12
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
 800e810:	460b      	mov	r3, r1
 800e812:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800e814:	4b0c      	ldr	r3, [pc, #48]	@ (800e848 <FLASH_Program_Byte+0x40>)
 800e816:	691b      	ldr	r3, [r3, #16]
 800e818:	4a0b      	ldr	r2, [pc, #44]	@ (800e848 <FLASH_Program_Byte+0x40>)
 800e81a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e81e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800e820:	4b09      	ldr	r3, [pc, #36]	@ (800e848 <FLASH_Program_Byte+0x40>)
 800e822:	4a09      	ldr	r2, [pc, #36]	@ (800e848 <FLASH_Program_Byte+0x40>)
 800e824:	691b      	ldr	r3, [r3, #16]
 800e826:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800e828:	4b07      	ldr	r3, [pc, #28]	@ (800e848 <FLASH_Program_Byte+0x40>)
 800e82a:	691b      	ldr	r3, [r3, #16]
 800e82c:	4a06      	ldr	r2, [pc, #24]	@ (800e848 <FLASH_Program_Byte+0x40>)
 800e82e:	f043 0301 	orr.w	r3, r3, #1
 800e832:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	78fa      	ldrb	r2, [r7, #3]
 800e838:	701a      	strb	r2, [r3, #0]
}
 800e83a:	bf00      	nop
 800e83c:	370c      	adds	r7, #12
 800e83e:	46bd      	mov	sp, r7
 800e840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e844:	4770      	bx	lr
 800e846:	bf00      	nop
 800e848:	40023c00 	.word	0x40023c00

0800e84c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800e84c:	b480      	push	{r7}
 800e84e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800e850:	4b2f      	ldr	r3, [pc, #188]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e852:	68db      	ldr	r3, [r3, #12]
 800e854:	f003 0310 	and.w	r3, r3, #16
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d008      	beq.n	800e86e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800e85c:	4b2d      	ldr	r3, [pc, #180]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e85e:	69db      	ldr	r3, [r3, #28]
 800e860:	f043 0310 	orr.w	r3, r3, #16
 800e864:	4a2b      	ldr	r2, [pc, #172]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e866:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800e868:	4b29      	ldr	r3, [pc, #164]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e86a:	2210      	movs	r2, #16
 800e86c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800e86e:	4b28      	ldr	r3, [pc, #160]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e870:	68db      	ldr	r3, [r3, #12]
 800e872:	f003 0320 	and.w	r3, r3, #32
 800e876:	2b00      	cmp	r3, #0
 800e878:	d008      	beq.n	800e88c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800e87a:	4b26      	ldr	r3, [pc, #152]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e87c:	69db      	ldr	r3, [r3, #28]
 800e87e:	f043 0308 	orr.w	r3, r3, #8
 800e882:	4a24      	ldr	r2, [pc, #144]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e884:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800e886:	4b22      	ldr	r3, [pc, #136]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e888:	2220      	movs	r2, #32
 800e88a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800e88c:	4b20      	ldr	r3, [pc, #128]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e88e:	68db      	ldr	r3, [r3, #12]
 800e890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e894:	2b00      	cmp	r3, #0
 800e896:	d008      	beq.n	800e8aa <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800e898:	4b1e      	ldr	r3, [pc, #120]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e89a:	69db      	ldr	r3, [r3, #28]
 800e89c:	f043 0304 	orr.w	r3, r3, #4
 800e8a0:	4a1c      	ldr	r2, [pc, #112]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e8a2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800e8a4:	4b1a      	ldr	r3, [pc, #104]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e8a6:	2240      	movs	r2, #64	@ 0x40
 800e8a8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800e8aa:	4b19      	ldr	r3, [pc, #100]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e8ac:	68db      	ldr	r3, [r3, #12]
 800e8ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d008      	beq.n	800e8c8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800e8b6:	4b17      	ldr	r3, [pc, #92]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e8b8:	69db      	ldr	r3, [r3, #28]
 800e8ba:	f043 0302 	orr.w	r3, r3, #2
 800e8be:	4a15      	ldr	r2, [pc, #84]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e8c0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800e8c2:	4b13      	ldr	r3, [pc, #76]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e8c4:	2280      	movs	r2, #128	@ 0x80
 800e8c6:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800e8c8:	4b11      	ldr	r3, [pc, #68]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e8ca:	68db      	ldr	r3, [r3, #12]
 800e8cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d009      	beq.n	800e8e8 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800e8d4:	4b0f      	ldr	r3, [pc, #60]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e8d6:	69db      	ldr	r3, [r3, #28]
 800e8d8:	f043 0301 	orr.w	r3, r3, #1
 800e8dc:	4a0d      	ldr	r2, [pc, #52]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e8de:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800e8e0:	4b0b      	ldr	r3, [pc, #44]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e8e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e8e6:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800e8e8:	4b09      	ldr	r3, [pc, #36]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e8ea:	68db      	ldr	r3, [r3, #12]
 800e8ec:	f003 0302 	and.w	r3, r3, #2
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d008      	beq.n	800e906 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800e8f4:	4b07      	ldr	r3, [pc, #28]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e8f6:	69db      	ldr	r3, [r3, #28]
 800e8f8:	f043 0320 	orr.w	r3, r3, #32
 800e8fc:	4a05      	ldr	r2, [pc, #20]	@ (800e914 <FLASH_SetErrorCode+0xc8>)
 800e8fe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800e900:	4b03      	ldr	r3, [pc, #12]	@ (800e910 <FLASH_SetErrorCode+0xc4>)
 800e902:	2202      	movs	r2, #2
 800e904:	60da      	str	r2, [r3, #12]
  }
}
 800e906:	bf00      	nop
 800e908:	46bd      	mov	sp, r7
 800e90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90e:	4770      	bx	lr
 800e910:	40023c00 	.word	0x40023c00
 800e914:	200004e0 	.word	0x200004e0

0800e918 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b084      	sub	sp, #16
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
 800e920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800e922:	2301      	movs	r3, #1
 800e924:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800e926:	2300      	movs	r3, #0
 800e928:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800e92a:	4b31      	ldr	r3, [pc, #196]	@ (800e9f0 <HAL_FLASHEx_Erase+0xd8>)
 800e92c:	7e1b      	ldrb	r3, [r3, #24]
 800e92e:	2b01      	cmp	r3, #1
 800e930:	d101      	bne.n	800e936 <HAL_FLASHEx_Erase+0x1e>
 800e932:	2302      	movs	r3, #2
 800e934:	e058      	b.n	800e9e8 <HAL_FLASHEx_Erase+0xd0>
 800e936:	4b2e      	ldr	r3, [pc, #184]	@ (800e9f0 <HAL_FLASHEx_Erase+0xd8>)
 800e938:	2201      	movs	r2, #1
 800e93a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e93c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e940:	f7ff feaa 	bl	800e698 <FLASH_WaitForLastOperation>
 800e944:	4603      	mov	r3, r0
 800e946:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800e948:	7bfb      	ldrb	r3, [r7, #15]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d148      	bne.n	800e9e0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	f04f 32ff 	mov.w	r2, #4294967295
 800e954:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	2b01      	cmp	r3, #1
 800e95c:	d115      	bne.n	800e98a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	691b      	ldr	r3, [r3, #16]
 800e962:	b2da      	uxtb	r2, r3
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	685b      	ldr	r3, [r3, #4]
 800e968:	4619      	mov	r1, r3
 800e96a:	4610      	mov	r0, r2
 800e96c:	f000 f844 	bl	800e9f8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e970:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e974:	f7ff fe90 	bl	800e698 <FLASH_WaitForLastOperation>
 800e978:	4603      	mov	r3, r0
 800e97a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800e97c:	4b1d      	ldr	r3, [pc, #116]	@ (800e9f4 <HAL_FLASHEx_Erase+0xdc>)
 800e97e:	691b      	ldr	r3, [r3, #16]
 800e980:	4a1c      	ldr	r2, [pc, #112]	@ (800e9f4 <HAL_FLASHEx_Erase+0xdc>)
 800e982:	f023 0304 	bic.w	r3, r3, #4
 800e986:	6113      	str	r3, [r2, #16]
 800e988:	e028      	b.n	800e9dc <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	689b      	ldr	r3, [r3, #8]
 800e98e:	60bb      	str	r3, [r7, #8]
 800e990:	e01c      	b.n	800e9cc <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	691b      	ldr	r3, [r3, #16]
 800e996:	b2db      	uxtb	r3, r3
 800e998:	4619      	mov	r1, r3
 800e99a:	68b8      	ldr	r0, [r7, #8]
 800e99c:	f000 f850 	bl	800ea40 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e9a0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e9a4:	f7ff fe78 	bl	800e698 <FLASH_WaitForLastOperation>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800e9ac:	4b11      	ldr	r3, [pc, #68]	@ (800e9f4 <HAL_FLASHEx_Erase+0xdc>)
 800e9ae:	691b      	ldr	r3, [r3, #16]
 800e9b0:	4a10      	ldr	r2, [pc, #64]	@ (800e9f4 <HAL_FLASHEx_Erase+0xdc>)
 800e9b2:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800e9b6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800e9b8:	7bfb      	ldrb	r3, [r7, #15]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d003      	beq.n	800e9c6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	68ba      	ldr	r2, [r7, #8]
 800e9c2:	601a      	str	r2, [r3, #0]
          break;
 800e9c4:	e00a      	b.n	800e9dc <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800e9c6:	68bb      	ldr	r3, [r7, #8]
 800e9c8:	3301      	adds	r3, #1
 800e9ca:	60bb      	str	r3, [r7, #8]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	68da      	ldr	r2, [r3, #12]
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	689b      	ldr	r3, [r3, #8]
 800e9d4:	4413      	add	r3, r2
 800e9d6:	68ba      	ldr	r2, [r7, #8]
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	d3da      	bcc.n	800e992 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800e9dc:	f000 f878 	bl	800ead0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800e9e0:	4b03      	ldr	r3, [pc, #12]	@ (800e9f0 <HAL_FLASHEx_Erase+0xd8>)
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	761a      	strb	r2, [r3, #24]

  return status;
 800e9e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	3710      	adds	r7, #16
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bd80      	pop	{r7, pc}
 800e9f0:	200004e0 	.word	0x200004e0
 800e9f4:	40023c00 	.word	0x40023c00

0800e9f8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800e9f8:	b480      	push	{r7}
 800e9fa:	b083      	sub	sp, #12
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	4603      	mov	r3, r0
 800ea00:	6039      	str	r1, [r7, #0]
 800ea02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ea04:	4b0d      	ldr	r3, [pc, #52]	@ (800ea3c <FLASH_MassErase+0x44>)
 800ea06:	691b      	ldr	r3, [r3, #16]
 800ea08:	4a0c      	ldr	r2, [pc, #48]	@ (800ea3c <FLASH_MassErase+0x44>)
 800ea0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ea0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800ea10:	4b0a      	ldr	r3, [pc, #40]	@ (800ea3c <FLASH_MassErase+0x44>)
 800ea12:	691b      	ldr	r3, [r3, #16]
 800ea14:	4a09      	ldr	r2, [pc, #36]	@ (800ea3c <FLASH_MassErase+0x44>)
 800ea16:	f043 0304 	orr.w	r3, r3, #4
 800ea1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800ea1c:	4b07      	ldr	r3, [pc, #28]	@ (800ea3c <FLASH_MassErase+0x44>)
 800ea1e:	691a      	ldr	r2, [r3, #16]
 800ea20:	79fb      	ldrb	r3, [r7, #7]
 800ea22:	021b      	lsls	r3, r3, #8
 800ea24:	4313      	orrs	r3, r2
 800ea26:	4a05      	ldr	r2, [pc, #20]	@ (800ea3c <FLASH_MassErase+0x44>)
 800ea28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ea2c:	6113      	str	r3, [r2, #16]
}
 800ea2e:	bf00      	nop
 800ea30:	370c      	adds	r7, #12
 800ea32:	46bd      	mov	sp, r7
 800ea34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea38:	4770      	bx	lr
 800ea3a:	bf00      	nop
 800ea3c:	40023c00 	.word	0x40023c00

0800ea40 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b085      	sub	sp, #20
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
 800ea48:	460b      	mov	r3, r1
 800ea4a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800ea50:	78fb      	ldrb	r3, [r7, #3]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d102      	bne.n	800ea5c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800ea56:	2300      	movs	r3, #0
 800ea58:	60fb      	str	r3, [r7, #12]
 800ea5a:	e010      	b.n	800ea7e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800ea5c:	78fb      	ldrb	r3, [r7, #3]
 800ea5e:	2b01      	cmp	r3, #1
 800ea60:	d103      	bne.n	800ea6a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800ea62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ea66:	60fb      	str	r3, [r7, #12]
 800ea68:	e009      	b.n	800ea7e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800ea6a:	78fb      	ldrb	r3, [r7, #3]
 800ea6c:	2b02      	cmp	r3, #2
 800ea6e:	d103      	bne.n	800ea78 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800ea70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ea74:	60fb      	str	r3, [r7, #12]
 800ea76:	e002      	b.n	800ea7e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800ea78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800ea7c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ea7e:	4b13      	ldr	r3, [pc, #76]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800ea80:	691b      	ldr	r3, [r3, #16]
 800ea82:	4a12      	ldr	r2, [pc, #72]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800ea84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ea88:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800ea8a:	4b10      	ldr	r3, [pc, #64]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800ea8c:	691a      	ldr	r2, [r3, #16]
 800ea8e:	490f      	ldr	r1, [pc, #60]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	4313      	orrs	r3, r2
 800ea94:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800ea96:	4b0d      	ldr	r3, [pc, #52]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800ea98:	691b      	ldr	r3, [r3, #16]
 800ea9a:	4a0c      	ldr	r2, [pc, #48]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800ea9c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800eaa0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800eaa2:	4b0a      	ldr	r3, [pc, #40]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800eaa4:	691a      	ldr	r2, [r3, #16]
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	00db      	lsls	r3, r3, #3
 800eaaa:	4313      	orrs	r3, r2
 800eaac:	4a07      	ldr	r2, [pc, #28]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800eaae:	f043 0302 	orr.w	r3, r3, #2
 800eab2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800eab4:	4b05      	ldr	r3, [pc, #20]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800eab6:	691b      	ldr	r3, [r3, #16]
 800eab8:	4a04      	ldr	r2, [pc, #16]	@ (800eacc <FLASH_Erase_Sector+0x8c>)
 800eaba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eabe:	6113      	str	r3, [r2, #16]
}
 800eac0:	bf00      	nop
 800eac2:	3714      	adds	r7, #20
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr
 800eacc:	40023c00 	.word	0x40023c00

0800ead0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800ead0:	b480      	push	{r7}
 800ead2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800ead4:	4b20      	ldr	r3, [pc, #128]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d017      	beq.n	800eb10 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800eae0:	4b1d      	ldr	r3, [pc, #116]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	4a1c      	ldr	r2, [pc, #112]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eae6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800eaea:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800eaec:	4b1a      	ldr	r3, [pc, #104]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	4a19      	ldr	r2, [pc, #100]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eaf2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800eaf6:	6013      	str	r3, [r2, #0]
 800eaf8:	4b17      	ldr	r3, [pc, #92]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	4a16      	ldr	r2, [pc, #88]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eafe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800eb02:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800eb04:	4b14      	ldr	r3, [pc, #80]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	4a13      	ldr	r2, [pc, #76]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800eb0e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800eb10:	4b11      	ldr	r3, [pc, #68]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d017      	beq.n	800eb4c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800eb1c:	4b0e      	ldr	r3, [pc, #56]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	4a0d      	ldr	r2, [pc, #52]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eb26:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800eb28:	4b0b      	ldr	r3, [pc, #44]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	4a0a      	ldr	r2, [pc, #40]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb2e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800eb32:	6013      	str	r3, [r2, #0]
 800eb34:	4b08      	ldr	r3, [pc, #32]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	4a07      	ldr	r2, [pc, #28]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eb3e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800eb40:	4b05      	ldr	r3, [pc, #20]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	4a04      	ldr	r2, [pc, #16]	@ (800eb58 <FLASH_FlushCaches+0x88>)
 800eb46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800eb4a:	6013      	str	r3, [r2, #0]
  }
}
 800eb4c:	bf00      	nop
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb54:	4770      	bx	lr
 800eb56:	bf00      	nop
 800eb58:	40023c00 	.word	0x40023c00

0800eb5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b089      	sub	sp, #36	@ 0x24
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
 800eb64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800eb66:	2300      	movs	r3, #0
 800eb68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800eb72:	2300      	movs	r3, #0
 800eb74:	61fb      	str	r3, [r7, #28]
 800eb76:	e159      	b.n	800ee2c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800eb78:	2201      	movs	r2, #1
 800eb7a:	69fb      	ldr	r3, [r7, #28]
 800eb7c:	fa02 f303 	lsl.w	r3, r2, r3
 800eb80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800eb82:	683b      	ldr	r3, [r7, #0]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	697a      	ldr	r2, [r7, #20]
 800eb88:	4013      	ands	r3, r2
 800eb8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800eb8c:	693a      	ldr	r2, [r7, #16]
 800eb8e:	697b      	ldr	r3, [r7, #20]
 800eb90:	429a      	cmp	r2, r3
 800eb92:	f040 8148 	bne.w	800ee26 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	685b      	ldr	r3, [r3, #4]
 800eb9a:	f003 0303 	and.w	r3, r3, #3
 800eb9e:	2b01      	cmp	r3, #1
 800eba0:	d005      	beq.n	800ebae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	685b      	ldr	r3, [r3, #4]
 800eba6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ebaa:	2b02      	cmp	r3, #2
 800ebac:	d130      	bne.n	800ec10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	689b      	ldr	r3, [r3, #8]
 800ebb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ebb4:	69fb      	ldr	r3, [r7, #28]
 800ebb6:	005b      	lsls	r3, r3, #1
 800ebb8:	2203      	movs	r2, #3
 800ebba:	fa02 f303 	lsl.w	r3, r2, r3
 800ebbe:	43db      	mvns	r3, r3
 800ebc0:	69ba      	ldr	r2, [r7, #24]
 800ebc2:	4013      	ands	r3, r2
 800ebc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	68da      	ldr	r2, [r3, #12]
 800ebca:	69fb      	ldr	r3, [r7, #28]
 800ebcc:	005b      	lsls	r3, r3, #1
 800ebce:	fa02 f303 	lsl.w	r3, r2, r3
 800ebd2:	69ba      	ldr	r2, [r7, #24]
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	69ba      	ldr	r2, [r7, #24]
 800ebdc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	685b      	ldr	r3, [r3, #4]
 800ebe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	69fb      	ldr	r3, [r7, #28]
 800ebe8:	fa02 f303 	lsl.w	r3, r2, r3
 800ebec:	43db      	mvns	r3, r3
 800ebee:	69ba      	ldr	r2, [r7, #24]
 800ebf0:	4013      	ands	r3, r2
 800ebf2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	685b      	ldr	r3, [r3, #4]
 800ebf8:	091b      	lsrs	r3, r3, #4
 800ebfa:	f003 0201 	and.w	r2, r3, #1
 800ebfe:	69fb      	ldr	r3, [r7, #28]
 800ec00:	fa02 f303 	lsl.w	r3, r2, r3
 800ec04:	69ba      	ldr	r2, [r7, #24]
 800ec06:	4313      	orrs	r3, r2
 800ec08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	69ba      	ldr	r2, [r7, #24]
 800ec0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	685b      	ldr	r3, [r3, #4]
 800ec14:	f003 0303 	and.w	r3, r3, #3
 800ec18:	2b03      	cmp	r3, #3
 800ec1a:	d017      	beq.n	800ec4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	68db      	ldr	r3, [r3, #12]
 800ec20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ec22:	69fb      	ldr	r3, [r7, #28]
 800ec24:	005b      	lsls	r3, r3, #1
 800ec26:	2203      	movs	r2, #3
 800ec28:	fa02 f303 	lsl.w	r3, r2, r3
 800ec2c:	43db      	mvns	r3, r3
 800ec2e:	69ba      	ldr	r2, [r7, #24]
 800ec30:	4013      	ands	r3, r2
 800ec32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	689a      	ldr	r2, [r3, #8]
 800ec38:	69fb      	ldr	r3, [r7, #28]
 800ec3a:	005b      	lsls	r3, r3, #1
 800ec3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ec40:	69ba      	ldr	r2, [r7, #24]
 800ec42:	4313      	orrs	r3, r2
 800ec44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	69ba      	ldr	r2, [r7, #24]
 800ec4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	f003 0303 	and.w	r3, r3, #3
 800ec54:	2b02      	cmp	r3, #2
 800ec56:	d123      	bne.n	800eca0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ec58:	69fb      	ldr	r3, [r7, #28]
 800ec5a:	08da      	lsrs	r2, r3, #3
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	3208      	adds	r2, #8
 800ec60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ec66:	69fb      	ldr	r3, [r7, #28]
 800ec68:	f003 0307 	and.w	r3, r3, #7
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	220f      	movs	r2, #15
 800ec70:	fa02 f303 	lsl.w	r3, r2, r3
 800ec74:	43db      	mvns	r3, r3
 800ec76:	69ba      	ldr	r2, [r7, #24]
 800ec78:	4013      	ands	r3, r2
 800ec7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	691a      	ldr	r2, [r3, #16]
 800ec80:	69fb      	ldr	r3, [r7, #28]
 800ec82:	f003 0307 	and.w	r3, r3, #7
 800ec86:	009b      	lsls	r3, r3, #2
 800ec88:	fa02 f303 	lsl.w	r3, r2, r3
 800ec8c:	69ba      	ldr	r2, [r7, #24]
 800ec8e:	4313      	orrs	r3, r2
 800ec90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ec92:	69fb      	ldr	r3, [r7, #28]
 800ec94:	08da      	lsrs	r2, r3, #3
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	3208      	adds	r2, #8
 800ec9a:	69b9      	ldr	r1, [r7, #24]
 800ec9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800eca6:	69fb      	ldr	r3, [r7, #28]
 800eca8:	005b      	lsls	r3, r3, #1
 800ecaa:	2203      	movs	r2, #3
 800ecac:	fa02 f303 	lsl.w	r3, r2, r3
 800ecb0:	43db      	mvns	r3, r3
 800ecb2:	69ba      	ldr	r2, [r7, #24]
 800ecb4:	4013      	ands	r3, r2
 800ecb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	685b      	ldr	r3, [r3, #4]
 800ecbc:	f003 0203 	and.w	r2, r3, #3
 800ecc0:	69fb      	ldr	r3, [r7, #28]
 800ecc2:	005b      	lsls	r3, r3, #1
 800ecc4:	fa02 f303 	lsl.w	r3, r2, r3
 800ecc8:	69ba      	ldr	r2, [r7, #24]
 800ecca:	4313      	orrs	r3, r2
 800eccc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	69ba      	ldr	r2, [r7, #24]
 800ecd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	685b      	ldr	r3, [r3, #4]
 800ecd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	f000 80a2 	beq.w	800ee26 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ece2:	2300      	movs	r3, #0
 800ece4:	60fb      	str	r3, [r7, #12]
 800ece6:	4b57      	ldr	r3, [pc, #348]	@ (800ee44 <HAL_GPIO_Init+0x2e8>)
 800ece8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ecea:	4a56      	ldr	r2, [pc, #344]	@ (800ee44 <HAL_GPIO_Init+0x2e8>)
 800ecec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ecf0:	6453      	str	r3, [r2, #68]	@ 0x44
 800ecf2:	4b54      	ldr	r3, [pc, #336]	@ (800ee44 <HAL_GPIO_Init+0x2e8>)
 800ecf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ecf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ecfa:	60fb      	str	r3, [r7, #12]
 800ecfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ecfe:	4a52      	ldr	r2, [pc, #328]	@ (800ee48 <HAL_GPIO_Init+0x2ec>)
 800ed00:	69fb      	ldr	r3, [r7, #28]
 800ed02:	089b      	lsrs	r3, r3, #2
 800ed04:	3302      	adds	r3, #2
 800ed06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ed0c:	69fb      	ldr	r3, [r7, #28]
 800ed0e:	f003 0303 	and.w	r3, r3, #3
 800ed12:	009b      	lsls	r3, r3, #2
 800ed14:	220f      	movs	r2, #15
 800ed16:	fa02 f303 	lsl.w	r3, r2, r3
 800ed1a:	43db      	mvns	r3, r3
 800ed1c:	69ba      	ldr	r2, [r7, #24]
 800ed1e:	4013      	ands	r3, r2
 800ed20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	4a49      	ldr	r2, [pc, #292]	@ (800ee4c <HAL_GPIO_Init+0x2f0>)
 800ed26:	4293      	cmp	r3, r2
 800ed28:	d019      	beq.n	800ed5e <HAL_GPIO_Init+0x202>
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	4a48      	ldr	r2, [pc, #288]	@ (800ee50 <HAL_GPIO_Init+0x2f4>)
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d013      	beq.n	800ed5a <HAL_GPIO_Init+0x1fe>
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	4a47      	ldr	r2, [pc, #284]	@ (800ee54 <HAL_GPIO_Init+0x2f8>)
 800ed36:	4293      	cmp	r3, r2
 800ed38:	d00d      	beq.n	800ed56 <HAL_GPIO_Init+0x1fa>
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	4a46      	ldr	r2, [pc, #280]	@ (800ee58 <HAL_GPIO_Init+0x2fc>)
 800ed3e:	4293      	cmp	r3, r2
 800ed40:	d007      	beq.n	800ed52 <HAL_GPIO_Init+0x1f6>
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	4a45      	ldr	r2, [pc, #276]	@ (800ee5c <HAL_GPIO_Init+0x300>)
 800ed46:	4293      	cmp	r3, r2
 800ed48:	d101      	bne.n	800ed4e <HAL_GPIO_Init+0x1f2>
 800ed4a:	2304      	movs	r3, #4
 800ed4c:	e008      	b.n	800ed60 <HAL_GPIO_Init+0x204>
 800ed4e:	2307      	movs	r3, #7
 800ed50:	e006      	b.n	800ed60 <HAL_GPIO_Init+0x204>
 800ed52:	2303      	movs	r3, #3
 800ed54:	e004      	b.n	800ed60 <HAL_GPIO_Init+0x204>
 800ed56:	2302      	movs	r3, #2
 800ed58:	e002      	b.n	800ed60 <HAL_GPIO_Init+0x204>
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	e000      	b.n	800ed60 <HAL_GPIO_Init+0x204>
 800ed5e:	2300      	movs	r3, #0
 800ed60:	69fa      	ldr	r2, [r7, #28]
 800ed62:	f002 0203 	and.w	r2, r2, #3
 800ed66:	0092      	lsls	r2, r2, #2
 800ed68:	4093      	lsls	r3, r2
 800ed6a:	69ba      	ldr	r2, [r7, #24]
 800ed6c:	4313      	orrs	r3, r2
 800ed6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ed70:	4935      	ldr	r1, [pc, #212]	@ (800ee48 <HAL_GPIO_Init+0x2ec>)
 800ed72:	69fb      	ldr	r3, [r7, #28]
 800ed74:	089b      	lsrs	r3, r3, #2
 800ed76:	3302      	adds	r3, #2
 800ed78:	69ba      	ldr	r2, [r7, #24]
 800ed7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ed7e:	4b38      	ldr	r3, [pc, #224]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800ed80:	689b      	ldr	r3, [r3, #8]
 800ed82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ed84:	693b      	ldr	r3, [r7, #16]
 800ed86:	43db      	mvns	r3, r3
 800ed88:	69ba      	ldr	r2, [r7, #24]
 800ed8a:	4013      	ands	r3, r2
 800ed8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	685b      	ldr	r3, [r3, #4]
 800ed92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d003      	beq.n	800eda2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800ed9a:	69ba      	ldr	r2, [r7, #24]
 800ed9c:	693b      	ldr	r3, [r7, #16]
 800ed9e:	4313      	orrs	r3, r2
 800eda0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800eda2:	4a2f      	ldr	r2, [pc, #188]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800eda4:	69bb      	ldr	r3, [r7, #24]
 800eda6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800eda8:	4b2d      	ldr	r3, [pc, #180]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800edaa:	68db      	ldr	r3, [r3, #12]
 800edac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800edae:	693b      	ldr	r3, [r7, #16]
 800edb0:	43db      	mvns	r3, r3
 800edb2:	69ba      	ldr	r2, [r7, #24]
 800edb4:	4013      	ands	r3, r2
 800edb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	685b      	ldr	r3, [r3, #4]
 800edbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d003      	beq.n	800edcc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800edc4:	69ba      	ldr	r2, [r7, #24]
 800edc6:	693b      	ldr	r3, [r7, #16]
 800edc8:	4313      	orrs	r3, r2
 800edca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800edcc:	4a24      	ldr	r2, [pc, #144]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800edce:	69bb      	ldr	r3, [r7, #24]
 800edd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800edd2:	4b23      	ldr	r3, [pc, #140]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800edd4:	685b      	ldr	r3, [r3, #4]
 800edd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800edd8:	693b      	ldr	r3, [r7, #16]
 800edda:	43db      	mvns	r3, r3
 800eddc:	69ba      	ldr	r2, [r7, #24]
 800edde:	4013      	ands	r3, r2
 800ede0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	685b      	ldr	r3, [r3, #4]
 800ede6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800edea:	2b00      	cmp	r3, #0
 800edec:	d003      	beq.n	800edf6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800edee:	69ba      	ldr	r2, [r7, #24]
 800edf0:	693b      	ldr	r3, [r7, #16]
 800edf2:	4313      	orrs	r3, r2
 800edf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800edf6:	4a1a      	ldr	r2, [pc, #104]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800edf8:	69bb      	ldr	r3, [r7, #24]
 800edfa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800edfc:	4b18      	ldr	r3, [pc, #96]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	43db      	mvns	r3, r3
 800ee06:	69ba      	ldr	r2, [r7, #24]
 800ee08:	4013      	ands	r3, r2
 800ee0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	685b      	ldr	r3, [r3, #4]
 800ee10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d003      	beq.n	800ee20 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800ee18:	69ba      	ldr	r2, [r7, #24]
 800ee1a:	693b      	ldr	r3, [r7, #16]
 800ee1c:	4313      	orrs	r3, r2
 800ee1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ee20:	4a0f      	ldr	r2, [pc, #60]	@ (800ee60 <HAL_GPIO_Init+0x304>)
 800ee22:	69bb      	ldr	r3, [r7, #24]
 800ee24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ee26:	69fb      	ldr	r3, [r7, #28]
 800ee28:	3301      	adds	r3, #1
 800ee2a:	61fb      	str	r3, [r7, #28]
 800ee2c:	69fb      	ldr	r3, [r7, #28]
 800ee2e:	2b0f      	cmp	r3, #15
 800ee30:	f67f aea2 	bls.w	800eb78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800ee34:	bf00      	nop
 800ee36:	bf00      	nop
 800ee38:	3724      	adds	r7, #36	@ 0x24
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee40:	4770      	bx	lr
 800ee42:	bf00      	nop
 800ee44:	40023800 	.word	0x40023800
 800ee48:	40013800 	.word	0x40013800
 800ee4c:	40020000 	.word	0x40020000
 800ee50:	40020400 	.word	0x40020400
 800ee54:	40020800 	.word	0x40020800
 800ee58:	40020c00 	.word	0x40020c00
 800ee5c:	40021000 	.word	0x40021000
 800ee60:	40013c00 	.word	0x40013c00

0800ee64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ee64:	b480      	push	{r7}
 800ee66:	b083      	sub	sp, #12
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
 800ee6c:	460b      	mov	r3, r1
 800ee6e:	807b      	strh	r3, [r7, #2]
 800ee70:	4613      	mov	r3, r2
 800ee72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ee74:	787b      	ldrb	r3, [r7, #1]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d003      	beq.n	800ee82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ee7a:	887a      	ldrh	r2, [r7, #2]
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800ee80:	e003      	b.n	800ee8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800ee82:	887b      	ldrh	r3, [r7, #2]
 800ee84:	041a      	lsls	r2, r3, #16
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	619a      	str	r2, [r3, #24]
}
 800ee8a:	bf00      	nop
 800ee8c:	370c      	adds	r7, #12
 800ee8e:	46bd      	mov	sp, r7
 800ee90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee94:	4770      	bx	lr

0800ee96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ee96:	b480      	push	{r7}
 800ee98:	b085      	sub	sp, #20
 800ee9a:	af00      	add	r7, sp, #0
 800ee9c:	6078      	str	r0, [r7, #4]
 800ee9e:	460b      	mov	r3, r1
 800eea0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	695b      	ldr	r3, [r3, #20]
 800eea6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800eea8:	887a      	ldrh	r2, [r7, #2]
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	4013      	ands	r3, r2
 800eeae:	041a      	lsls	r2, r3, #16
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	43d9      	mvns	r1, r3
 800eeb4:	887b      	ldrh	r3, [r7, #2]
 800eeb6:	400b      	ands	r3, r1
 800eeb8:	431a      	orrs	r2, r3
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	619a      	str	r2, [r3, #24]
}
 800eebe:	bf00      	nop
 800eec0:	3714      	adds	r7, #20
 800eec2:	46bd      	mov	sp, r7
 800eec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec8:	4770      	bx	lr
	...

0800eecc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800eecc:	b580      	push	{r7, lr}
 800eece:	b082      	sub	sp, #8
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	4603      	mov	r3, r0
 800eed4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800eed6:	4b08      	ldr	r3, [pc, #32]	@ (800eef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800eed8:	695a      	ldr	r2, [r3, #20]
 800eeda:	88fb      	ldrh	r3, [r7, #6]
 800eedc:	4013      	ands	r3, r2
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d006      	beq.n	800eef0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800eee2:	4a05      	ldr	r2, [pc, #20]	@ (800eef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800eee4:	88fb      	ldrh	r3, [r7, #6]
 800eee6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800eee8:	88fb      	ldrh	r3, [r7, #6]
 800eeea:	4618      	mov	r0, r3
 800eeec:	f7fe f99e 	bl	800d22c <HAL_GPIO_EXTI_Callback>
  }
}
 800eef0:	bf00      	nop
 800eef2:	3708      	adds	r7, #8
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}
 800eef8:	40013c00 	.word	0x40013c00

0800eefc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b086      	sub	sp, #24
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d101      	bne.n	800ef0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	e267      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	f003 0301 	and.w	r3, r3, #1
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d075      	beq.n	800f006 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ef1a:	4b88      	ldr	r3, [pc, #544]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef1c:	689b      	ldr	r3, [r3, #8]
 800ef1e:	f003 030c 	and.w	r3, r3, #12
 800ef22:	2b04      	cmp	r3, #4
 800ef24:	d00c      	beq.n	800ef40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ef26:	4b85      	ldr	r3, [pc, #532]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef28:	689b      	ldr	r3, [r3, #8]
 800ef2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ef2e:	2b08      	cmp	r3, #8
 800ef30:	d112      	bne.n	800ef58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ef32:	4b82      	ldr	r3, [pc, #520]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef34:	685b      	ldr	r3, [r3, #4]
 800ef36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ef3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ef3e:	d10b      	bne.n	800ef58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ef40:	4b7e      	ldr	r3, [pc, #504]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d05b      	beq.n	800f004 <HAL_RCC_OscConfig+0x108>
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	685b      	ldr	r3, [r3, #4]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d157      	bne.n	800f004 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ef54:	2301      	movs	r3, #1
 800ef56:	e242      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	685b      	ldr	r3, [r3, #4]
 800ef5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ef60:	d106      	bne.n	800ef70 <HAL_RCC_OscConfig+0x74>
 800ef62:	4b76      	ldr	r3, [pc, #472]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	4a75      	ldr	r2, [pc, #468]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ef6c:	6013      	str	r3, [r2, #0]
 800ef6e:	e01d      	b.n	800efac <HAL_RCC_OscConfig+0xb0>
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	685b      	ldr	r3, [r3, #4]
 800ef74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ef78:	d10c      	bne.n	800ef94 <HAL_RCC_OscConfig+0x98>
 800ef7a:	4b70      	ldr	r3, [pc, #448]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	4a6f      	ldr	r2, [pc, #444]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ef84:	6013      	str	r3, [r2, #0]
 800ef86:	4b6d      	ldr	r3, [pc, #436]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	4a6c      	ldr	r2, [pc, #432]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ef90:	6013      	str	r3, [r2, #0]
 800ef92:	e00b      	b.n	800efac <HAL_RCC_OscConfig+0xb0>
 800ef94:	4b69      	ldr	r3, [pc, #420]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	4a68      	ldr	r2, [pc, #416]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800ef9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ef9e:	6013      	str	r3, [r2, #0]
 800efa0:	4b66      	ldr	r3, [pc, #408]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	4a65      	ldr	r2, [pc, #404]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800efa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800efaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	685b      	ldr	r3, [r3, #4]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d013      	beq.n	800efdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800efb4:	f7ff f998 	bl	800e2e8 <HAL_GetTick>
 800efb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800efba:	e008      	b.n	800efce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800efbc:	f7ff f994 	bl	800e2e8 <HAL_GetTick>
 800efc0:	4602      	mov	r2, r0
 800efc2:	693b      	ldr	r3, [r7, #16]
 800efc4:	1ad3      	subs	r3, r2, r3
 800efc6:	2b64      	cmp	r3, #100	@ 0x64
 800efc8:	d901      	bls.n	800efce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800efca:	2303      	movs	r3, #3
 800efcc:	e207      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800efce:	4b5b      	ldr	r3, [pc, #364]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d0f0      	beq.n	800efbc <HAL_RCC_OscConfig+0xc0>
 800efda:	e014      	b.n	800f006 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800efdc:	f7ff f984 	bl	800e2e8 <HAL_GetTick>
 800efe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800efe2:	e008      	b.n	800eff6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800efe4:	f7ff f980 	bl	800e2e8 <HAL_GetTick>
 800efe8:	4602      	mov	r2, r0
 800efea:	693b      	ldr	r3, [r7, #16]
 800efec:	1ad3      	subs	r3, r2, r3
 800efee:	2b64      	cmp	r3, #100	@ 0x64
 800eff0:	d901      	bls.n	800eff6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800eff2:	2303      	movs	r3, #3
 800eff4:	e1f3      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800eff6:	4b51      	ldr	r3, [pc, #324]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800effe:	2b00      	cmp	r3, #0
 800f000:	d1f0      	bne.n	800efe4 <HAL_RCC_OscConfig+0xe8>
 800f002:	e000      	b.n	800f006 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	f003 0302 	and.w	r3, r3, #2
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d063      	beq.n	800f0da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f012:	4b4a      	ldr	r3, [pc, #296]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f014:	689b      	ldr	r3, [r3, #8]
 800f016:	f003 030c 	and.w	r3, r3, #12
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d00b      	beq.n	800f036 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f01e:	4b47      	ldr	r3, [pc, #284]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f020:	689b      	ldr	r3, [r3, #8]
 800f022:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f026:	2b08      	cmp	r3, #8
 800f028:	d11c      	bne.n	800f064 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f02a:	4b44      	ldr	r3, [pc, #272]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f02c:	685b      	ldr	r3, [r3, #4]
 800f02e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f032:	2b00      	cmp	r3, #0
 800f034:	d116      	bne.n	800f064 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f036:	4b41      	ldr	r3, [pc, #260]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	f003 0302 	and.w	r3, r3, #2
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d005      	beq.n	800f04e <HAL_RCC_OscConfig+0x152>
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	68db      	ldr	r3, [r3, #12]
 800f046:	2b01      	cmp	r3, #1
 800f048:	d001      	beq.n	800f04e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800f04a:	2301      	movs	r3, #1
 800f04c:	e1c7      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f04e:	4b3b      	ldr	r3, [pc, #236]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	691b      	ldr	r3, [r3, #16]
 800f05a:	00db      	lsls	r3, r3, #3
 800f05c:	4937      	ldr	r1, [pc, #220]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f05e:	4313      	orrs	r3, r2
 800f060:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f062:	e03a      	b.n	800f0da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	68db      	ldr	r3, [r3, #12]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d020      	beq.n	800f0ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800f06c:	4b34      	ldr	r3, [pc, #208]	@ (800f140 <HAL_RCC_OscConfig+0x244>)
 800f06e:	2201      	movs	r2, #1
 800f070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f072:	f7ff f939 	bl	800e2e8 <HAL_GetTick>
 800f076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f078:	e008      	b.n	800f08c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f07a:	f7ff f935 	bl	800e2e8 <HAL_GetTick>
 800f07e:	4602      	mov	r2, r0
 800f080:	693b      	ldr	r3, [r7, #16]
 800f082:	1ad3      	subs	r3, r2, r3
 800f084:	2b02      	cmp	r3, #2
 800f086:	d901      	bls.n	800f08c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800f088:	2303      	movs	r3, #3
 800f08a:	e1a8      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f08c:	4b2b      	ldr	r3, [pc, #172]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	f003 0302 	and.w	r3, r3, #2
 800f094:	2b00      	cmp	r3, #0
 800f096:	d0f0      	beq.n	800f07a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f098:	4b28      	ldr	r3, [pc, #160]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	691b      	ldr	r3, [r3, #16]
 800f0a4:	00db      	lsls	r3, r3, #3
 800f0a6:	4925      	ldr	r1, [pc, #148]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f0a8:	4313      	orrs	r3, r2
 800f0aa:	600b      	str	r3, [r1, #0]
 800f0ac:	e015      	b.n	800f0da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800f0ae:	4b24      	ldr	r3, [pc, #144]	@ (800f140 <HAL_RCC_OscConfig+0x244>)
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f0b4:	f7ff f918 	bl	800e2e8 <HAL_GetTick>
 800f0b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f0ba:	e008      	b.n	800f0ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f0bc:	f7ff f914 	bl	800e2e8 <HAL_GetTick>
 800f0c0:	4602      	mov	r2, r0
 800f0c2:	693b      	ldr	r3, [r7, #16]
 800f0c4:	1ad3      	subs	r3, r2, r3
 800f0c6:	2b02      	cmp	r3, #2
 800f0c8:	d901      	bls.n	800f0ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800f0ca:	2303      	movs	r3, #3
 800f0cc:	e187      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f0ce:	4b1b      	ldr	r3, [pc, #108]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f003 0302 	and.w	r3, r3, #2
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d1f0      	bne.n	800f0bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	f003 0308 	and.w	r3, r3, #8
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d036      	beq.n	800f154 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	695b      	ldr	r3, [r3, #20]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d016      	beq.n	800f11c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f0ee:	4b15      	ldr	r3, [pc, #84]	@ (800f144 <HAL_RCC_OscConfig+0x248>)
 800f0f0:	2201      	movs	r2, #1
 800f0f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f0f4:	f7ff f8f8 	bl	800e2e8 <HAL_GetTick>
 800f0f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f0fa:	e008      	b.n	800f10e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f0fc:	f7ff f8f4 	bl	800e2e8 <HAL_GetTick>
 800f100:	4602      	mov	r2, r0
 800f102:	693b      	ldr	r3, [r7, #16]
 800f104:	1ad3      	subs	r3, r2, r3
 800f106:	2b02      	cmp	r3, #2
 800f108:	d901      	bls.n	800f10e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800f10a:	2303      	movs	r3, #3
 800f10c:	e167      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f10e:	4b0b      	ldr	r3, [pc, #44]	@ (800f13c <HAL_RCC_OscConfig+0x240>)
 800f110:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f112:	f003 0302 	and.w	r3, r3, #2
 800f116:	2b00      	cmp	r3, #0
 800f118:	d0f0      	beq.n	800f0fc <HAL_RCC_OscConfig+0x200>
 800f11a:	e01b      	b.n	800f154 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800f11c:	4b09      	ldr	r3, [pc, #36]	@ (800f144 <HAL_RCC_OscConfig+0x248>)
 800f11e:	2200      	movs	r2, #0
 800f120:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800f122:	f7ff f8e1 	bl	800e2e8 <HAL_GetTick>
 800f126:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f128:	e00e      	b.n	800f148 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f12a:	f7ff f8dd 	bl	800e2e8 <HAL_GetTick>
 800f12e:	4602      	mov	r2, r0
 800f130:	693b      	ldr	r3, [r7, #16]
 800f132:	1ad3      	subs	r3, r2, r3
 800f134:	2b02      	cmp	r3, #2
 800f136:	d907      	bls.n	800f148 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800f138:	2303      	movs	r3, #3
 800f13a:	e150      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
 800f13c:	40023800 	.word	0x40023800
 800f140:	42470000 	.word	0x42470000
 800f144:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f148:	4b88      	ldr	r3, [pc, #544]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f14a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f14c:	f003 0302 	and.w	r3, r3, #2
 800f150:	2b00      	cmp	r3, #0
 800f152:	d1ea      	bne.n	800f12a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f003 0304 	and.w	r3, r3, #4
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	f000 8097 	beq.w	800f290 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800f162:	2300      	movs	r3, #0
 800f164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f166:	4b81      	ldr	r3, [pc, #516]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f16a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d10f      	bne.n	800f192 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f172:	2300      	movs	r3, #0
 800f174:	60bb      	str	r3, [r7, #8]
 800f176:	4b7d      	ldr	r3, [pc, #500]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f17a:	4a7c      	ldr	r2, [pc, #496]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f17c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f180:	6413      	str	r3, [r2, #64]	@ 0x40
 800f182:	4b7a      	ldr	r3, [pc, #488]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f18a:	60bb      	str	r3, [r7, #8]
 800f18c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800f18e:	2301      	movs	r3, #1
 800f190:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f192:	4b77      	ldr	r3, [pc, #476]	@ (800f370 <HAL_RCC_OscConfig+0x474>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d118      	bne.n	800f1d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800f19e:	4b74      	ldr	r3, [pc, #464]	@ (800f370 <HAL_RCC_OscConfig+0x474>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	4a73      	ldr	r2, [pc, #460]	@ (800f370 <HAL_RCC_OscConfig+0x474>)
 800f1a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f1a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800f1aa:	f7ff f89d 	bl	800e2e8 <HAL_GetTick>
 800f1ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f1b0:	e008      	b.n	800f1c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f1b2:	f7ff f899 	bl	800e2e8 <HAL_GetTick>
 800f1b6:	4602      	mov	r2, r0
 800f1b8:	693b      	ldr	r3, [r7, #16]
 800f1ba:	1ad3      	subs	r3, r2, r3
 800f1bc:	2b02      	cmp	r3, #2
 800f1be:	d901      	bls.n	800f1c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800f1c0:	2303      	movs	r3, #3
 800f1c2:	e10c      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f1c4:	4b6a      	ldr	r3, [pc, #424]	@ (800f370 <HAL_RCC_OscConfig+0x474>)
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d0f0      	beq.n	800f1b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	689b      	ldr	r3, [r3, #8]
 800f1d4:	2b01      	cmp	r3, #1
 800f1d6:	d106      	bne.n	800f1e6 <HAL_RCC_OscConfig+0x2ea>
 800f1d8:	4b64      	ldr	r3, [pc, #400]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f1da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1dc:	4a63      	ldr	r2, [pc, #396]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f1de:	f043 0301 	orr.w	r3, r3, #1
 800f1e2:	6713      	str	r3, [r2, #112]	@ 0x70
 800f1e4:	e01c      	b.n	800f220 <HAL_RCC_OscConfig+0x324>
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	689b      	ldr	r3, [r3, #8]
 800f1ea:	2b05      	cmp	r3, #5
 800f1ec:	d10c      	bne.n	800f208 <HAL_RCC_OscConfig+0x30c>
 800f1ee:	4b5f      	ldr	r3, [pc, #380]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f1f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1f2:	4a5e      	ldr	r2, [pc, #376]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f1f4:	f043 0304 	orr.w	r3, r3, #4
 800f1f8:	6713      	str	r3, [r2, #112]	@ 0x70
 800f1fa:	4b5c      	ldr	r3, [pc, #368]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f1fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1fe:	4a5b      	ldr	r2, [pc, #364]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f200:	f043 0301 	orr.w	r3, r3, #1
 800f204:	6713      	str	r3, [r2, #112]	@ 0x70
 800f206:	e00b      	b.n	800f220 <HAL_RCC_OscConfig+0x324>
 800f208:	4b58      	ldr	r3, [pc, #352]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f20a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f20c:	4a57      	ldr	r2, [pc, #348]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f20e:	f023 0301 	bic.w	r3, r3, #1
 800f212:	6713      	str	r3, [r2, #112]	@ 0x70
 800f214:	4b55      	ldr	r3, [pc, #340]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f218:	4a54      	ldr	r2, [pc, #336]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f21a:	f023 0304 	bic.w	r3, r3, #4
 800f21e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	689b      	ldr	r3, [r3, #8]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d015      	beq.n	800f254 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f228:	f7ff f85e 	bl	800e2e8 <HAL_GetTick>
 800f22c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f22e:	e00a      	b.n	800f246 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f230:	f7ff f85a 	bl	800e2e8 <HAL_GetTick>
 800f234:	4602      	mov	r2, r0
 800f236:	693b      	ldr	r3, [r7, #16]
 800f238:	1ad3      	subs	r3, r2, r3
 800f23a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f23e:	4293      	cmp	r3, r2
 800f240:	d901      	bls.n	800f246 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800f242:	2303      	movs	r3, #3
 800f244:	e0cb      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f246:	4b49      	ldr	r3, [pc, #292]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f24a:	f003 0302 	and.w	r3, r3, #2
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d0ee      	beq.n	800f230 <HAL_RCC_OscConfig+0x334>
 800f252:	e014      	b.n	800f27e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800f254:	f7ff f848 	bl	800e2e8 <HAL_GetTick>
 800f258:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f25a:	e00a      	b.n	800f272 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f25c:	f7ff f844 	bl	800e2e8 <HAL_GetTick>
 800f260:	4602      	mov	r2, r0
 800f262:	693b      	ldr	r3, [r7, #16]
 800f264:	1ad3      	subs	r3, r2, r3
 800f266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f26a:	4293      	cmp	r3, r2
 800f26c:	d901      	bls.n	800f272 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800f26e:	2303      	movs	r3, #3
 800f270:	e0b5      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f272:	4b3e      	ldr	r3, [pc, #248]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f276:	f003 0302 	and.w	r3, r3, #2
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d1ee      	bne.n	800f25c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f27e:	7dfb      	ldrb	r3, [r7, #23]
 800f280:	2b01      	cmp	r3, #1
 800f282:	d105      	bne.n	800f290 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800f284:	4b39      	ldr	r3, [pc, #228]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f288:	4a38      	ldr	r2, [pc, #224]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f28a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f28e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	699b      	ldr	r3, [r3, #24]
 800f294:	2b00      	cmp	r3, #0
 800f296:	f000 80a1 	beq.w	800f3dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f29a:	4b34      	ldr	r3, [pc, #208]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f29c:	689b      	ldr	r3, [r3, #8]
 800f29e:	f003 030c 	and.w	r3, r3, #12
 800f2a2:	2b08      	cmp	r3, #8
 800f2a4:	d05c      	beq.n	800f360 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	699b      	ldr	r3, [r3, #24]
 800f2aa:	2b02      	cmp	r3, #2
 800f2ac:	d141      	bne.n	800f332 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f2ae:	4b31      	ldr	r3, [pc, #196]	@ (800f374 <HAL_RCC_OscConfig+0x478>)
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f2b4:	f7ff f818 	bl	800e2e8 <HAL_GetTick>
 800f2b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f2ba:	e008      	b.n	800f2ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f2bc:	f7ff f814 	bl	800e2e8 <HAL_GetTick>
 800f2c0:	4602      	mov	r2, r0
 800f2c2:	693b      	ldr	r3, [r7, #16]
 800f2c4:	1ad3      	subs	r3, r2, r3
 800f2c6:	2b02      	cmp	r3, #2
 800f2c8:	d901      	bls.n	800f2ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800f2ca:	2303      	movs	r3, #3
 800f2cc:	e087      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f2ce:	4b27      	ldr	r3, [pc, #156]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d1f0      	bne.n	800f2bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	69da      	ldr	r2, [r3, #28]
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	6a1b      	ldr	r3, [r3, #32]
 800f2e2:	431a      	orrs	r2, r3
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2e8:	019b      	lsls	r3, r3, #6
 800f2ea:	431a      	orrs	r2, r3
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2f0:	085b      	lsrs	r3, r3, #1
 800f2f2:	3b01      	subs	r3, #1
 800f2f4:	041b      	lsls	r3, r3, #16
 800f2f6:	431a      	orrs	r2, r3
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2fc:	061b      	lsls	r3, r3, #24
 800f2fe:	491b      	ldr	r1, [pc, #108]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f300:	4313      	orrs	r3, r2
 800f302:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f304:	4b1b      	ldr	r3, [pc, #108]	@ (800f374 <HAL_RCC_OscConfig+0x478>)
 800f306:	2201      	movs	r2, #1
 800f308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f30a:	f7fe ffed 	bl	800e2e8 <HAL_GetTick>
 800f30e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f310:	e008      	b.n	800f324 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f312:	f7fe ffe9 	bl	800e2e8 <HAL_GetTick>
 800f316:	4602      	mov	r2, r0
 800f318:	693b      	ldr	r3, [r7, #16]
 800f31a:	1ad3      	subs	r3, r2, r3
 800f31c:	2b02      	cmp	r3, #2
 800f31e:	d901      	bls.n	800f324 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800f320:	2303      	movs	r3, #3
 800f322:	e05c      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f324:	4b11      	ldr	r3, [pc, #68]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d0f0      	beq.n	800f312 <HAL_RCC_OscConfig+0x416>
 800f330:	e054      	b.n	800f3dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f332:	4b10      	ldr	r3, [pc, #64]	@ (800f374 <HAL_RCC_OscConfig+0x478>)
 800f334:	2200      	movs	r2, #0
 800f336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f338:	f7fe ffd6 	bl	800e2e8 <HAL_GetTick>
 800f33c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f33e:	e008      	b.n	800f352 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f340:	f7fe ffd2 	bl	800e2e8 <HAL_GetTick>
 800f344:	4602      	mov	r2, r0
 800f346:	693b      	ldr	r3, [r7, #16]
 800f348:	1ad3      	subs	r3, r2, r3
 800f34a:	2b02      	cmp	r3, #2
 800f34c:	d901      	bls.n	800f352 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800f34e:	2303      	movs	r3, #3
 800f350:	e045      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f352:	4b06      	ldr	r3, [pc, #24]	@ (800f36c <HAL_RCC_OscConfig+0x470>)
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d1f0      	bne.n	800f340 <HAL_RCC_OscConfig+0x444>
 800f35e:	e03d      	b.n	800f3dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	699b      	ldr	r3, [r3, #24]
 800f364:	2b01      	cmp	r3, #1
 800f366:	d107      	bne.n	800f378 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800f368:	2301      	movs	r3, #1
 800f36a:	e038      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
 800f36c:	40023800 	.word	0x40023800
 800f370:	40007000 	.word	0x40007000
 800f374:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800f378:	4b1b      	ldr	r3, [pc, #108]	@ (800f3e8 <HAL_RCC_OscConfig+0x4ec>)
 800f37a:	685b      	ldr	r3, [r3, #4]
 800f37c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	699b      	ldr	r3, [r3, #24]
 800f382:	2b01      	cmp	r3, #1
 800f384:	d028      	beq.n	800f3d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f390:	429a      	cmp	r2, r3
 800f392:	d121      	bne.n	800f3d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f39e:	429a      	cmp	r2, r3
 800f3a0:	d11a      	bne.n	800f3d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f3a2:	68fa      	ldr	r2, [r7, #12]
 800f3a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800f3a8:	4013      	ands	r3, r2
 800f3aa:	687a      	ldr	r2, [r7, #4]
 800f3ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800f3ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f3b0:	4293      	cmp	r3, r2
 800f3b2:	d111      	bne.n	800f3d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3be:	085b      	lsrs	r3, r3, #1
 800f3c0:	3b01      	subs	r3, #1
 800f3c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f3c4:	429a      	cmp	r2, r3
 800f3c6:	d107      	bne.n	800f3d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	d001      	beq.n	800f3dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800f3d8:	2301      	movs	r3, #1
 800f3da:	e000      	b.n	800f3de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800f3dc:	2300      	movs	r3, #0
}
 800f3de:	4618      	mov	r0, r3
 800f3e0:	3718      	adds	r7, #24
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	40023800 	.word	0x40023800

0800f3ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b084      	sub	sp, #16
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
 800f3f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d101      	bne.n	800f400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800f3fc:	2301      	movs	r3, #1
 800f3fe:	e0cc      	b.n	800f59a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800f400:	4b68      	ldr	r3, [pc, #416]	@ (800f5a4 <HAL_RCC_ClockConfig+0x1b8>)
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	f003 0307 	and.w	r3, r3, #7
 800f408:	683a      	ldr	r2, [r7, #0]
 800f40a:	429a      	cmp	r2, r3
 800f40c:	d90c      	bls.n	800f428 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f40e:	4b65      	ldr	r3, [pc, #404]	@ (800f5a4 <HAL_RCC_ClockConfig+0x1b8>)
 800f410:	683a      	ldr	r2, [r7, #0]
 800f412:	b2d2      	uxtb	r2, r2
 800f414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f416:	4b63      	ldr	r3, [pc, #396]	@ (800f5a4 <HAL_RCC_ClockConfig+0x1b8>)
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	f003 0307 	and.w	r3, r3, #7
 800f41e:	683a      	ldr	r2, [r7, #0]
 800f420:	429a      	cmp	r2, r3
 800f422:	d001      	beq.n	800f428 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800f424:	2301      	movs	r3, #1
 800f426:	e0b8      	b.n	800f59a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	f003 0302 	and.w	r3, r3, #2
 800f430:	2b00      	cmp	r3, #0
 800f432:	d020      	beq.n	800f476 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	f003 0304 	and.w	r3, r3, #4
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d005      	beq.n	800f44c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800f440:	4b59      	ldr	r3, [pc, #356]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f442:	689b      	ldr	r3, [r3, #8]
 800f444:	4a58      	ldr	r2, [pc, #352]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f446:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800f44a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	f003 0308 	and.w	r3, r3, #8
 800f454:	2b00      	cmp	r3, #0
 800f456:	d005      	beq.n	800f464 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800f458:	4b53      	ldr	r3, [pc, #332]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f45a:	689b      	ldr	r3, [r3, #8]
 800f45c:	4a52      	ldr	r2, [pc, #328]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f45e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800f462:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f464:	4b50      	ldr	r3, [pc, #320]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f466:	689b      	ldr	r3, [r3, #8]
 800f468:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	689b      	ldr	r3, [r3, #8]
 800f470:	494d      	ldr	r1, [pc, #308]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f472:	4313      	orrs	r3, r2
 800f474:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f003 0301 	and.w	r3, r3, #1
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d044      	beq.n	800f50c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	685b      	ldr	r3, [r3, #4]
 800f486:	2b01      	cmp	r3, #1
 800f488:	d107      	bne.n	800f49a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f48a:	4b47      	ldr	r3, [pc, #284]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f492:	2b00      	cmp	r3, #0
 800f494:	d119      	bne.n	800f4ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800f496:	2301      	movs	r3, #1
 800f498:	e07f      	b.n	800f59a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	685b      	ldr	r3, [r3, #4]
 800f49e:	2b02      	cmp	r3, #2
 800f4a0:	d003      	beq.n	800f4aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f4a6:	2b03      	cmp	r3, #3
 800f4a8:	d107      	bne.n	800f4ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f4aa:	4b3f      	ldr	r3, [pc, #252]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d109      	bne.n	800f4ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800f4b6:	2301      	movs	r3, #1
 800f4b8:	e06f      	b.n	800f59a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f4ba:	4b3b      	ldr	r3, [pc, #236]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	f003 0302 	and.w	r3, r3, #2
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d101      	bne.n	800f4ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800f4c6:	2301      	movs	r3, #1
 800f4c8:	e067      	b.n	800f59a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800f4ca:	4b37      	ldr	r3, [pc, #220]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f4cc:	689b      	ldr	r3, [r3, #8]
 800f4ce:	f023 0203 	bic.w	r2, r3, #3
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	685b      	ldr	r3, [r3, #4]
 800f4d6:	4934      	ldr	r1, [pc, #208]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f4d8:	4313      	orrs	r3, r2
 800f4da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800f4dc:	f7fe ff04 	bl	800e2e8 <HAL_GetTick>
 800f4e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f4e2:	e00a      	b.n	800f4fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f4e4:	f7fe ff00 	bl	800e2e8 <HAL_GetTick>
 800f4e8:	4602      	mov	r2, r0
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	1ad3      	subs	r3, r2, r3
 800f4ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d901      	bls.n	800f4fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800f4f6:	2303      	movs	r3, #3
 800f4f8:	e04f      	b.n	800f59a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f4fa:	4b2b      	ldr	r3, [pc, #172]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f4fc:	689b      	ldr	r3, [r3, #8]
 800f4fe:	f003 020c 	and.w	r2, r3, #12
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	685b      	ldr	r3, [r3, #4]
 800f506:	009b      	lsls	r3, r3, #2
 800f508:	429a      	cmp	r2, r3
 800f50a:	d1eb      	bne.n	800f4e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800f50c:	4b25      	ldr	r3, [pc, #148]	@ (800f5a4 <HAL_RCC_ClockConfig+0x1b8>)
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	f003 0307 	and.w	r3, r3, #7
 800f514:	683a      	ldr	r2, [r7, #0]
 800f516:	429a      	cmp	r2, r3
 800f518:	d20c      	bcs.n	800f534 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f51a:	4b22      	ldr	r3, [pc, #136]	@ (800f5a4 <HAL_RCC_ClockConfig+0x1b8>)
 800f51c:	683a      	ldr	r2, [r7, #0]
 800f51e:	b2d2      	uxtb	r2, r2
 800f520:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f522:	4b20      	ldr	r3, [pc, #128]	@ (800f5a4 <HAL_RCC_ClockConfig+0x1b8>)
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	f003 0307 	and.w	r3, r3, #7
 800f52a:	683a      	ldr	r2, [r7, #0]
 800f52c:	429a      	cmp	r2, r3
 800f52e:	d001      	beq.n	800f534 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800f530:	2301      	movs	r3, #1
 800f532:	e032      	b.n	800f59a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	f003 0304 	and.w	r3, r3, #4
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d008      	beq.n	800f552 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800f540:	4b19      	ldr	r3, [pc, #100]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f542:	689b      	ldr	r3, [r3, #8]
 800f544:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	68db      	ldr	r3, [r3, #12]
 800f54c:	4916      	ldr	r1, [pc, #88]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f54e:	4313      	orrs	r3, r2
 800f550:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	f003 0308 	and.w	r3, r3, #8
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d009      	beq.n	800f572 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800f55e:	4b12      	ldr	r3, [pc, #72]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f560:	689b      	ldr	r3, [r3, #8]
 800f562:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	691b      	ldr	r3, [r3, #16]
 800f56a:	00db      	lsls	r3, r3, #3
 800f56c:	490e      	ldr	r1, [pc, #56]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f56e:	4313      	orrs	r3, r2
 800f570:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f572:	f000 f821 	bl	800f5b8 <HAL_RCC_GetSysClockFreq>
 800f576:	4602      	mov	r2, r0
 800f578:	4b0b      	ldr	r3, [pc, #44]	@ (800f5a8 <HAL_RCC_ClockConfig+0x1bc>)
 800f57a:	689b      	ldr	r3, [r3, #8]
 800f57c:	091b      	lsrs	r3, r3, #4
 800f57e:	f003 030f 	and.w	r3, r3, #15
 800f582:	490a      	ldr	r1, [pc, #40]	@ (800f5ac <HAL_RCC_ClockConfig+0x1c0>)
 800f584:	5ccb      	ldrb	r3, [r1, r3]
 800f586:	fa22 f303 	lsr.w	r3, r2, r3
 800f58a:	4a09      	ldr	r2, [pc, #36]	@ (800f5b0 <HAL_RCC_ClockConfig+0x1c4>)
 800f58c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800f58e:	4b09      	ldr	r3, [pc, #36]	@ (800f5b4 <HAL_RCC_ClockConfig+0x1c8>)
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	4618      	mov	r0, r3
 800f594:	f7fe fd56 	bl	800e044 <HAL_InitTick>

  return HAL_OK;
 800f598:	2300      	movs	r3, #0
}
 800f59a:	4618      	mov	r0, r3
 800f59c:	3710      	adds	r7, #16
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	bd80      	pop	{r7, pc}
 800f5a2:	bf00      	nop
 800f5a4:	40023c00 	.word	0x40023c00
 800f5a8:	40023800 	.word	0x40023800
 800f5ac:	08013e48 	.word	0x08013e48
 800f5b0:	20000008 	.word	0x20000008
 800f5b4:	2000000c 	.word	0x2000000c

0800f5b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f5b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f5bc:	b094      	sub	sp, #80	@ 0x50
 800f5be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	647b      	str	r3, [r7, #68]	@ 0x44
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f5d0:	4b79      	ldr	r3, [pc, #484]	@ (800f7b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800f5d2:	689b      	ldr	r3, [r3, #8]
 800f5d4:	f003 030c 	and.w	r3, r3, #12
 800f5d8:	2b08      	cmp	r3, #8
 800f5da:	d00d      	beq.n	800f5f8 <HAL_RCC_GetSysClockFreq+0x40>
 800f5dc:	2b08      	cmp	r3, #8
 800f5de:	f200 80e1 	bhi.w	800f7a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d002      	beq.n	800f5ec <HAL_RCC_GetSysClockFreq+0x34>
 800f5e6:	2b04      	cmp	r3, #4
 800f5e8:	d003      	beq.n	800f5f2 <HAL_RCC_GetSysClockFreq+0x3a>
 800f5ea:	e0db      	b.n	800f7a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800f5ec:	4b73      	ldr	r3, [pc, #460]	@ (800f7bc <HAL_RCC_GetSysClockFreq+0x204>)
 800f5ee:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800f5f0:	e0db      	b.n	800f7aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800f5f2:	4b73      	ldr	r3, [pc, #460]	@ (800f7c0 <HAL_RCC_GetSysClockFreq+0x208>)
 800f5f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800f5f6:	e0d8      	b.n	800f7aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f5f8:	4b6f      	ldr	r3, [pc, #444]	@ (800f7b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800f5fa:	685b      	ldr	r3, [r3, #4]
 800f5fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f600:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f602:	4b6d      	ldr	r3, [pc, #436]	@ (800f7b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d063      	beq.n	800f6d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f60e:	4b6a      	ldr	r3, [pc, #424]	@ (800f7b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800f610:	685b      	ldr	r3, [r3, #4]
 800f612:	099b      	lsrs	r3, r3, #6
 800f614:	2200      	movs	r2, #0
 800f616:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f618:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800f61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f61c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f620:	633b      	str	r3, [r7, #48]	@ 0x30
 800f622:	2300      	movs	r3, #0
 800f624:	637b      	str	r3, [r7, #52]	@ 0x34
 800f626:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f62a:	4622      	mov	r2, r4
 800f62c:	462b      	mov	r3, r5
 800f62e:	f04f 0000 	mov.w	r0, #0
 800f632:	f04f 0100 	mov.w	r1, #0
 800f636:	0159      	lsls	r1, r3, #5
 800f638:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f63c:	0150      	lsls	r0, r2, #5
 800f63e:	4602      	mov	r2, r0
 800f640:	460b      	mov	r3, r1
 800f642:	4621      	mov	r1, r4
 800f644:	1a51      	subs	r1, r2, r1
 800f646:	6139      	str	r1, [r7, #16]
 800f648:	4629      	mov	r1, r5
 800f64a:	eb63 0301 	sbc.w	r3, r3, r1
 800f64e:	617b      	str	r3, [r7, #20]
 800f650:	f04f 0200 	mov.w	r2, #0
 800f654:	f04f 0300 	mov.w	r3, #0
 800f658:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800f65c:	4659      	mov	r1, fp
 800f65e:	018b      	lsls	r3, r1, #6
 800f660:	4651      	mov	r1, sl
 800f662:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f666:	4651      	mov	r1, sl
 800f668:	018a      	lsls	r2, r1, #6
 800f66a:	4651      	mov	r1, sl
 800f66c:	ebb2 0801 	subs.w	r8, r2, r1
 800f670:	4659      	mov	r1, fp
 800f672:	eb63 0901 	sbc.w	r9, r3, r1
 800f676:	f04f 0200 	mov.w	r2, #0
 800f67a:	f04f 0300 	mov.w	r3, #0
 800f67e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f682:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f686:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f68a:	4690      	mov	r8, r2
 800f68c:	4699      	mov	r9, r3
 800f68e:	4623      	mov	r3, r4
 800f690:	eb18 0303 	adds.w	r3, r8, r3
 800f694:	60bb      	str	r3, [r7, #8]
 800f696:	462b      	mov	r3, r5
 800f698:	eb49 0303 	adc.w	r3, r9, r3
 800f69c:	60fb      	str	r3, [r7, #12]
 800f69e:	f04f 0200 	mov.w	r2, #0
 800f6a2:	f04f 0300 	mov.w	r3, #0
 800f6a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800f6aa:	4629      	mov	r1, r5
 800f6ac:	024b      	lsls	r3, r1, #9
 800f6ae:	4621      	mov	r1, r4
 800f6b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800f6b4:	4621      	mov	r1, r4
 800f6b6:	024a      	lsls	r2, r1, #9
 800f6b8:	4610      	mov	r0, r2
 800f6ba:	4619      	mov	r1, r3
 800f6bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6be:	2200      	movs	r2, #0
 800f6c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f6c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f6c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800f6c8:	f7fc fd12 	bl	800c0f0 <__aeabi_uldivmod>
 800f6cc:	4602      	mov	r2, r0
 800f6ce:	460b      	mov	r3, r1
 800f6d0:	4613      	mov	r3, r2
 800f6d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f6d4:	e058      	b.n	800f788 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f6d6:	4b38      	ldr	r3, [pc, #224]	@ (800f7b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800f6d8:	685b      	ldr	r3, [r3, #4]
 800f6da:	099b      	lsrs	r3, r3, #6
 800f6dc:	2200      	movs	r2, #0
 800f6de:	4618      	mov	r0, r3
 800f6e0:	4611      	mov	r1, r2
 800f6e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800f6e6:	623b      	str	r3, [r7, #32]
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800f6f0:	4642      	mov	r2, r8
 800f6f2:	464b      	mov	r3, r9
 800f6f4:	f04f 0000 	mov.w	r0, #0
 800f6f8:	f04f 0100 	mov.w	r1, #0
 800f6fc:	0159      	lsls	r1, r3, #5
 800f6fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f702:	0150      	lsls	r0, r2, #5
 800f704:	4602      	mov	r2, r0
 800f706:	460b      	mov	r3, r1
 800f708:	4641      	mov	r1, r8
 800f70a:	ebb2 0a01 	subs.w	sl, r2, r1
 800f70e:	4649      	mov	r1, r9
 800f710:	eb63 0b01 	sbc.w	fp, r3, r1
 800f714:	f04f 0200 	mov.w	r2, #0
 800f718:	f04f 0300 	mov.w	r3, #0
 800f71c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800f720:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800f724:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800f728:	ebb2 040a 	subs.w	r4, r2, sl
 800f72c:	eb63 050b 	sbc.w	r5, r3, fp
 800f730:	f04f 0200 	mov.w	r2, #0
 800f734:	f04f 0300 	mov.w	r3, #0
 800f738:	00eb      	lsls	r3, r5, #3
 800f73a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f73e:	00e2      	lsls	r2, r4, #3
 800f740:	4614      	mov	r4, r2
 800f742:	461d      	mov	r5, r3
 800f744:	4643      	mov	r3, r8
 800f746:	18e3      	adds	r3, r4, r3
 800f748:	603b      	str	r3, [r7, #0]
 800f74a:	464b      	mov	r3, r9
 800f74c:	eb45 0303 	adc.w	r3, r5, r3
 800f750:	607b      	str	r3, [r7, #4]
 800f752:	f04f 0200 	mov.w	r2, #0
 800f756:	f04f 0300 	mov.w	r3, #0
 800f75a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800f75e:	4629      	mov	r1, r5
 800f760:	028b      	lsls	r3, r1, #10
 800f762:	4621      	mov	r1, r4
 800f764:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f768:	4621      	mov	r1, r4
 800f76a:	028a      	lsls	r2, r1, #10
 800f76c:	4610      	mov	r0, r2
 800f76e:	4619      	mov	r1, r3
 800f770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f772:	2200      	movs	r2, #0
 800f774:	61bb      	str	r3, [r7, #24]
 800f776:	61fa      	str	r2, [r7, #28]
 800f778:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f77c:	f7fc fcb8 	bl	800c0f0 <__aeabi_uldivmod>
 800f780:	4602      	mov	r2, r0
 800f782:	460b      	mov	r3, r1
 800f784:	4613      	mov	r3, r2
 800f786:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800f788:	4b0b      	ldr	r3, [pc, #44]	@ (800f7b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800f78a:	685b      	ldr	r3, [r3, #4]
 800f78c:	0c1b      	lsrs	r3, r3, #16
 800f78e:	f003 0303 	and.w	r3, r3, #3
 800f792:	3301      	adds	r3, #1
 800f794:	005b      	lsls	r3, r3, #1
 800f796:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800f798:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f79a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f79c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f7a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800f7a2:	e002      	b.n	800f7aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f7a4:	4b05      	ldr	r3, [pc, #20]	@ (800f7bc <HAL_RCC_GetSysClockFreq+0x204>)
 800f7a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800f7a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f7aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	3750      	adds	r7, #80	@ 0x50
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f7b6:	bf00      	nop
 800f7b8:	40023800 	.word	0x40023800
 800f7bc:	00f42400 	.word	0x00f42400
 800f7c0:	007a1200 	.word	0x007a1200

0800f7c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f7c4:	b480      	push	{r7}
 800f7c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f7c8:	4b03      	ldr	r3, [pc, #12]	@ (800f7d8 <HAL_RCC_GetHCLKFreq+0x14>)
 800f7ca:	681b      	ldr	r3, [r3, #0]
}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d4:	4770      	bx	lr
 800f7d6:	bf00      	nop
 800f7d8:	20000008 	.word	0x20000008

0800f7dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f7e0:	f7ff fff0 	bl	800f7c4 <HAL_RCC_GetHCLKFreq>
 800f7e4:	4602      	mov	r2, r0
 800f7e6:	4b05      	ldr	r3, [pc, #20]	@ (800f7fc <HAL_RCC_GetPCLK1Freq+0x20>)
 800f7e8:	689b      	ldr	r3, [r3, #8]
 800f7ea:	0a9b      	lsrs	r3, r3, #10
 800f7ec:	f003 0307 	and.w	r3, r3, #7
 800f7f0:	4903      	ldr	r1, [pc, #12]	@ (800f800 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f7f2:	5ccb      	ldrb	r3, [r1, r3]
 800f7f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	bd80      	pop	{r7, pc}
 800f7fc:	40023800 	.word	0x40023800
 800f800:	08013e58 	.word	0x08013e58

0800f804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f804:	b580      	push	{r7, lr}
 800f806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f808:	f7ff ffdc 	bl	800f7c4 <HAL_RCC_GetHCLKFreq>
 800f80c:	4602      	mov	r2, r0
 800f80e:	4b05      	ldr	r3, [pc, #20]	@ (800f824 <HAL_RCC_GetPCLK2Freq+0x20>)
 800f810:	689b      	ldr	r3, [r3, #8]
 800f812:	0b5b      	lsrs	r3, r3, #13
 800f814:	f003 0307 	and.w	r3, r3, #7
 800f818:	4903      	ldr	r1, [pc, #12]	@ (800f828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f81a:	5ccb      	ldrb	r3, [r1, r3]
 800f81c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f820:	4618      	mov	r0, r3
 800f822:	bd80      	pop	{r7, pc}
 800f824:	40023800 	.word	0x40023800
 800f828:	08013e58 	.word	0x08013e58

0800f82c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f82c:	b480      	push	{r7}
 800f82e:	b083      	sub	sp, #12
 800f830:	af00      	add	r7, sp, #0
 800f832:	6078      	str	r0, [r7, #4]
 800f834:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	220f      	movs	r2, #15
 800f83a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f83c:	4b12      	ldr	r3, [pc, #72]	@ (800f888 <HAL_RCC_GetClockConfig+0x5c>)
 800f83e:	689b      	ldr	r3, [r3, #8]
 800f840:	f003 0203 	and.w	r2, r3, #3
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800f848:	4b0f      	ldr	r3, [pc, #60]	@ (800f888 <HAL_RCC_GetClockConfig+0x5c>)
 800f84a:	689b      	ldr	r3, [r3, #8]
 800f84c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800f854:	4b0c      	ldr	r3, [pc, #48]	@ (800f888 <HAL_RCC_GetClockConfig+0x5c>)
 800f856:	689b      	ldr	r3, [r3, #8]
 800f858:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800f860:	4b09      	ldr	r3, [pc, #36]	@ (800f888 <HAL_RCC_GetClockConfig+0x5c>)
 800f862:	689b      	ldr	r3, [r3, #8]
 800f864:	08db      	lsrs	r3, r3, #3
 800f866:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f86e:	4b07      	ldr	r3, [pc, #28]	@ (800f88c <HAL_RCC_GetClockConfig+0x60>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	f003 0207 	and.w	r2, r3, #7
 800f876:	683b      	ldr	r3, [r7, #0]
 800f878:	601a      	str	r2, [r3, #0]
}
 800f87a:	bf00      	nop
 800f87c:	370c      	adds	r7, #12
 800f87e:	46bd      	mov	sp, r7
 800f880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f884:	4770      	bx	lr
 800f886:	bf00      	nop
 800f888:	40023800 	.word	0x40023800
 800f88c:	40023c00 	.word	0x40023c00

0800f890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b082      	sub	sp, #8
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d101      	bne.n	800f8a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f89e:	2301      	movs	r3, #1
 800f8a0:	e041      	b.n	800f926 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f8a8:	b2db      	uxtb	r3, r3
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d106      	bne.n	800f8bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	2200      	movs	r2, #0
 800f8b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f8b6:	6878      	ldr	r0, [r7, #4]
 800f8b8:	f7fe fb26 	bl	800df08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	2202      	movs	r2, #2
 800f8c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681a      	ldr	r2, [r3, #0]
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	3304      	adds	r3, #4
 800f8cc:	4619      	mov	r1, r3
 800f8ce:	4610      	mov	r0, r2
 800f8d0:	f000 fa70 	bl	800fdb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	2201      	movs	r2, #1
 800f8d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	2201      	movs	r2, #1
 800f8e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2201      	movs	r2, #1
 800f8e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2201      	movs	r2, #1
 800f8f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	2201      	movs	r2, #1
 800f8f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	2201      	movs	r2, #1
 800f900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2201      	movs	r2, #1
 800f908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	2201      	movs	r2, #1
 800f910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	2201      	movs	r2, #1
 800f918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2201      	movs	r2, #1
 800f920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f924:	2300      	movs	r3, #0
}
 800f926:	4618      	mov	r0, r3
 800f928:	3708      	adds	r7, #8
 800f92a:	46bd      	mov	sp, r7
 800f92c:	bd80      	pop	{r7, pc}
	...

0800f930 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f930:	b480      	push	{r7}
 800f932:	b085      	sub	sp, #20
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f93e:	b2db      	uxtb	r3, r3
 800f940:	2b01      	cmp	r3, #1
 800f942:	d001      	beq.n	800f948 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f944:	2301      	movs	r3, #1
 800f946:	e044      	b.n	800f9d2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	2202      	movs	r2, #2
 800f94c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	68da      	ldr	r2, [r3, #12]
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	f042 0201 	orr.w	r2, r2, #1
 800f95e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	4a1e      	ldr	r2, [pc, #120]	@ (800f9e0 <HAL_TIM_Base_Start_IT+0xb0>)
 800f966:	4293      	cmp	r3, r2
 800f968:	d018      	beq.n	800f99c <HAL_TIM_Base_Start_IT+0x6c>
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f972:	d013      	beq.n	800f99c <HAL_TIM_Base_Start_IT+0x6c>
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	4a1a      	ldr	r2, [pc, #104]	@ (800f9e4 <HAL_TIM_Base_Start_IT+0xb4>)
 800f97a:	4293      	cmp	r3, r2
 800f97c:	d00e      	beq.n	800f99c <HAL_TIM_Base_Start_IT+0x6c>
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	4a19      	ldr	r2, [pc, #100]	@ (800f9e8 <HAL_TIM_Base_Start_IT+0xb8>)
 800f984:	4293      	cmp	r3, r2
 800f986:	d009      	beq.n	800f99c <HAL_TIM_Base_Start_IT+0x6c>
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	4a17      	ldr	r2, [pc, #92]	@ (800f9ec <HAL_TIM_Base_Start_IT+0xbc>)
 800f98e:	4293      	cmp	r3, r2
 800f990:	d004      	beq.n	800f99c <HAL_TIM_Base_Start_IT+0x6c>
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	4a16      	ldr	r2, [pc, #88]	@ (800f9f0 <HAL_TIM_Base_Start_IT+0xc0>)
 800f998:	4293      	cmp	r3, r2
 800f99a:	d111      	bne.n	800f9c0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	689b      	ldr	r3, [r3, #8]
 800f9a2:	f003 0307 	and.w	r3, r3, #7
 800f9a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	2b06      	cmp	r3, #6
 800f9ac:	d010      	beq.n	800f9d0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	681a      	ldr	r2, [r3, #0]
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	f042 0201 	orr.w	r2, r2, #1
 800f9bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f9be:	e007      	b.n	800f9d0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	681a      	ldr	r2, [r3, #0]
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	f042 0201 	orr.w	r2, r2, #1
 800f9ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f9d0:	2300      	movs	r3, #0
}
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	3714      	adds	r7, #20
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9dc:	4770      	bx	lr
 800f9de:	bf00      	nop
 800f9e0:	40010000 	.word	0x40010000
 800f9e4:	40000400 	.word	0x40000400
 800f9e8:	40000800 	.word	0x40000800
 800f9ec:	40000c00 	.word	0x40000c00
 800f9f0:	40014000 	.word	0x40014000

0800f9f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b084      	sub	sp, #16
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	68db      	ldr	r3, [r3, #12]
 800fa02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	691b      	ldr	r3, [r3, #16]
 800fa0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800fa0c:	68bb      	ldr	r3, [r7, #8]
 800fa0e:	f003 0302 	and.w	r3, r3, #2
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d020      	beq.n	800fa58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	f003 0302 	and.w	r3, r3, #2
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d01b      	beq.n	800fa58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	f06f 0202 	mvn.w	r2, #2
 800fa28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2201      	movs	r2, #1
 800fa2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	699b      	ldr	r3, [r3, #24]
 800fa36:	f003 0303 	and.w	r3, r3, #3
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d003      	beq.n	800fa46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fa3e:	6878      	ldr	r0, [r7, #4]
 800fa40:	f000 f999 	bl	800fd76 <HAL_TIM_IC_CaptureCallback>
 800fa44:	e005      	b.n	800fa52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fa46:	6878      	ldr	r0, [r7, #4]
 800fa48:	f000 f98b 	bl	800fd62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fa4c:	6878      	ldr	r0, [r7, #4]
 800fa4e:	f000 f99c 	bl	800fd8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	2200      	movs	r2, #0
 800fa56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	f003 0304 	and.w	r3, r3, #4
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d020      	beq.n	800faa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	f003 0304 	and.w	r3, r3, #4
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d01b      	beq.n	800faa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	f06f 0204 	mvn.w	r2, #4
 800fa74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	2202      	movs	r2, #2
 800fa7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	699b      	ldr	r3, [r3, #24]
 800fa82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d003      	beq.n	800fa92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fa8a:	6878      	ldr	r0, [r7, #4]
 800fa8c:	f000 f973 	bl	800fd76 <HAL_TIM_IC_CaptureCallback>
 800fa90:	e005      	b.n	800fa9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	f000 f965 	bl	800fd62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fa98:	6878      	ldr	r0, [r7, #4]
 800fa9a:	f000 f976 	bl	800fd8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	2200      	movs	r2, #0
 800faa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800faa4:	68bb      	ldr	r3, [r7, #8]
 800faa6:	f003 0308 	and.w	r3, r3, #8
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d020      	beq.n	800faf0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	f003 0308 	and.w	r3, r3, #8
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d01b      	beq.n	800faf0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	f06f 0208 	mvn.w	r2, #8
 800fac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	2204      	movs	r2, #4
 800fac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	69db      	ldr	r3, [r3, #28]
 800face:	f003 0303 	and.w	r3, r3, #3
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d003      	beq.n	800fade <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fad6:	6878      	ldr	r0, [r7, #4]
 800fad8:	f000 f94d 	bl	800fd76 <HAL_TIM_IC_CaptureCallback>
 800fadc:	e005      	b.n	800faea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fade:	6878      	ldr	r0, [r7, #4]
 800fae0:	f000 f93f 	bl	800fd62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fae4:	6878      	ldr	r0, [r7, #4]
 800fae6:	f000 f950 	bl	800fd8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	2200      	movs	r2, #0
 800faee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800faf0:	68bb      	ldr	r3, [r7, #8]
 800faf2:	f003 0310 	and.w	r3, r3, #16
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d020      	beq.n	800fb3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	f003 0310 	and.w	r3, r3, #16
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d01b      	beq.n	800fb3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	f06f 0210 	mvn.w	r2, #16
 800fb0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	2208      	movs	r2, #8
 800fb12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	69db      	ldr	r3, [r3, #28]
 800fb1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d003      	beq.n	800fb2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fb22:	6878      	ldr	r0, [r7, #4]
 800fb24:	f000 f927 	bl	800fd76 <HAL_TIM_IC_CaptureCallback>
 800fb28:	e005      	b.n	800fb36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fb2a:	6878      	ldr	r0, [r7, #4]
 800fb2c:	f000 f919 	bl	800fd62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fb30:	6878      	ldr	r0, [r7, #4]
 800fb32:	f000 f92a 	bl	800fd8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	2200      	movs	r2, #0
 800fb3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800fb3c:	68bb      	ldr	r3, [r7, #8]
 800fb3e:	f003 0301 	and.w	r3, r3, #1
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d00c      	beq.n	800fb60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	f003 0301 	and.w	r3, r3, #1
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d007      	beq.n	800fb60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	f06f 0201 	mvn.w	r2, #1
 800fb58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f7fe f89e 	bl	800dc9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d00c      	beq.n	800fb84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d007      	beq.n	800fb84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800fb7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fb7e:	6878      	ldr	r0, [r7, #4]
 800fb80:	f000 fab6 	bl	80100f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800fb84:	68bb      	ldr	r3, [r7, #8]
 800fb86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d00c      	beq.n	800fba8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d007      	beq.n	800fba8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800fba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f000 f8fb 	bl	800fd9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800fba8:	68bb      	ldr	r3, [r7, #8]
 800fbaa:	f003 0320 	and.w	r3, r3, #32
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d00c      	beq.n	800fbcc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	f003 0320 	and.w	r3, r3, #32
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d007      	beq.n	800fbcc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	f06f 0220 	mvn.w	r2, #32
 800fbc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fbc6:	6878      	ldr	r0, [r7, #4]
 800fbc8:	f000 fa88 	bl	80100dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fbcc:	bf00      	nop
 800fbce:	3710      	adds	r7, #16
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	bd80      	pop	{r7, pc}

0800fbd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fbd4:	b580      	push	{r7, lr}
 800fbd6:	b084      	sub	sp, #16
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
 800fbdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fbde:	2300      	movs	r3, #0
 800fbe0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fbe8:	2b01      	cmp	r3, #1
 800fbea:	d101      	bne.n	800fbf0 <HAL_TIM_ConfigClockSource+0x1c>
 800fbec:	2302      	movs	r3, #2
 800fbee:	e0b4      	b.n	800fd5a <HAL_TIM_ConfigClockSource+0x186>
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	2201      	movs	r2, #1
 800fbf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2202      	movs	r2, #2
 800fbfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	689b      	ldr	r3, [r3, #8]
 800fc06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fc08:	68bb      	ldr	r3, [r7, #8]
 800fc0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800fc0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fc10:	68bb      	ldr	r3, [r7, #8]
 800fc12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fc16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	68ba      	ldr	r2, [r7, #8]
 800fc1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fc20:	683b      	ldr	r3, [r7, #0]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc28:	d03e      	beq.n	800fca8 <HAL_TIM_ConfigClockSource+0xd4>
 800fc2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc2e:	f200 8087 	bhi.w	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc36:	f000 8086 	beq.w	800fd46 <HAL_TIM_ConfigClockSource+0x172>
 800fc3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc3e:	d87f      	bhi.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc40:	2b70      	cmp	r3, #112	@ 0x70
 800fc42:	d01a      	beq.n	800fc7a <HAL_TIM_ConfigClockSource+0xa6>
 800fc44:	2b70      	cmp	r3, #112	@ 0x70
 800fc46:	d87b      	bhi.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc48:	2b60      	cmp	r3, #96	@ 0x60
 800fc4a:	d050      	beq.n	800fcee <HAL_TIM_ConfigClockSource+0x11a>
 800fc4c:	2b60      	cmp	r3, #96	@ 0x60
 800fc4e:	d877      	bhi.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc50:	2b50      	cmp	r3, #80	@ 0x50
 800fc52:	d03c      	beq.n	800fcce <HAL_TIM_ConfigClockSource+0xfa>
 800fc54:	2b50      	cmp	r3, #80	@ 0x50
 800fc56:	d873      	bhi.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc58:	2b40      	cmp	r3, #64	@ 0x40
 800fc5a:	d058      	beq.n	800fd0e <HAL_TIM_ConfigClockSource+0x13a>
 800fc5c:	2b40      	cmp	r3, #64	@ 0x40
 800fc5e:	d86f      	bhi.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc60:	2b30      	cmp	r3, #48	@ 0x30
 800fc62:	d064      	beq.n	800fd2e <HAL_TIM_ConfigClockSource+0x15a>
 800fc64:	2b30      	cmp	r3, #48	@ 0x30
 800fc66:	d86b      	bhi.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc68:	2b20      	cmp	r3, #32
 800fc6a:	d060      	beq.n	800fd2e <HAL_TIM_ConfigClockSource+0x15a>
 800fc6c:	2b20      	cmp	r3, #32
 800fc6e:	d867      	bhi.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d05c      	beq.n	800fd2e <HAL_TIM_ConfigClockSource+0x15a>
 800fc74:	2b10      	cmp	r3, #16
 800fc76:	d05a      	beq.n	800fd2e <HAL_TIM_ConfigClockSource+0x15a>
 800fc78:	e062      	b.n	800fd40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fc82:	683b      	ldr	r3, [r7, #0]
 800fc84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fc8a:	f000 f999 	bl	800ffc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	689b      	ldr	r3, [r3, #8]
 800fc94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800fc9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	68ba      	ldr	r2, [r7, #8]
 800fca4:	609a      	str	r2, [r3, #8]
      break;
 800fca6:	e04f      	b.n	800fd48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fcb0:	683b      	ldr	r3, [r7, #0]
 800fcb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fcb8:	f000 f982 	bl	800ffc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	689a      	ldr	r2, [r3, #8]
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fcca:	609a      	str	r2, [r3, #8]
      break;
 800fccc:	e03c      	b.n	800fd48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fcd6:	683b      	ldr	r3, [r7, #0]
 800fcd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fcda:	461a      	mov	r2, r3
 800fcdc:	f000 f8f6 	bl	800fecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	2150      	movs	r1, #80	@ 0x50
 800fce6:	4618      	mov	r0, r3
 800fce8:	f000 f94f 	bl	800ff8a <TIM_ITRx_SetConfig>
      break;
 800fcec:	e02c      	b.n	800fd48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fcf2:	683b      	ldr	r3, [r7, #0]
 800fcf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fcf6:	683b      	ldr	r3, [r7, #0]
 800fcf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fcfa:	461a      	mov	r2, r3
 800fcfc:	f000 f915 	bl	800ff2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	2160      	movs	r1, #96	@ 0x60
 800fd06:	4618      	mov	r0, r3
 800fd08:	f000 f93f 	bl	800ff8a <TIM_ITRx_SetConfig>
      break;
 800fd0c:	e01c      	b.n	800fd48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fd12:	683b      	ldr	r3, [r7, #0]
 800fd14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fd1a:	461a      	mov	r2, r3
 800fd1c:	f000 f8d6 	bl	800fecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	2140      	movs	r1, #64	@ 0x40
 800fd26:	4618      	mov	r0, r3
 800fd28:	f000 f92f 	bl	800ff8a <TIM_ITRx_SetConfig>
      break;
 800fd2c:	e00c      	b.n	800fd48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681a      	ldr	r2, [r3, #0]
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	4619      	mov	r1, r3
 800fd38:	4610      	mov	r0, r2
 800fd3a:	f000 f926 	bl	800ff8a <TIM_ITRx_SetConfig>
      break;
 800fd3e:	e003      	b.n	800fd48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800fd40:	2301      	movs	r3, #1
 800fd42:	73fb      	strb	r3, [r7, #15]
      break;
 800fd44:	e000      	b.n	800fd48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800fd46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	2201      	movs	r2, #1
 800fd4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	2200      	movs	r2, #0
 800fd54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fd58:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	3710      	adds	r7, #16
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}

0800fd62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fd62:	b480      	push	{r7}
 800fd64:	b083      	sub	sp, #12
 800fd66:	af00      	add	r7, sp, #0
 800fd68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fd6a:	bf00      	nop
 800fd6c:	370c      	adds	r7, #12
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd74:	4770      	bx	lr

0800fd76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fd76:	b480      	push	{r7}
 800fd78:	b083      	sub	sp, #12
 800fd7a:	af00      	add	r7, sp, #0
 800fd7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fd7e:	bf00      	nop
 800fd80:	370c      	adds	r7, #12
 800fd82:	46bd      	mov	sp, r7
 800fd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd88:	4770      	bx	lr

0800fd8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fd8a:	b480      	push	{r7}
 800fd8c:	b083      	sub	sp, #12
 800fd8e:	af00      	add	r7, sp, #0
 800fd90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fd92:	bf00      	nop
 800fd94:	370c      	adds	r7, #12
 800fd96:	46bd      	mov	sp, r7
 800fd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9c:	4770      	bx	lr

0800fd9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fd9e:	b480      	push	{r7}
 800fda0:	b083      	sub	sp, #12
 800fda2:	af00      	add	r7, sp, #0
 800fda4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fda6:	bf00      	nop
 800fda8:	370c      	adds	r7, #12
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb0:	4770      	bx	lr
	...

0800fdb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fdb4:	b480      	push	{r7}
 800fdb6:	b085      	sub	sp, #20
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	6078      	str	r0, [r7, #4]
 800fdbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	4a3a      	ldr	r2, [pc, #232]	@ (800feb0 <TIM_Base_SetConfig+0xfc>)
 800fdc8:	4293      	cmp	r3, r2
 800fdca:	d00f      	beq.n	800fdec <TIM_Base_SetConfig+0x38>
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fdd2:	d00b      	beq.n	800fdec <TIM_Base_SetConfig+0x38>
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	4a37      	ldr	r2, [pc, #220]	@ (800feb4 <TIM_Base_SetConfig+0x100>)
 800fdd8:	4293      	cmp	r3, r2
 800fdda:	d007      	beq.n	800fdec <TIM_Base_SetConfig+0x38>
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	4a36      	ldr	r2, [pc, #216]	@ (800feb8 <TIM_Base_SetConfig+0x104>)
 800fde0:	4293      	cmp	r3, r2
 800fde2:	d003      	beq.n	800fdec <TIM_Base_SetConfig+0x38>
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	4a35      	ldr	r2, [pc, #212]	@ (800febc <TIM_Base_SetConfig+0x108>)
 800fde8:	4293      	cmp	r3, r2
 800fdea:	d108      	bne.n	800fdfe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fdf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	685b      	ldr	r3, [r3, #4]
 800fdf8:	68fa      	ldr	r2, [r7, #12]
 800fdfa:	4313      	orrs	r3, r2
 800fdfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	4a2b      	ldr	r2, [pc, #172]	@ (800feb0 <TIM_Base_SetConfig+0xfc>)
 800fe02:	4293      	cmp	r3, r2
 800fe04:	d01b      	beq.n	800fe3e <TIM_Base_SetConfig+0x8a>
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe0c:	d017      	beq.n	800fe3e <TIM_Base_SetConfig+0x8a>
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	4a28      	ldr	r2, [pc, #160]	@ (800feb4 <TIM_Base_SetConfig+0x100>)
 800fe12:	4293      	cmp	r3, r2
 800fe14:	d013      	beq.n	800fe3e <TIM_Base_SetConfig+0x8a>
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	4a27      	ldr	r2, [pc, #156]	@ (800feb8 <TIM_Base_SetConfig+0x104>)
 800fe1a:	4293      	cmp	r3, r2
 800fe1c:	d00f      	beq.n	800fe3e <TIM_Base_SetConfig+0x8a>
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	4a26      	ldr	r2, [pc, #152]	@ (800febc <TIM_Base_SetConfig+0x108>)
 800fe22:	4293      	cmp	r3, r2
 800fe24:	d00b      	beq.n	800fe3e <TIM_Base_SetConfig+0x8a>
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	4a25      	ldr	r2, [pc, #148]	@ (800fec0 <TIM_Base_SetConfig+0x10c>)
 800fe2a:	4293      	cmp	r3, r2
 800fe2c:	d007      	beq.n	800fe3e <TIM_Base_SetConfig+0x8a>
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	4a24      	ldr	r2, [pc, #144]	@ (800fec4 <TIM_Base_SetConfig+0x110>)
 800fe32:	4293      	cmp	r3, r2
 800fe34:	d003      	beq.n	800fe3e <TIM_Base_SetConfig+0x8a>
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	4a23      	ldr	r2, [pc, #140]	@ (800fec8 <TIM_Base_SetConfig+0x114>)
 800fe3a:	4293      	cmp	r3, r2
 800fe3c:	d108      	bne.n	800fe50 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fe44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fe46:	683b      	ldr	r3, [r7, #0]
 800fe48:	68db      	ldr	r3, [r3, #12]
 800fe4a:	68fa      	ldr	r2, [r7, #12]
 800fe4c:	4313      	orrs	r3, r2
 800fe4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fe56:	683b      	ldr	r3, [r7, #0]
 800fe58:	695b      	ldr	r3, [r3, #20]
 800fe5a:	4313      	orrs	r3, r2
 800fe5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	68fa      	ldr	r2, [r7, #12]
 800fe62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	689a      	ldr	r2, [r3, #8]
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	681a      	ldr	r2, [r3, #0]
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	4a0e      	ldr	r2, [pc, #56]	@ (800feb0 <TIM_Base_SetConfig+0xfc>)
 800fe78:	4293      	cmp	r3, r2
 800fe7a:	d103      	bne.n	800fe84 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fe7c:	683b      	ldr	r3, [r7, #0]
 800fe7e:	691a      	ldr	r2, [r3, #16]
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	2201      	movs	r2, #1
 800fe88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	691b      	ldr	r3, [r3, #16]
 800fe8e:	f003 0301 	and.w	r3, r3, #1
 800fe92:	2b01      	cmp	r3, #1
 800fe94:	d105      	bne.n	800fea2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	691b      	ldr	r3, [r3, #16]
 800fe9a:	f023 0201 	bic.w	r2, r3, #1
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	611a      	str	r2, [r3, #16]
  }
}
 800fea2:	bf00      	nop
 800fea4:	3714      	adds	r7, #20
 800fea6:	46bd      	mov	sp, r7
 800fea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feac:	4770      	bx	lr
 800feae:	bf00      	nop
 800feb0:	40010000 	.word	0x40010000
 800feb4:	40000400 	.word	0x40000400
 800feb8:	40000800 	.word	0x40000800
 800febc:	40000c00 	.word	0x40000c00
 800fec0:	40014000 	.word	0x40014000
 800fec4:	40014400 	.word	0x40014400
 800fec8:	40014800 	.word	0x40014800

0800fecc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fecc:	b480      	push	{r7}
 800fece:	b087      	sub	sp, #28
 800fed0:	af00      	add	r7, sp, #0
 800fed2:	60f8      	str	r0, [r7, #12]
 800fed4:	60b9      	str	r1, [r7, #8]
 800fed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	6a1b      	ldr	r3, [r3, #32]
 800fedc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	6a1b      	ldr	r3, [r3, #32]
 800fee2:	f023 0201 	bic.w	r2, r3, #1
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	699b      	ldr	r3, [r3, #24]
 800feee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fef0:	693b      	ldr	r3, [r7, #16]
 800fef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	011b      	lsls	r3, r3, #4
 800fefc:	693a      	ldr	r2, [r7, #16]
 800fefe:	4313      	orrs	r3, r2
 800ff00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ff02:	697b      	ldr	r3, [r7, #20]
 800ff04:	f023 030a 	bic.w	r3, r3, #10
 800ff08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ff0a:	697a      	ldr	r2, [r7, #20]
 800ff0c:	68bb      	ldr	r3, [r7, #8]
 800ff0e:	4313      	orrs	r3, r2
 800ff10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	693a      	ldr	r2, [r7, #16]
 800ff16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	697a      	ldr	r2, [r7, #20]
 800ff1c:	621a      	str	r2, [r3, #32]
}
 800ff1e:	bf00      	nop
 800ff20:	371c      	adds	r7, #28
 800ff22:	46bd      	mov	sp, r7
 800ff24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff28:	4770      	bx	lr

0800ff2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ff2a:	b480      	push	{r7}
 800ff2c:	b087      	sub	sp, #28
 800ff2e:	af00      	add	r7, sp, #0
 800ff30:	60f8      	str	r0, [r7, #12]
 800ff32:	60b9      	str	r1, [r7, #8]
 800ff34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	6a1b      	ldr	r3, [r3, #32]
 800ff3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	6a1b      	ldr	r3, [r3, #32]
 800ff40:	f023 0210 	bic.w	r2, r3, #16
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	699b      	ldr	r3, [r3, #24]
 800ff4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ff4e:	693b      	ldr	r3, [r7, #16]
 800ff50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ff54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	031b      	lsls	r3, r3, #12
 800ff5a:	693a      	ldr	r2, [r7, #16]
 800ff5c:	4313      	orrs	r3, r2
 800ff5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ff60:	697b      	ldr	r3, [r7, #20]
 800ff62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ff66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ff68:	68bb      	ldr	r3, [r7, #8]
 800ff6a:	011b      	lsls	r3, r3, #4
 800ff6c:	697a      	ldr	r2, [r7, #20]
 800ff6e:	4313      	orrs	r3, r2
 800ff70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	693a      	ldr	r2, [r7, #16]
 800ff76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	697a      	ldr	r2, [r7, #20]
 800ff7c:	621a      	str	r2, [r3, #32]
}
 800ff7e:	bf00      	nop
 800ff80:	371c      	adds	r7, #28
 800ff82:	46bd      	mov	sp, r7
 800ff84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff88:	4770      	bx	lr

0800ff8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ff8a:	b480      	push	{r7}
 800ff8c:	b085      	sub	sp, #20
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	6078      	str	r0, [r7, #4]
 800ff92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	689b      	ldr	r3, [r3, #8]
 800ff98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ffa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ffa2:	683a      	ldr	r2, [r7, #0]
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	4313      	orrs	r3, r2
 800ffa8:	f043 0307 	orr.w	r3, r3, #7
 800ffac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	68fa      	ldr	r2, [r7, #12]
 800ffb2:	609a      	str	r2, [r3, #8]
}
 800ffb4:	bf00      	nop
 800ffb6:	3714      	adds	r7, #20
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffbe:	4770      	bx	lr

0800ffc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ffc0:	b480      	push	{r7}
 800ffc2:	b087      	sub	sp, #28
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	60f8      	str	r0, [r7, #12]
 800ffc8:	60b9      	str	r1, [r7, #8]
 800ffca:	607a      	str	r2, [r7, #4]
 800ffcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	689b      	ldr	r3, [r3, #8]
 800ffd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ffd4:	697b      	ldr	r3, [r7, #20]
 800ffd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ffda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	021a      	lsls	r2, r3, #8
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	431a      	orrs	r2, r3
 800ffe4:	68bb      	ldr	r3, [r7, #8]
 800ffe6:	4313      	orrs	r3, r2
 800ffe8:	697a      	ldr	r2, [r7, #20]
 800ffea:	4313      	orrs	r3, r2
 800ffec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	697a      	ldr	r2, [r7, #20]
 800fff2:	609a      	str	r2, [r3, #8]
}
 800fff4:	bf00      	nop
 800fff6:	371c      	adds	r7, #28
 800fff8:	46bd      	mov	sp, r7
 800fffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffe:	4770      	bx	lr

08010000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010000:	b480      	push	{r7}
 8010002:	b085      	sub	sp, #20
 8010004:	af00      	add	r7, sp, #0
 8010006:	6078      	str	r0, [r7, #4]
 8010008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010010:	2b01      	cmp	r3, #1
 8010012:	d101      	bne.n	8010018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010014:	2302      	movs	r3, #2
 8010016:	e050      	b.n	80100ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	2201      	movs	r2, #1
 801001c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	2202      	movs	r2, #2
 8010024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	685b      	ldr	r3, [r3, #4]
 801002e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	689b      	ldr	r3, [r3, #8]
 8010036:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801003e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010040:	683b      	ldr	r3, [r7, #0]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	68fa      	ldr	r2, [r7, #12]
 8010046:	4313      	orrs	r3, r2
 8010048:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	68fa      	ldr	r2, [r7, #12]
 8010050:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	4a1c      	ldr	r2, [pc, #112]	@ (80100c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8010058:	4293      	cmp	r3, r2
 801005a:	d018      	beq.n	801008e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010064:	d013      	beq.n	801008e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	4a18      	ldr	r2, [pc, #96]	@ (80100cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801006c:	4293      	cmp	r3, r2
 801006e:	d00e      	beq.n	801008e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	4a16      	ldr	r2, [pc, #88]	@ (80100d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8010076:	4293      	cmp	r3, r2
 8010078:	d009      	beq.n	801008e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	4a15      	ldr	r2, [pc, #84]	@ (80100d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8010080:	4293      	cmp	r3, r2
 8010082:	d004      	beq.n	801008e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	4a13      	ldr	r2, [pc, #76]	@ (80100d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 801008a:	4293      	cmp	r3, r2
 801008c:	d10c      	bne.n	80100a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801008e:	68bb      	ldr	r3, [r7, #8]
 8010090:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010094:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010096:	683b      	ldr	r3, [r7, #0]
 8010098:	685b      	ldr	r3, [r3, #4]
 801009a:	68ba      	ldr	r2, [r7, #8]
 801009c:	4313      	orrs	r3, r2
 801009e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	68ba      	ldr	r2, [r7, #8]
 80100a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	2201      	movs	r2, #1
 80100ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	2200      	movs	r2, #0
 80100b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80100b8:	2300      	movs	r3, #0
}
 80100ba:	4618      	mov	r0, r3
 80100bc:	3714      	adds	r7, #20
 80100be:	46bd      	mov	sp, r7
 80100c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c4:	4770      	bx	lr
 80100c6:	bf00      	nop
 80100c8:	40010000 	.word	0x40010000
 80100cc:	40000400 	.word	0x40000400
 80100d0:	40000800 	.word	0x40000800
 80100d4:	40000c00 	.word	0x40000c00
 80100d8:	40014000 	.word	0x40014000

080100dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80100dc:	b480      	push	{r7}
 80100de:	b083      	sub	sp, #12
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80100e4:	bf00      	nop
 80100e6:	370c      	adds	r7, #12
 80100e8:	46bd      	mov	sp, r7
 80100ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ee:	4770      	bx	lr

080100f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80100f0:	b480      	push	{r7}
 80100f2:	b083      	sub	sp, #12
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80100f8:	bf00      	nop
 80100fa:	370c      	adds	r7, #12
 80100fc:	46bd      	mov	sp, r7
 80100fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010102:	4770      	bx	lr

08010104 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b082      	sub	sp, #8
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	2b00      	cmp	r3, #0
 8010110:	d101      	bne.n	8010116 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010112:	2301      	movs	r3, #1
 8010114:	e042      	b.n	801019c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801011c:	b2db      	uxtb	r3, r3
 801011e:	2b00      	cmp	r3, #0
 8010120:	d106      	bne.n	8010130 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	2200      	movs	r2, #0
 8010126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801012a:	6878      	ldr	r0, [r7, #4]
 801012c:	f7fd ff0e 	bl	800df4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2224      	movs	r2, #36	@ 0x24
 8010134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	68da      	ldr	r2, [r3, #12]
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010146:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010148:	6878      	ldr	r0, [r7, #4]
 801014a:	f000 fa09 	bl	8010560 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	691a      	ldr	r2, [r3, #16]
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801015c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	695a      	ldr	r2, [r3, #20]
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801016c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	68da      	ldr	r2, [r3, #12]
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801017c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	2200      	movs	r2, #0
 8010182:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2220      	movs	r2, #32
 8010188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	2220      	movs	r2, #32
 8010190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2200      	movs	r2, #0
 8010198:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 801019a:	2300      	movs	r3, #0
}
 801019c:	4618      	mov	r0, r3
 801019e:	3708      	adds	r7, #8
 80101a0:	46bd      	mov	sp, r7
 80101a2:	bd80      	pop	{r7, pc}

080101a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b08a      	sub	sp, #40	@ 0x28
 80101a8:	af02      	add	r7, sp, #8
 80101aa:	60f8      	str	r0, [r7, #12]
 80101ac:	60b9      	str	r1, [r7, #8]
 80101ae:	603b      	str	r3, [r7, #0]
 80101b0:	4613      	mov	r3, r2
 80101b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80101b4:	2300      	movs	r3, #0
 80101b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80101be:	b2db      	uxtb	r3, r3
 80101c0:	2b20      	cmp	r3, #32
 80101c2:	d175      	bne.n	80102b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80101c4:	68bb      	ldr	r3, [r7, #8]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d002      	beq.n	80101d0 <HAL_UART_Transmit+0x2c>
 80101ca:	88fb      	ldrh	r3, [r7, #6]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d101      	bne.n	80101d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80101d0:	2301      	movs	r3, #1
 80101d2:	e06e      	b.n	80102b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	2200      	movs	r2, #0
 80101d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	2221      	movs	r2, #33	@ 0x21
 80101de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80101e2:	f7fe f881 	bl	800e2e8 <HAL_GetTick>
 80101e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	88fa      	ldrh	r2, [r7, #6]
 80101ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	88fa      	ldrh	r2, [r7, #6]
 80101f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	689b      	ldr	r3, [r3, #8]
 80101f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101fc:	d108      	bne.n	8010210 <HAL_UART_Transmit+0x6c>
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	691b      	ldr	r3, [r3, #16]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d104      	bne.n	8010210 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010206:	2300      	movs	r3, #0
 8010208:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801020a:	68bb      	ldr	r3, [r7, #8]
 801020c:	61bb      	str	r3, [r7, #24]
 801020e:	e003      	b.n	8010218 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010210:	68bb      	ldr	r3, [r7, #8]
 8010212:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010214:	2300      	movs	r3, #0
 8010216:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010218:	e02e      	b.n	8010278 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	9300      	str	r3, [sp, #0]
 801021e:	697b      	ldr	r3, [r7, #20]
 8010220:	2200      	movs	r2, #0
 8010222:	2180      	movs	r1, #128	@ 0x80
 8010224:	68f8      	ldr	r0, [r7, #12]
 8010226:	f000 f8df 	bl	80103e8 <UART_WaitOnFlagUntilTimeout>
 801022a:	4603      	mov	r3, r0
 801022c:	2b00      	cmp	r3, #0
 801022e:	d005      	beq.n	801023c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	2220      	movs	r2, #32
 8010234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8010238:	2303      	movs	r3, #3
 801023a:	e03a      	b.n	80102b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 801023c:	69fb      	ldr	r3, [r7, #28]
 801023e:	2b00      	cmp	r3, #0
 8010240:	d10b      	bne.n	801025a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010242:	69bb      	ldr	r3, [r7, #24]
 8010244:	881b      	ldrh	r3, [r3, #0]
 8010246:	461a      	mov	r2, r3
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010250:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8010252:	69bb      	ldr	r3, [r7, #24]
 8010254:	3302      	adds	r3, #2
 8010256:	61bb      	str	r3, [r7, #24]
 8010258:	e007      	b.n	801026a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 801025a:	69fb      	ldr	r3, [r7, #28]
 801025c:	781a      	ldrb	r2, [r3, #0]
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8010264:	69fb      	ldr	r3, [r7, #28]
 8010266:	3301      	adds	r3, #1
 8010268:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 801026e:	b29b      	uxth	r3, r3
 8010270:	3b01      	subs	r3, #1
 8010272:	b29a      	uxth	r2, r3
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 801027c:	b29b      	uxth	r3, r3
 801027e:	2b00      	cmp	r3, #0
 8010280:	d1cb      	bne.n	801021a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010282:	683b      	ldr	r3, [r7, #0]
 8010284:	9300      	str	r3, [sp, #0]
 8010286:	697b      	ldr	r3, [r7, #20]
 8010288:	2200      	movs	r2, #0
 801028a:	2140      	movs	r1, #64	@ 0x40
 801028c:	68f8      	ldr	r0, [r7, #12]
 801028e:	f000 f8ab 	bl	80103e8 <UART_WaitOnFlagUntilTimeout>
 8010292:	4603      	mov	r3, r0
 8010294:	2b00      	cmp	r3, #0
 8010296:	d005      	beq.n	80102a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	2220      	movs	r2, #32
 801029c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80102a0:	2303      	movs	r3, #3
 80102a2:	e006      	b.n	80102b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	2220      	movs	r2, #32
 80102a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80102ac:	2300      	movs	r3, #0
 80102ae:	e000      	b.n	80102b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80102b0:	2302      	movs	r3, #2
  }
}
 80102b2:	4618      	mov	r0, r3
 80102b4:	3720      	adds	r7, #32
 80102b6:	46bd      	mov	sp, r7
 80102b8:	bd80      	pop	{r7, pc}

080102ba <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80102ba:	b580      	push	{r7, lr}
 80102bc:	b08a      	sub	sp, #40	@ 0x28
 80102be:	af02      	add	r7, sp, #8
 80102c0:	60f8      	str	r0, [r7, #12]
 80102c2:	60b9      	str	r1, [r7, #8]
 80102c4:	603b      	str	r3, [r7, #0]
 80102c6:	4613      	mov	r3, r2
 80102c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80102ca:	2300      	movs	r3, #0
 80102cc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80102d4:	b2db      	uxtb	r3, r3
 80102d6:	2b20      	cmp	r3, #32
 80102d8:	f040 8081 	bne.w	80103de <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80102dc:	68bb      	ldr	r3, [r7, #8]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d002      	beq.n	80102e8 <HAL_UART_Receive+0x2e>
 80102e2:	88fb      	ldrh	r3, [r7, #6]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d101      	bne.n	80102ec <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80102e8:	2301      	movs	r3, #1
 80102ea:	e079      	b.n	80103e0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	2200      	movs	r2, #0
 80102f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	2222      	movs	r2, #34	@ 0x22
 80102f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	2200      	movs	r2, #0
 80102fe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010300:	f7fd fff2 	bl	800e2e8 <HAL_GetTick>
 8010304:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	88fa      	ldrh	r2, [r7, #6]
 801030a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	88fa      	ldrh	r2, [r7, #6]
 8010310:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	689b      	ldr	r3, [r3, #8]
 8010316:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801031a:	d108      	bne.n	801032e <HAL_UART_Receive+0x74>
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	691b      	ldr	r3, [r3, #16]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d104      	bne.n	801032e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8010324:	2300      	movs	r3, #0
 8010326:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8010328:	68bb      	ldr	r3, [r7, #8]
 801032a:	61bb      	str	r3, [r7, #24]
 801032c:	e003      	b.n	8010336 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 801032e:	68bb      	ldr	r3, [r7, #8]
 8010330:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010332:	2300      	movs	r3, #0
 8010334:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8010336:	e047      	b.n	80103c8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010338:	683b      	ldr	r3, [r7, #0]
 801033a:	9300      	str	r3, [sp, #0]
 801033c:	697b      	ldr	r3, [r7, #20]
 801033e:	2200      	movs	r2, #0
 8010340:	2120      	movs	r1, #32
 8010342:	68f8      	ldr	r0, [r7, #12]
 8010344:	f000 f850 	bl	80103e8 <UART_WaitOnFlagUntilTimeout>
 8010348:	4603      	mov	r3, r0
 801034a:	2b00      	cmp	r3, #0
 801034c:	d005      	beq.n	801035a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	2220      	movs	r2, #32
 8010352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8010356:	2303      	movs	r3, #3
 8010358:	e042      	b.n	80103e0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 801035a:	69fb      	ldr	r3, [r7, #28]
 801035c:	2b00      	cmp	r3, #0
 801035e:	d10c      	bne.n	801037a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	685b      	ldr	r3, [r3, #4]
 8010366:	b29b      	uxth	r3, r3
 8010368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801036c:	b29a      	uxth	r2, r3
 801036e:	69bb      	ldr	r3, [r7, #24]
 8010370:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8010372:	69bb      	ldr	r3, [r7, #24]
 8010374:	3302      	adds	r3, #2
 8010376:	61bb      	str	r3, [r7, #24]
 8010378:	e01f      	b.n	80103ba <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	689b      	ldr	r3, [r3, #8]
 801037e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010382:	d007      	beq.n	8010394 <HAL_UART_Receive+0xda>
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	689b      	ldr	r3, [r3, #8]
 8010388:	2b00      	cmp	r3, #0
 801038a:	d10a      	bne.n	80103a2 <HAL_UART_Receive+0xe8>
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	691b      	ldr	r3, [r3, #16]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d106      	bne.n	80103a2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	685b      	ldr	r3, [r3, #4]
 801039a:	b2da      	uxtb	r2, r3
 801039c:	69fb      	ldr	r3, [r7, #28]
 801039e:	701a      	strb	r2, [r3, #0]
 80103a0:	e008      	b.n	80103b4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	685b      	ldr	r3, [r3, #4]
 80103a8:	b2db      	uxtb	r3, r3
 80103aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80103ae:	b2da      	uxtb	r2, r3
 80103b0:	69fb      	ldr	r3, [r7, #28]
 80103b2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80103b4:	69fb      	ldr	r3, [r7, #28]
 80103b6:	3301      	adds	r3, #1
 80103b8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80103be:	b29b      	uxth	r3, r3
 80103c0:	3b01      	subs	r3, #1
 80103c2:	b29a      	uxth	r2, r3
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80103cc:	b29b      	uxth	r3, r3
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d1b2      	bne.n	8010338 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	2220      	movs	r2, #32
 80103d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80103da:	2300      	movs	r3, #0
 80103dc:	e000      	b.n	80103e0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80103de:	2302      	movs	r3, #2
  }
}
 80103e0:	4618      	mov	r0, r3
 80103e2:	3720      	adds	r7, #32
 80103e4:	46bd      	mov	sp, r7
 80103e6:	bd80      	pop	{r7, pc}

080103e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b086      	sub	sp, #24
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	60f8      	str	r0, [r7, #12]
 80103f0:	60b9      	str	r1, [r7, #8]
 80103f2:	603b      	str	r3, [r7, #0]
 80103f4:	4613      	mov	r3, r2
 80103f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80103f8:	e03b      	b.n	8010472 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80103fa:	6a3b      	ldr	r3, [r7, #32]
 80103fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010400:	d037      	beq.n	8010472 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010402:	f7fd ff71 	bl	800e2e8 <HAL_GetTick>
 8010406:	4602      	mov	r2, r0
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	1ad3      	subs	r3, r2, r3
 801040c:	6a3a      	ldr	r2, [r7, #32]
 801040e:	429a      	cmp	r2, r3
 8010410:	d302      	bcc.n	8010418 <UART_WaitOnFlagUntilTimeout+0x30>
 8010412:	6a3b      	ldr	r3, [r7, #32]
 8010414:	2b00      	cmp	r3, #0
 8010416:	d101      	bne.n	801041c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010418:	2303      	movs	r3, #3
 801041a:	e03a      	b.n	8010492 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	68db      	ldr	r3, [r3, #12]
 8010422:	f003 0304 	and.w	r3, r3, #4
 8010426:	2b00      	cmp	r3, #0
 8010428:	d023      	beq.n	8010472 <UART_WaitOnFlagUntilTimeout+0x8a>
 801042a:	68bb      	ldr	r3, [r7, #8]
 801042c:	2b80      	cmp	r3, #128	@ 0x80
 801042e:	d020      	beq.n	8010472 <UART_WaitOnFlagUntilTimeout+0x8a>
 8010430:	68bb      	ldr	r3, [r7, #8]
 8010432:	2b40      	cmp	r3, #64	@ 0x40
 8010434:	d01d      	beq.n	8010472 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	f003 0308 	and.w	r3, r3, #8
 8010440:	2b08      	cmp	r3, #8
 8010442:	d116      	bne.n	8010472 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8010444:	2300      	movs	r3, #0
 8010446:	617b      	str	r3, [r7, #20]
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	617b      	str	r3, [r7, #20]
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	685b      	ldr	r3, [r3, #4]
 8010456:	617b      	str	r3, [r7, #20]
 8010458:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801045a:	68f8      	ldr	r0, [r7, #12]
 801045c:	f000 f81d 	bl	801049a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	2208      	movs	r2, #8
 8010464:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	2200      	movs	r2, #0
 801046a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 801046e:	2301      	movs	r3, #1
 8010470:	e00f      	b.n	8010492 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	681a      	ldr	r2, [r3, #0]
 8010478:	68bb      	ldr	r3, [r7, #8]
 801047a:	4013      	ands	r3, r2
 801047c:	68ba      	ldr	r2, [r7, #8]
 801047e:	429a      	cmp	r2, r3
 8010480:	bf0c      	ite	eq
 8010482:	2301      	moveq	r3, #1
 8010484:	2300      	movne	r3, #0
 8010486:	b2db      	uxtb	r3, r3
 8010488:	461a      	mov	r2, r3
 801048a:	79fb      	ldrb	r3, [r7, #7]
 801048c:	429a      	cmp	r2, r3
 801048e:	d0b4      	beq.n	80103fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010490:	2300      	movs	r3, #0
}
 8010492:	4618      	mov	r0, r3
 8010494:	3718      	adds	r7, #24
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801049a:	b480      	push	{r7}
 801049c:	b095      	sub	sp, #84	@ 0x54
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	330c      	adds	r3, #12
 80104a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104ac:	e853 3f00 	ldrex	r3, [r3]
 80104b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80104b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80104b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	330c      	adds	r3, #12
 80104c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80104c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80104c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80104c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80104ca:	e841 2300 	strex	r3, r2, [r1]
 80104ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80104d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d1e5      	bne.n	80104a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	3314      	adds	r3, #20
 80104dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104de:	6a3b      	ldr	r3, [r7, #32]
 80104e0:	e853 3f00 	ldrex	r3, [r3]
 80104e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80104e6:	69fb      	ldr	r3, [r7, #28]
 80104e8:	f023 0301 	bic.w	r3, r3, #1
 80104ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	3314      	adds	r3, #20
 80104f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80104f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80104f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80104fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80104fe:	e841 2300 	strex	r3, r2, [r1]
 8010502:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010506:	2b00      	cmp	r3, #0
 8010508:	d1e5      	bne.n	80104d6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801050e:	2b01      	cmp	r3, #1
 8010510:	d119      	bne.n	8010546 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	330c      	adds	r3, #12
 8010518:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	e853 3f00 	ldrex	r3, [r3]
 8010520:	60bb      	str	r3, [r7, #8]
   return(result);
 8010522:	68bb      	ldr	r3, [r7, #8]
 8010524:	f023 0310 	bic.w	r3, r3, #16
 8010528:	647b      	str	r3, [r7, #68]	@ 0x44
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	330c      	adds	r3, #12
 8010530:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010532:	61ba      	str	r2, [r7, #24]
 8010534:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010536:	6979      	ldr	r1, [r7, #20]
 8010538:	69ba      	ldr	r2, [r7, #24]
 801053a:	e841 2300 	strex	r3, r2, [r1]
 801053e:	613b      	str	r3, [r7, #16]
   return(result);
 8010540:	693b      	ldr	r3, [r7, #16]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d1e5      	bne.n	8010512 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2220      	movs	r2, #32
 801054a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	2200      	movs	r2, #0
 8010552:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8010554:	bf00      	nop
 8010556:	3754      	adds	r7, #84	@ 0x54
 8010558:	46bd      	mov	sp, r7
 801055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055e:	4770      	bx	lr

08010560 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010564:	b0c0      	sub	sp, #256	@ 0x100
 8010566:	af00      	add	r7, sp, #0
 8010568:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801056c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	691b      	ldr	r3, [r3, #16]
 8010574:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8010578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801057c:	68d9      	ldr	r1, [r3, #12]
 801057e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010582:	681a      	ldr	r2, [r3, #0]
 8010584:	ea40 0301 	orr.w	r3, r0, r1
 8010588:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801058a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801058e:	689a      	ldr	r2, [r3, #8]
 8010590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010594:	691b      	ldr	r3, [r3, #16]
 8010596:	431a      	orrs	r2, r3
 8010598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801059c:	695b      	ldr	r3, [r3, #20]
 801059e:	431a      	orrs	r2, r3
 80105a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105a4:	69db      	ldr	r3, [r3, #28]
 80105a6:	4313      	orrs	r3, r2
 80105a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80105ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	68db      	ldr	r3, [r3, #12]
 80105b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80105b8:	f021 010c 	bic.w	r1, r1, #12
 80105bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105c0:	681a      	ldr	r2, [r3, #0]
 80105c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80105c6:	430b      	orrs	r3, r1
 80105c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80105ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	695b      	ldr	r3, [r3, #20]
 80105d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80105d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105da:	6999      	ldr	r1, [r3, #24]
 80105dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105e0:	681a      	ldr	r2, [r3, #0]
 80105e2:	ea40 0301 	orr.w	r3, r0, r1
 80105e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80105e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105ec:	681a      	ldr	r2, [r3, #0]
 80105ee:	4b8f      	ldr	r3, [pc, #572]	@ (801082c <UART_SetConfig+0x2cc>)
 80105f0:	429a      	cmp	r2, r3
 80105f2:	d005      	beq.n	8010600 <UART_SetConfig+0xa0>
 80105f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105f8:	681a      	ldr	r2, [r3, #0]
 80105fa:	4b8d      	ldr	r3, [pc, #564]	@ (8010830 <UART_SetConfig+0x2d0>)
 80105fc:	429a      	cmp	r2, r3
 80105fe:	d104      	bne.n	801060a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8010600:	f7ff f900 	bl	800f804 <HAL_RCC_GetPCLK2Freq>
 8010604:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8010608:	e003      	b.n	8010612 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801060a:	f7ff f8e7 	bl	800f7dc <HAL_RCC_GetPCLK1Freq>
 801060e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010616:	69db      	ldr	r3, [r3, #28]
 8010618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801061c:	f040 810c 	bne.w	8010838 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010620:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010624:	2200      	movs	r2, #0
 8010626:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801062a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 801062e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8010632:	4622      	mov	r2, r4
 8010634:	462b      	mov	r3, r5
 8010636:	1891      	adds	r1, r2, r2
 8010638:	65b9      	str	r1, [r7, #88]	@ 0x58
 801063a:	415b      	adcs	r3, r3
 801063c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801063e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010642:	4621      	mov	r1, r4
 8010644:	eb12 0801 	adds.w	r8, r2, r1
 8010648:	4629      	mov	r1, r5
 801064a:	eb43 0901 	adc.w	r9, r3, r1
 801064e:	f04f 0200 	mov.w	r2, #0
 8010652:	f04f 0300 	mov.w	r3, #0
 8010656:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801065a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801065e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010662:	4690      	mov	r8, r2
 8010664:	4699      	mov	r9, r3
 8010666:	4623      	mov	r3, r4
 8010668:	eb18 0303 	adds.w	r3, r8, r3
 801066c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8010670:	462b      	mov	r3, r5
 8010672:	eb49 0303 	adc.w	r3, r9, r3
 8010676:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801067a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801067e:	685b      	ldr	r3, [r3, #4]
 8010680:	2200      	movs	r2, #0
 8010682:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8010686:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 801068a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801068e:	460b      	mov	r3, r1
 8010690:	18db      	adds	r3, r3, r3
 8010692:	653b      	str	r3, [r7, #80]	@ 0x50
 8010694:	4613      	mov	r3, r2
 8010696:	eb42 0303 	adc.w	r3, r2, r3
 801069a:	657b      	str	r3, [r7, #84]	@ 0x54
 801069c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80106a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80106a4:	f7fb fd24 	bl	800c0f0 <__aeabi_uldivmod>
 80106a8:	4602      	mov	r2, r0
 80106aa:	460b      	mov	r3, r1
 80106ac:	4b61      	ldr	r3, [pc, #388]	@ (8010834 <UART_SetConfig+0x2d4>)
 80106ae:	fba3 2302 	umull	r2, r3, r3, r2
 80106b2:	095b      	lsrs	r3, r3, #5
 80106b4:	011c      	lsls	r4, r3, #4
 80106b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80106ba:	2200      	movs	r2, #0
 80106bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80106c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80106c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80106c8:	4642      	mov	r2, r8
 80106ca:	464b      	mov	r3, r9
 80106cc:	1891      	adds	r1, r2, r2
 80106ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80106d0:	415b      	adcs	r3, r3
 80106d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80106d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80106d8:	4641      	mov	r1, r8
 80106da:	eb12 0a01 	adds.w	sl, r2, r1
 80106de:	4649      	mov	r1, r9
 80106e0:	eb43 0b01 	adc.w	fp, r3, r1
 80106e4:	f04f 0200 	mov.w	r2, #0
 80106e8:	f04f 0300 	mov.w	r3, #0
 80106ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80106f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80106f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80106f8:	4692      	mov	sl, r2
 80106fa:	469b      	mov	fp, r3
 80106fc:	4643      	mov	r3, r8
 80106fe:	eb1a 0303 	adds.w	r3, sl, r3
 8010702:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010706:	464b      	mov	r3, r9
 8010708:	eb4b 0303 	adc.w	r3, fp, r3
 801070c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8010710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010714:	685b      	ldr	r3, [r3, #4]
 8010716:	2200      	movs	r2, #0
 8010718:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801071c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8010720:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8010724:	460b      	mov	r3, r1
 8010726:	18db      	adds	r3, r3, r3
 8010728:	643b      	str	r3, [r7, #64]	@ 0x40
 801072a:	4613      	mov	r3, r2
 801072c:	eb42 0303 	adc.w	r3, r2, r3
 8010730:	647b      	str	r3, [r7, #68]	@ 0x44
 8010732:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8010736:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801073a:	f7fb fcd9 	bl	800c0f0 <__aeabi_uldivmod>
 801073e:	4602      	mov	r2, r0
 8010740:	460b      	mov	r3, r1
 8010742:	4611      	mov	r1, r2
 8010744:	4b3b      	ldr	r3, [pc, #236]	@ (8010834 <UART_SetConfig+0x2d4>)
 8010746:	fba3 2301 	umull	r2, r3, r3, r1
 801074a:	095b      	lsrs	r3, r3, #5
 801074c:	2264      	movs	r2, #100	@ 0x64
 801074e:	fb02 f303 	mul.w	r3, r2, r3
 8010752:	1acb      	subs	r3, r1, r3
 8010754:	00db      	lsls	r3, r3, #3
 8010756:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 801075a:	4b36      	ldr	r3, [pc, #216]	@ (8010834 <UART_SetConfig+0x2d4>)
 801075c:	fba3 2302 	umull	r2, r3, r3, r2
 8010760:	095b      	lsrs	r3, r3, #5
 8010762:	005b      	lsls	r3, r3, #1
 8010764:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8010768:	441c      	add	r4, r3
 801076a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801076e:	2200      	movs	r2, #0
 8010770:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010774:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8010778:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 801077c:	4642      	mov	r2, r8
 801077e:	464b      	mov	r3, r9
 8010780:	1891      	adds	r1, r2, r2
 8010782:	63b9      	str	r1, [r7, #56]	@ 0x38
 8010784:	415b      	adcs	r3, r3
 8010786:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010788:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 801078c:	4641      	mov	r1, r8
 801078e:	1851      	adds	r1, r2, r1
 8010790:	6339      	str	r1, [r7, #48]	@ 0x30
 8010792:	4649      	mov	r1, r9
 8010794:	414b      	adcs	r3, r1
 8010796:	637b      	str	r3, [r7, #52]	@ 0x34
 8010798:	f04f 0200 	mov.w	r2, #0
 801079c:	f04f 0300 	mov.w	r3, #0
 80107a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80107a4:	4659      	mov	r1, fp
 80107a6:	00cb      	lsls	r3, r1, #3
 80107a8:	4651      	mov	r1, sl
 80107aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80107ae:	4651      	mov	r1, sl
 80107b0:	00ca      	lsls	r2, r1, #3
 80107b2:	4610      	mov	r0, r2
 80107b4:	4619      	mov	r1, r3
 80107b6:	4603      	mov	r3, r0
 80107b8:	4642      	mov	r2, r8
 80107ba:	189b      	adds	r3, r3, r2
 80107bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80107c0:	464b      	mov	r3, r9
 80107c2:	460a      	mov	r2, r1
 80107c4:	eb42 0303 	adc.w	r3, r2, r3
 80107c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80107cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80107d0:	685b      	ldr	r3, [r3, #4]
 80107d2:	2200      	movs	r2, #0
 80107d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80107d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80107dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80107e0:	460b      	mov	r3, r1
 80107e2:	18db      	adds	r3, r3, r3
 80107e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80107e6:	4613      	mov	r3, r2
 80107e8:	eb42 0303 	adc.w	r3, r2, r3
 80107ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80107ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80107f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80107f6:	f7fb fc7b 	bl	800c0f0 <__aeabi_uldivmod>
 80107fa:	4602      	mov	r2, r0
 80107fc:	460b      	mov	r3, r1
 80107fe:	4b0d      	ldr	r3, [pc, #52]	@ (8010834 <UART_SetConfig+0x2d4>)
 8010800:	fba3 1302 	umull	r1, r3, r3, r2
 8010804:	095b      	lsrs	r3, r3, #5
 8010806:	2164      	movs	r1, #100	@ 0x64
 8010808:	fb01 f303 	mul.w	r3, r1, r3
 801080c:	1ad3      	subs	r3, r2, r3
 801080e:	00db      	lsls	r3, r3, #3
 8010810:	3332      	adds	r3, #50	@ 0x32
 8010812:	4a08      	ldr	r2, [pc, #32]	@ (8010834 <UART_SetConfig+0x2d4>)
 8010814:	fba2 2303 	umull	r2, r3, r2, r3
 8010818:	095b      	lsrs	r3, r3, #5
 801081a:	f003 0207 	and.w	r2, r3, #7
 801081e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	4422      	add	r2, r4
 8010826:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8010828:	e106      	b.n	8010a38 <UART_SetConfig+0x4d8>
 801082a:	bf00      	nop
 801082c:	40011000 	.word	0x40011000
 8010830:	40011400 	.word	0x40011400
 8010834:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010838:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801083c:	2200      	movs	r2, #0
 801083e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010842:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8010846:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801084a:	4642      	mov	r2, r8
 801084c:	464b      	mov	r3, r9
 801084e:	1891      	adds	r1, r2, r2
 8010850:	6239      	str	r1, [r7, #32]
 8010852:	415b      	adcs	r3, r3
 8010854:	627b      	str	r3, [r7, #36]	@ 0x24
 8010856:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801085a:	4641      	mov	r1, r8
 801085c:	1854      	adds	r4, r2, r1
 801085e:	4649      	mov	r1, r9
 8010860:	eb43 0501 	adc.w	r5, r3, r1
 8010864:	f04f 0200 	mov.w	r2, #0
 8010868:	f04f 0300 	mov.w	r3, #0
 801086c:	00eb      	lsls	r3, r5, #3
 801086e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010872:	00e2      	lsls	r2, r4, #3
 8010874:	4614      	mov	r4, r2
 8010876:	461d      	mov	r5, r3
 8010878:	4643      	mov	r3, r8
 801087a:	18e3      	adds	r3, r4, r3
 801087c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010880:	464b      	mov	r3, r9
 8010882:	eb45 0303 	adc.w	r3, r5, r3
 8010886:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801088a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801088e:	685b      	ldr	r3, [r3, #4]
 8010890:	2200      	movs	r2, #0
 8010892:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010896:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801089a:	f04f 0200 	mov.w	r2, #0
 801089e:	f04f 0300 	mov.w	r3, #0
 80108a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80108a6:	4629      	mov	r1, r5
 80108a8:	008b      	lsls	r3, r1, #2
 80108aa:	4621      	mov	r1, r4
 80108ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80108b0:	4621      	mov	r1, r4
 80108b2:	008a      	lsls	r2, r1, #2
 80108b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80108b8:	f7fb fc1a 	bl	800c0f0 <__aeabi_uldivmod>
 80108bc:	4602      	mov	r2, r0
 80108be:	460b      	mov	r3, r1
 80108c0:	4b60      	ldr	r3, [pc, #384]	@ (8010a44 <UART_SetConfig+0x4e4>)
 80108c2:	fba3 2302 	umull	r2, r3, r3, r2
 80108c6:	095b      	lsrs	r3, r3, #5
 80108c8:	011c      	lsls	r4, r3, #4
 80108ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80108ce:	2200      	movs	r2, #0
 80108d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80108d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80108d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80108dc:	4642      	mov	r2, r8
 80108de:	464b      	mov	r3, r9
 80108e0:	1891      	adds	r1, r2, r2
 80108e2:	61b9      	str	r1, [r7, #24]
 80108e4:	415b      	adcs	r3, r3
 80108e6:	61fb      	str	r3, [r7, #28]
 80108e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80108ec:	4641      	mov	r1, r8
 80108ee:	1851      	adds	r1, r2, r1
 80108f0:	6139      	str	r1, [r7, #16]
 80108f2:	4649      	mov	r1, r9
 80108f4:	414b      	adcs	r3, r1
 80108f6:	617b      	str	r3, [r7, #20]
 80108f8:	f04f 0200 	mov.w	r2, #0
 80108fc:	f04f 0300 	mov.w	r3, #0
 8010900:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8010904:	4659      	mov	r1, fp
 8010906:	00cb      	lsls	r3, r1, #3
 8010908:	4651      	mov	r1, sl
 801090a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801090e:	4651      	mov	r1, sl
 8010910:	00ca      	lsls	r2, r1, #3
 8010912:	4610      	mov	r0, r2
 8010914:	4619      	mov	r1, r3
 8010916:	4603      	mov	r3, r0
 8010918:	4642      	mov	r2, r8
 801091a:	189b      	adds	r3, r3, r2
 801091c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010920:	464b      	mov	r3, r9
 8010922:	460a      	mov	r2, r1
 8010924:	eb42 0303 	adc.w	r3, r2, r3
 8010928:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801092c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010930:	685b      	ldr	r3, [r3, #4]
 8010932:	2200      	movs	r2, #0
 8010934:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010936:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8010938:	f04f 0200 	mov.w	r2, #0
 801093c:	f04f 0300 	mov.w	r3, #0
 8010940:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8010944:	4649      	mov	r1, r9
 8010946:	008b      	lsls	r3, r1, #2
 8010948:	4641      	mov	r1, r8
 801094a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801094e:	4641      	mov	r1, r8
 8010950:	008a      	lsls	r2, r1, #2
 8010952:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8010956:	f7fb fbcb 	bl	800c0f0 <__aeabi_uldivmod>
 801095a:	4602      	mov	r2, r0
 801095c:	460b      	mov	r3, r1
 801095e:	4611      	mov	r1, r2
 8010960:	4b38      	ldr	r3, [pc, #224]	@ (8010a44 <UART_SetConfig+0x4e4>)
 8010962:	fba3 2301 	umull	r2, r3, r3, r1
 8010966:	095b      	lsrs	r3, r3, #5
 8010968:	2264      	movs	r2, #100	@ 0x64
 801096a:	fb02 f303 	mul.w	r3, r2, r3
 801096e:	1acb      	subs	r3, r1, r3
 8010970:	011b      	lsls	r3, r3, #4
 8010972:	3332      	adds	r3, #50	@ 0x32
 8010974:	4a33      	ldr	r2, [pc, #204]	@ (8010a44 <UART_SetConfig+0x4e4>)
 8010976:	fba2 2303 	umull	r2, r3, r2, r3
 801097a:	095b      	lsrs	r3, r3, #5
 801097c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010980:	441c      	add	r4, r3
 8010982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010986:	2200      	movs	r2, #0
 8010988:	673b      	str	r3, [r7, #112]	@ 0x70
 801098a:	677a      	str	r2, [r7, #116]	@ 0x74
 801098c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8010990:	4642      	mov	r2, r8
 8010992:	464b      	mov	r3, r9
 8010994:	1891      	adds	r1, r2, r2
 8010996:	60b9      	str	r1, [r7, #8]
 8010998:	415b      	adcs	r3, r3
 801099a:	60fb      	str	r3, [r7, #12]
 801099c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80109a0:	4641      	mov	r1, r8
 80109a2:	1851      	adds	r1, r2, r1
 80109a4:	6039      	str	r1, [r7, #0]
 80109a6:	4649      	mov	r1, r9
 80109a8:	414b      	adcs	r3, r1
 80109aa:	607b      	str	r3, [r7, #4]
 80109ac:	f04f 0200 	mov.w	r2, #0
 80109b0:	f04f 0300 	mov.w	r3, #0
 80109b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80109b8:	4659      	mov	r1, fp
 80109ba:	00cb      	lsls	r3, r1, #3
 80109bc:	4651      	mov	r1, sl
 80109be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80109c2:	4651      	mov	r1, sl
 80109c4:	00ca      	lsls	r2, r1, #3
 80109c6:	4610      	mov	r0, r2
 80109c8:	4619      	mov	r1, r3
 80109ca:	4603      	mov	r3, r0
 80109cc:	4642      	mov	r2, r8
 80109ce:	189b      	adds	r3, r3, r2
 80109d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80109d2:	464b      	mov	r3, r9
 80109d4:	460a      	mov	r2, r1
 80109d6:	eb42 0303 	adc.w	r3, r2, r3
 80109da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80109dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80109e0:	685b      	ldr	r3, [r3, #4]
 80109e2:	2200      	movs	r2, #0
 80109e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80109e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80109e8:	f04f 0200 	mov.w	r2, #0
 80109ec:	f04f 0300 	mov.w	r3, #0
 80109f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80109f4:	4649      	mov	r1, r9
 80109f6:	008b      	lsls	r3, r1, #2
 80109f8:	4641      	mov	r1, r8
 80109fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80109fe:	4641      	mov	r1, r8
 8010a00:	008a      	lsls	r2, r1, #2
 8010a02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8010a06:	f7fb fb73 	bl	800c0f0 <__aeabi_uldivmod>
 8010a0a:	4602      	mov	r2, r0
 8010a0c:	460b      	mov	r3, r1
 8010a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8010a44 <UART_SetConfig+0x4e4>)
 8010a10:	fba3 1302 	umull	r1, r3, r3, r2
 8010a14:	095b      	lsrs	r3, r3, #5
 8010a16:	2164      	movs	r1, #100	@ 0x64
 8010a18:	fb01 f303 	mul.w	r3, r1, r3
 8010a1c:	1ad3      	subs	r3, r2, r3
 8010a1e:	011b      	lsls	r3, r3, #4
 8010a20:	3332      	adds	r3, #50	@ 0x32
 8010a22:	4a08      	ldr	r2, [pc, #32]	@ (8010a44 <UART_SetConfig+0x4e4>)
 8010a24:	fba2 2303 	umull	r2, r3, r2, r3
 8010a28:	095b      	lsrs	r3, r3, #5
 8010a2a:	f003 020f 	and.w	r2, r3, #15
 8010a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	4422      	add	r2, r4
 8010a36:	609a      	str	r2, [r3, #8]
}
 8010a38:	bf00      	nop
 8010a3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8010a3e:	46bd      	mov	sp, r7
 8010a40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010a44:	51eb851f 	.word	0x51eb851f

08010a48 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8010a48:	b480      	push	{r7}
 8010a4a:	b085      	sub	sp, #20
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	4603      	mov	r3, r0
 8010a50:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010a52:	2300      	movs	r3, #0
 8010a54:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8010a56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010a5a:	2b84      	cmp	r3, #132	@ 0x84
 8010a5c:	d005      	beq.n	8010a6a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8010a5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	4413      	add	r3, r2
 8010a66:	3303      	adds	r3, #3
 8010a68:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8010a6a:	68fb      	ldr	r3, [r7, #12]
}
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	3714      	adds	r7, #20
 8010a70:	46bd      	mov	sp, r7
 8010a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a76:	4770      	bx	lr

08010a78 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8010a78:	b580      	push	{r7, lr}
 8010a7a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8010a7c:	f000 fafc 	bl	8011078 <vTaskStartScheduler>
  
  return osOK;
 8010a80:	2300      	movs	r3, #0
}
 8010a82:	4618      	mov	r0, r3
 8010a84:	bd80      	pop	{r7, pc}

08010a86 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8010a86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a88:	b089      	sub	sp, #36	@ 0x24
 8010a8a:	af04      	add	r7, sp, #16
 8010a8c:	6078      	str	r0, [r7, #4]
 8010a8e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	695b      	ldr	r3, [r3, #20]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d020      	beq.n	8010ada <osThreadCreate+0x54>
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	699b      	ldr	r3, [r3, #24]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d01c      	beq.n	8010ada <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	685c      	ldr	r4, [r3, #4]
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	691e      	ldr	r6, [r3, #16]
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	f7ff ffc8 	bl	8010a48 <makeFreeRtosPriority>
 8010ab8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	695b      	ldr	r3, [r3, #20]
 8010abe:	687a      	ldr	r2, [r7, #4]
 8010ac0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010ac2:	9202      	str	r2, [sp, #8]
 8010ac4:	9301      	str	r3, [sp, #4]
 8010ac6:	9100      	str	r1, [sp, #0]
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	4632      	mov	r2, r6
 8010acc:	4629      	mov	r1, r5
 8010ace:	4620      	mov	r0, r4
 8010ad0:	f000 f8ed 	bl	8010cae <xTaskCreateStatic>
 8010ad4:	4603      	mov	r3, r0
 8010ad6:	60fb      	str	r3, [r7, #12]
 8010ad8:	e01c      	b.n	8010b14 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	685c      	ldr	r4, [r3, #4]
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010ae6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010aee:	4618      	mov	r0, r3
 8010af0:	f7ff ffaa 	bl	8010a48 <makeFreeRtosPriority>
 8010af4:	4602      	mov	r2, r0
 8010af6:	f107 030c 	add.w	r3, r7, #12
 8010afa:	9301      	str	r3, [sp, #4]
 8010afc:	9200      	str	r2, [sp, #0]
 8010afe:	683b      	ldr	r3, [r7, #0]
 8010b00:	4632      	mov	r2, r6
 8010b02:	4629      	mov	r1, r5
 8010b04:	4620      	mov	r0, r4
 8010b06:	f000 f932 	bl	8010d6e <xTaskCreate>
 8010b0a:	4603      	mov	r3, r0
 8010b0c:	2b01      	cmp	r3, #1
 8010b0e:	d001      	beq.n	8010b14 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8010b10:	2300      	movs	r3, #0
 8010b12:	e000      	b.n	8010b16 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8010b14:	68fb      	ldr	r3, [r7, #12]
}
 8010b16:	4618      	mov	r0, r3
 8010b18:	3714      	adds	r7, #20
 8010b1a:	46bd      	mov	sp, r7
 8010b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010b1e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8010b1e:	b580      	push	{r7, lr}
 8010b20:	b084      	sub	sp, #16
 8010b22:	af00      	add	r7, sp, #0
 8010b24:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d001      	beq.n	8010b34 <osDelay+0x16>
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	e000      	b.n	8010b36 <osDelay+0x18>
 8010b34:	2301      	movs	r3, #1
 8010b36:	4618      	mov	r0, r3
 8010b38:	f000 fa68 	bl	801100c <vTaskDelay>
  
  return osOK;
 8010b3c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8010b3e:	4618      	mov	r0, r3
 8010b40:	3710      	adds	r7, #16
 8010b42:	46bd      	mov	sp, r7
 8010b44:	bd80      	pop	{r7, pc}

08010b46 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010b46:	b480      	push	{r7}
 8010b48:	b083      	sub	sp, #12
 8010b4a:	af00      	add	r7, sp, #0
 8010b4c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	f103 0208 	add.w	r2, r3, #8
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8010b5e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	f103 0208 	add.w	r2, r3, #8
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	f103 0208 	add.w	r2, r3, #8
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	2200      	movs	r2, #0
 8010b78:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010b7a:	bf00      	nop
 8010b7c:	370c      	adds	r7, #12
 8010b7e:	46bd      	mov	sp, r7
 8010b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b84:	4770      	bx	lr

08010b86 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010b86:	b480      	push	{r7}
 8010b88:	b083      	sub	sp, #12
 8010b8a:	af00      	add	r7, sp, #0
 8010b8c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	2200      	movs	r2, #0
 8010b92:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010b94:	bf00      	nop
 8010b96:	370c      	adds	r7, #12
 8010b98:	46bd      	mov	sp, r7
 8010b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b9e:	4770      	bx	lr

08010ba0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010ba0:	b480      	push	{r7}
 8010ba2:	b085      	sub	sp, #20
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
 8010ba8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	685b      	ldr	r3, [r3, #4]
 8010bae:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	68fa      	ldr	r2, [r7, #12]
 8010bb4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	689a      	ldr	r2, [r3, #8]
 8010bba:	683b      	ldr	r3, [r7, #0]
 8010bbc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	689b      	ldr	r3, [r3, #8]
 8010bc2:	683a      	ldr	r2, [r7, #0]
 8010bc4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	683a      	ldr	r2, [r7, #0]
 8010bca:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010bcc:	683b      	ldr	r3, [r7, #0]
 8010bce:	687a      	ldr	r2, [r7, #4]
 8010bd0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	1c5a      	adds	r2, r3, #1
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	601a      	str	r2, [r3, #0]
}
 8010bdc:	bf00      	nop
 8010bde:	3714      	adds	r7, #20
 8010be0:	46bd      	mov	sp, r7
 8010be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be6:	4770      	bx	lr

08010be8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010be8:	b480      	push	{r7}
 8010bea:	b085      	sub	sp, #20
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
 8010bf0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010bf2:	683b      	ldr	r3, [r7, #0]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010bf8:	68bb      	ldr	r3, [r7, #8]
 8010bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bfe:	d103      	bne.n	8010c08 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	691b      	ldr	r3, [r3, #16]
 8010c04:	60fb      	str	r3, [r7, #12]
 8010c06:	e00c      	b.n	8010c22 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	3308      	adds	r3, #8
 8010c0c:	60fb      	str	r3, [r7, #12]
 8010c0e:	e002      	b.n	8010c16 <vListInsert+0x2e>
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	685b      	ldr	r3, [r3, #4]
 8010c14:	60fb      	str	r3, [r7, #12]
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	685b      	ldr	r3, [r3, #4]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	68ba      	ldr	r2, [r7, #8]
 8010c1e:	429a      	cmp	r2, r3
 8010c20:	d2f6      	bcs.n	8010c10 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	685a      	ldr	r2, [r3, #4]
 8010c26:	683b      	ldr	r3, [r7, #0]
 8010c28:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010c2a:	683b      	ldr	r3, [r7, #0]
 8010c2c:	685b      	ldr	r3, [r3, #4]
 8010c2e:	683a      	ldr	r2, [r7, #0]
 8010c30:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010c32:	683b      	ldr	r3, [r7, #0]
 8010c34:	68fa      	ldr	r2, [r7, #12]
 8010c36:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	683a      	ldr	r2, [r7, #0]
 8010c3c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010c3e:	683b      	ldr	r3, [r7, #0]
 8010c40:	687a      	ldr	r2, [r7, #4]
 8010c42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	1c5a      	adds	r2, r3, #1
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	601a      	str	r2, [r3, #0]
}
 8010c4e:	bf00      	nop
 8010c50:	3714      	adds	r7, #20
 8010c52:	46bd      	mov	sp, r7
 8010c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c58:	4770      	bx	lr

08010c5a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010c5a:	b480      	push	{r7}
 8010c5c:	b085      	sub	sp, #20
 8010c5e:	af00      	add	r7, sp, #0
 8010c60:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	691b      	ldr	r3, [r3, #16]
 8010c66:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	685b      	ldr	r3, [r3, #4]
 8010c6c:	687a      	ldr	r2, [r7, #4]
 8010c6e:	6892      	ldr	r2, [r2, #8]
 8010c70:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	689b      	ldr	r3, [r3, #8]
 8010c76:	687a      	ldr	r2, [r7, #4]
 8010c78:	6852      	ldr	r2, [r2, #4]
 8010c7a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	685b      	ldr	r3, [r3, #4]
 8010c80:	687a      	ldr	r2, [r7, #4]
 8010c82:	429a      	cmp	r2, r3
 8010c84:	d103      	bne.n	8010c8e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	689a      	ldr	r2, [r3, #8]
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	2200      	movs	r2, #0
 8010c92:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	1e5a      	subs	r2, r3, #1
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	681b      	ldr	r3, [r3, #0]
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	3714      	adds	r7, #20
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cac:	4770      	bx	lr

08010cae <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010cae:	b580      	push	{r7, lr}
 8010cb0:	b08e      	sub	sp, #56	@ 0x38
 8010cb2:	af04      	add	r7, sp, #16
 8010cb4:	60f8      	str	r0, [r7, #12]
 8010cb6:	60b9      	str	r1, [r7, #8]
 8010cb8:	607a      	str	r2, [r7, #4]
 8010cba:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d10b      	bne.n	8010cda <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cc6:	f383 8811 	msr	BASEPRI, r3
 8010cca:	f3bf 8f6f 	isb	sy
 8010cce:	f3bf 8f4f 	dsb	sy
 8010cd2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010cd4:	bf00      	nop
 8010cd6:	bf00      	nop
 8010cd8:	e7fd      	b.n	8010cd6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d10b      	bne.n	8010cf8 <xTaskCreateStatic+0x4a>
	__asm volatile
 8010ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ce4:	f383 8811 	msr	BASEPRI, r3
 8010ce8:	f3bf 8f6f 	isb	sy
 8010cec:	f3bf 8f4f 	dsb	sy
 8010cf0:	61fb      	str	r3, [r7, #28]
}
 8010cf2:	bf00      	nop
 8010cf4:	bf00      	nop
 8010cf6:	e7fd      	b.n	8010cf4 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010cf8:	23a0      	movs	r3, #160	@ 0xa0
 8010cfa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010cfc:	693b      	ldr	r3, [r7, #16]
 8010cfe:	2ba0      	cmp	r3, #160	@ 0xa0
 8010d00:	d00b      	beq.n	8010d1a <xTaskCreateStatic+0x6c>
	__asm volatile
 8010d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d06:	f383 8811 	msr	BASEPRI, r3
 8010d0a:	f3bf 8f6f 	isb	sy
 8010d0e:	f3bf 8f4f 	dsb	sy
 8010d12:	61bb      	str	r3, [r7, #24]
}
 8010d14:	bf00      	nop
 8010d16:	bf00      	nop
 8010d18:	e7fd      	b.n	8010d16 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010d1a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d01e      	beq.n	8010d60 <xTaskCreateStatic+0xb2>
 8010d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d01b      	beq.n	8010d60 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d2a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010d30:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d34:	2202      	movs	r2, #2
 8010d36:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	9303      	str	r3, [sp, #12]
 8010d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d40:	9302      	str	r3, [sp, #8]
 8010d42:	f107 0314 	add.w	r3, r7, #20
 8010d46:	9301      	str	r3, [sp, #4]
 8010d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d4a:	9300      	str	r3, [sp, #0]
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	687a      	ldr	r2, [r7, #4]
 8010d50:	68b9      	ldr	r1, [r7, #8]
 8010d52:	68f8      	ldr	r0, [r7, #12]
 8010d54:	f000 f850 	bl	8010df8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010d58:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010d5a:	f000 f8ed 	bl	8010f38 <prvAddNewTaskToReadyList>
 8010d5e:	e001      	b.n	8010d64 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010d60:	2300      	movs	r3, #0
 8010d62:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010d64:	697b      	ldr	r3, [r7, #20]
	}
 8010d66:	4618      	mov	r0, r3
 8010d68:	3728      	adds	r7, #40	@ 0x28
 8010d6a:	46bd      	mov	sp, r7
 8010d6c:	bd80      	pop	{r7, pc}

08010d6e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010d6e:	b580      	push	{r7, lr}
 8010d70:	b08c      	sub	sp, #48	@ 0x30
 8010d72:	af04      	add	r7, sp, #16
 8010d74:	60f8      	str	r0, [r7, #12]
 8010d76:	60b9      	str	r1, [r7, #8]
 8010d78:	603b      	str	r3, [r7, #0]
 8010d7a:	4613      	mov	r3, r2
 8010d7c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010d7e:	88fb      	ldrh	r3, [r7, #6]
 8010d80:	009b      	lsls	r3, r3, #2
 8010d82:	4618      	mov	r0, r3
 8010d84:	f001 fa6a 	bl	801225c <pvPortMalloc>
 8010d88:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d00e      	beq.n	8010dae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010d90:	20a0      	movs	r0, #160	@ 0xa0
 8010d92:	f001 fa63 	bl	801225c <pvPortMalloc>
 8010d96:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010d98:	69fb      	ldr	r3, [r7, #28]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d003      	beq.n	8010da6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010d9e:	69fb      	ldr	r3, [r7, #28]
 8010da0:	697a      	ldr	r2, [r7, #20]
 8010da2:	631a      	str	r2, [r3, #48]	@ 0x30
 8010da4:	e005      	b.n	8010db2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010da6:	6978      	ldr	r0, [r7, #20]
 8010da8:	f001 fb26 	bl	80123f8 <vPortFree>
 8010dac:	e001      	b.n	8010db2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010dae:	2300      	movs	r3, #0
 8010db0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010db2:	69fb      	ldr	r3, [r7, #28]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d017      	beq.n	8010de8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010db8:	69fb      	ldr	r3, [r7, #28]
 8010dba:	2200      	movs	r2, #0
 8010dbc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010dc0:	88fa      	ldrh	r2, [r7, #6]
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	9303      	str	r3, [sp, #12]
 8010dc6:	69fb      	ldr	r3, [r7, #28]
 8010dc8:	9302      	str	r3, [sp, #8]
 8010dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dcc:	9301      	str	r3, [sp, #4]
 8010dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dd0:	9300      	str	r3, [sp, #0]
 8010dd2:	683b      	ldr	r3, [r7, #0]
 8010dd4:	68b9      	ldr	r1, [r7, #8]
 8010dd6:	68f8      	ldr	r0, [r7, #12]
 8010dd8:	f000 f80e 	bl	8010df8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010ddc:	69f8      	ldr	r0, [r7, #28]
 8010dde:	f000 f8ab 	bl	8010f38 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010de2:	2301      	movs	r3, #1
 8010de4:	61bb      	str	r3, [r7, #24]
 8010de6:	e002      	b.n	8010dee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010de8:	f04f 33ff 	mov.w	r3, #4294967295
 8010dec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010dee:	69bb      	ldr	r3, [r7, #24]
	}
 8010df0:	4618      	mov	r0, r3
 8010df2:	3720      	adds	r7, #32
 8010df4:	46bd      	mov	sp, r7
 8010df6:	bd80      	pop	{r7, pc}

08010df8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b088      	sub	sp, #32
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	60f8      	str	r0, [r7, #12]
 8010e00:	60b9      	str	r1, [r7, #8]
 8010e02:	607a      	str	r2, [r7, #4]
 8010e04:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010e10:	3b01      	subs	r3, #1
 8010e12:	009b      	lsls	r3, r3, #2
 8010e14:	4413      	add	r3, r2
 8010e16:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010e18:	69bb      	ldr	r3, [r7, #24]
 8010e1a:	f023 0307 	bic.w	r3, r3, #7
 8010e1e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010e20:	69bb      	ldr	r3, [r7, #24]
 8010e22:	f003 0307 	and.w	r3, r3, #7
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d00b      	beq.n	8010e42 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8010e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e2e:	f383 8811 	msr	BASEPRI, r3
 8010e32:	f3bf 8f6f 	isb	sy
 8010e36:	f3bf 8f4f 	dsb	sy
 8010e3a:	617b      	str	r3, [r7, #20]
}
 8010e3c:	bf00      	nop
 8010e3e:	bf00      	nop
 8010e40:	e7fd      	b.n	8010e3e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010e42:	68bb      	ldr	r3, [r7, #8]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d01f      	beq.n	8010e88 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010e48:	2300      	movs	r3, #0
 8010e4a:	61fb      	str	r3, [r7, #28]
 8010e4c:	e012      	b.n	8010e74 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010e4e:	68ba      	ldr	r2, [r7, #8]
 8010e50:	69fb      	ldr	r3, [r7, #28]
 8010e52:	4413      	add	r3, r2
 8010e54:	7819      	ldrb	r1, [r3, #0]
 8010e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e58:	69fb      	ldr	r3, [r7, #28]
 8010e5a:	4413      	add	r3, r2
 8010e5c:	3334      	adds	r3, #52	@ 0x34
 8010e5e:	460a      	mov	r2, r1
 8010e60:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010e62:	68ba      	ldr	r2, [r7, #8]
 8010e64:	69fb      	ldr	r3, [r7, #28]
 8010e66:	4413      	add	r3, r2
 8010e68:	781b      	ldrb	r3, [r3, #0]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d006      	beq.n	8010e7c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010e6e:	69fb      	ldr	r3, [r7, #28]
 8010e70:	3301      	adds	r3, #1
 8010e72:	61fb      	str	r3, [r7, #28]
 8010e74:	69fb      	ldr	r3, [r7, #28]
 8010e76:	2b0f      	cmp	r3, #15
 8010e78:	d9e9      	bls.n	8010e4e <prvInitialiseNewTask+0x56>
 8010e7a:	e000      	b.n	8010e7e <prvInitialiseNewTask+0x86>
			{
				break;
 8010e7c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e80:	2200      	movs	r2, #0
 8010e82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010e86:	e003      	b.n	8010e90 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e92:	2b06      	cmp	r3, #6
 8010e94:	d901      	bls.n	8010e9a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010e96:	2306      	movs	r3, #6
 8010e98:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ea2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ea4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eae:	3304      	adds	r3, #4
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f7ff fe68 	bl	8010b86 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eb8:	3318      	adds	r3, #24
 8010eba:	4618      	mov	r0, r3
 8010ebc:	f7ff fe63 	bl	8010b86 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ec4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ec8:	f1c3 0207 	rsb	r2, r3, #7
 8010ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ece:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ed4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ed8:	2200      	movs	r2, #0
 8010eda:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ee8:	334c      	adds	r3, #76	@ 0x4c
 8010eea:	224c      	movs	r2, #76	@ 0x4c
 8010eec:	2100      	movs	r1, #0
 8010eee:	4618      	mov	r0, r3
 8010ef0:	f001 ff52 	bl	8012d98 <memset>
 8010ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ef6:	4a0d      	ldr	r2, [pc, #52]	@ (8010f2c <prvInitialiseNewTask+0x134>)
 8010ef8:	651a      	str	r2, [r3, #80]	@ 0x50
 8010efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010efc:	4a0c      	ldr	r2, [pc, #48]	@ (8010f30 <prvInitialiseNewTask+0x138>)
 8010efe:	655a      	str	r2, [r3, #84]	@ 0x54
 8010f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f02:	4a0c      	ldr	r2, [pc, #48]	@ (8010f34 <prvInitialiseNewTask+0x13c>)
 8010f04:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010f06:	683a      	ldr	r2, [r7, #0]
 8010f08:	68f9      	ldr	r1, [r7, #12]
 8010f0a:	69b8      	ldr	r0, [r7, #24]
 8010f0c:	f000 ff52 	bl	8011db4 <pxPortInitialiseStack>
 8010f10:	4602      	mov	r2, r0
 8010f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f14:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d002      	beq.n	8010f22 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010f20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010f22:	bf00      	nop
 8010f24:	3720      	adds	r7, #32
 8010f26:	46bd      	mov	sp, r7
 8010f28:	bd80      	pop	{r7, pc}
 8010f2a:	bf00      	nop
 8010f2c:	20004254 	.word	0x20004254
 8010f30:	200042bc 	.word	0x200042bc
 8010f34:	20004324 	.word	0x20004324

08010f38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b082      	sub	sp, #8
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010f40:	f001 f86a 	bl	8012018 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010f44:	4b2a      	ldr	r3, [pc, #168]	@ (8010ff0 <prvAddNewTaskToReadyList+0xb8>)
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	3301      	adds	r3, #1
 8010f4a:	4a29      	ldr	r2, [pc, #164]	@ (8010ff0 <prvAddNewTaskToReadyList+0xb8>)
 8010f4c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010f4e:	4b29      	ldr	r3, [pc, #164]	@ (8010ff4 <prvAddNewTaskToReadyList+0xbc>)
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d109      	bne.n	8010f6a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010f56:	4a27      	ldr	r2, [pc, #156]	@ (8010ff4 <prvAddNewTaskToReadyList+0xbc>)
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010f5c:	4b24      	ldr	r3, [pc, #144]	@ (8010ff0 <prvAddNewTaskToReadyList+0xb8>)
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	2b01      	cmp	r3, #1
 8010f62:	d110      	bne.n	8010f86 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010f64:	f000 fba8 	bl	80116b8 <prvInitialiseTaskLists>
 8010f68:	e00d      	b.n	8010f86 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010f6a:	4b23      	ldr	r3, [pc, #140]	@ (8010ff8 <prvAddNewTaskToReadyList+0xc0>)
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d109      	bne.n	8010f86 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010f72:	4b20      	ldr	r3, [pc, #128]	@ (8010ff4 <prvAddNewTaskToReadyList+0xbc>)
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f7c:	429a      	cmp	r2, r3
 8010f7e:	d802      	bhi.n	8010f86 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010f80:	4a1c      	ldr	r2, [pc, #112]	@ (8010ff4 <prvAddNewTaskToReadyList+0xbc>)
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010f86:	4b1d      	ldr	r3, [pc, #116]	@ (8010ffc <prvAddNewTaskToReadyList+0xc4>)
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	3301      	adds	r3, #1
 8010f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8010ffc <prvAddNewTaskToReadyList+0xc4>)
 8010f8e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f94:	2201      	movs	r2, #1
 8010f96:	409a      	lsls	r2, r3
 8010f98:	4b19      	ldr	r3, [pc, #100]	@ (8011000 <prvAddNewTaskToReadyList+0xc8>)
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	4313      	orrs	r3, r2
 8010f9e:	4a18      	ldr	r2, [pc, #96]	@ (8011000 <prvAddNewTaskToReadyList+0xc8>)
 8010fa0:	6013      	str	r3, [r2, #0]
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fa6:	4613      	mov	r3, r2
 8010fa8:	009b      	lsls	r3, r3, #2
 8010faa:	4413      	add	r3, r2
 8010fac:	009b      	lsls	r3, r3, #2
 8010fae:	4a15      	ldr	r2, [pc, #84]	@ (8011004 <prvAddNewTaskToReadyList+0xcc>)
 8010fb0:	441a      	add	r2, r3
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	3304      	adds	r3, #4
 8010fb6:	4619      	mov	r1, r3
 8010fb8:	4610      	mov	r0, r2
 8010fba:	f7ff fdf1 	bl	8010ba0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010fbe:	f001 f85d 	bl	801207c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8010ff8 <prvAddNewTaskToReadyList+0xc0>)
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d00e      	beq.n	8010fe8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010fca:	4b0a      	ldr	r3, [pc, #40]	@ (8010ff4 <prvAddNewTaskToReadyList+0xbc>)
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fd4:	429a      	cmp	r2, r3
 8010fd6:	d207      	bcs.n	8010fe8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8011008 <prvAddNewTaskToReadyList+0xd0>)
 8010fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010fde:	601a      	str	r2, [r3, #0]
 8010fe0:	f3bf 8f4f 	dsb	sy
 8010fe4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010fe8:	bf00      	nop
 8010fea:	3708      	adds	r7, #8
 8010fec:	46bd      	mov	sp, r7
 8010fee:	bd80      	pop	{r7, pc}
 8010ff0:	20000600 	.word	0x20000600
 8010ff4:	20000500 	.word	0x20000500
 8010ff8:	2000060c 	.word	0x2000060c
 8010ffc:	2000061c 	.word	0x2000061c
 8011000:	20000608 	.word	0x20000608
 8011004:	20000504 	.word	0x20000504
 8011008:	e000ed04 	.word	0xe000ed04

0801100c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801100c:	b580      	push	{r7, lr}
 801100e:	b084      	sub	sp, #16
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011014:	2300      	movs	r3, #0
 8011016:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d018      	beq.n	8011050 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801101e:	4b14      	ldr	r3, [pc, #80]	@ (8011070 <vTaskDelay+0x64>)
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d00b      	beq.n	801103e <vTaskDelay+0x32>
	__asm volatile
 8011026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801102a:	f383 8811 	msr	BASEPRI, r3
 801102e:	f3bf 8f6f 	isb	sy
 8011032:	f3bf 8f4f 	dsb	sy
 8011036:	60bb      	str	r3, [r7, #8]
}
 8011038:	bf00      	nop
 801103a:	bf00      	nop
 801103c:	e7fd      	b.n	801103a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801103e:	f000 f885 	bl	801114c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011042:	2100      	movs	r1, #0
 8011044:	6878      	ldr	r0, [r7, #4]
 8011046:	f000 fe4f 	bl	8011ce8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801104a:	f000 f88d 	bl	8011168 <xTaskResumeAll>
 801104e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d107      	bne.n	8011066 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8011056:	4b07      	ldr	r3, [pc, #28]	@ (8011074 <vTaskDelay+0x68>)
 8011058:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801105c:	601a      	str	r2, [r3, #0]
 801105e:	f3bf 8f4f 	dsb	sy
 8011062:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011066:	bf00      	nop
 8011068:	3710      	adds	r7, #16
 801106a:	46bd      	mov	sp, r7
 801106c:	bd80      	pop	{r7, pc}
 801106e:	bf00      	nop
 8011070:	20000628 	.word	0x20000628
 8011074:	e000ed04 	.word	0xe000ed04

08011078 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011078:	b580      	push	{r7, lr}
 801107a:	b08a      	sub	sp, #40	@ 0x28
 801107c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801107e:	2300      	movs	r3, #0
 8011080:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011082:	2300      	movs	r3, #0
 8011084:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011086:	463a      	mov	r2, r7
 8011088:	1d39      	adds	r1, r7, #4
 801108a:	f107 0308 	add.w	r3, r7, #8
 801108e:	4618      	mov	r0, r3
 8011090:	f7fb fdd2 	bl	800cc38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011094:	6839      	ldr	r1, [r7, #0]
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	68ba      	ldr	r2, [r7, #8]
 801109a:	9202      	str	r2, [sp, #8]
 801109c:	9301      	str	r3, [sp, #4]
 801109e:	2300      	movs	r3, #0
 80110a0:	9300      	str	r3, [sp, #0]
 80110a2:	2300      	movs	r3, #0
 80110a4:	460a      	mov	r2, r1
 80110a6:	4921      	ldr	r1, [pc, #132]	@ (801112c <vTaskStartScheduler+0xb4>)
 80110a8:	4821      	ldr	r0, [pc, #132]	@ (8011130 <vTaskStartScheduler+0xb8>)
 80110aa:	f7ff fe00 	bl	8010cae <xTaskCreateStatic>
 80110ae:	4603      	mov	r3, r0
 80110b0:	4a20      	ldr	r2, [pc, #128]	@ (8011134 <vTaskStartScheduler+0xbc>)
 80110b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80110b4:	4b1f      	ldr	r3, [pc, #124]	@ (8011134 <vTaskStartScheduler+0xbc>)
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d002      	beq.n	80110c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80110bc:	2301      	movs	r3, #1
 80110be:	617b      	str	r3, [r7, #20]
 80110c0:	e001      	b.n	80110c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80110c2:	2300      	movs	r3, #0
 80110c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	2b01      	cmp	r3, #1
 80110ca:	d11b      	bne.n	8011104 <vTaskStartScheduler+0x8c>
	__asm volatile
 80110cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110d0:	f383 8811 	msr	BASEPRI, r3
 80110d4:	f3bf 8f6f 	isb	sy
 80110d8:	f3bf 8f4f 	dsb	sy
 80110dc:	613b      	str	r3, [r7, #16]
}
 80110de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80110e0:	4b15      	ldr	r3, [pc, #84]	@ (8011138 <vTaskStartScheduler+0xc0>)
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	334c      	adds	r3, #76	@ 0x4c
 80110e6:	4a15      	ldr	r2, [pc, #84]	@ (801113c <vTaskStartScheduler+0xc4>)
 80110e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80110ea:	4b15      	ldr	r3, [pc, #84]	@ (8011140 <vTaskStartScheduler+0xc8>)
 80110ec:	f04f 32ff 	mov.w	r2, #4294967295
 80110f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80110f2:	4b14      	ldr	r3, [pc, #80]	@ (8011144 <vTaskStartScheduler+0xcc>)
 80110f4:	2201      	movs	r2, #1
 80110f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80110f8:	4b13      	ldr	r3, [pc, #76]	@ (8011148 <vTaskStartScheduler+0xd0>)
 80110fa:	2200      	movs	r2, #0
 80110fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80110fe:	f000 fee7 	bl	8011ed0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011102:	e00f      	b.n	8011124 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011104:	697b      	ldr	r3, [r7, #20]
 8011106:	f1b3 3fff 	cmp.w	r3, #4294967295
 801110a:	d10b      	bne.n	8011124 <vTaskStartScheduler+0xac>
	__asm volatile
 801110c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011110:	f383 8811 	msr	BASEPRI, r3
 8011114:	f3bf 8f6f 	isb	sy
 8011118:	f3bf 8f4f 	dsb	sy
 801111c:	60fb      	str	r3, [r7, #12]
}
 801111e:	bf00      	nop
 8011120:	bf00      	nop
 8011122:	e7fd      	b.n	8011120 <vTaskStartScheduler+0xa8>
}
 8011124:	bf00      	nop
 8011126:	3718      	adds	r7, #24
 8011128:	46bd      	mov	sp, r7
 801112a:	bd80      	pop	{r7, pc}
 801112c:	08013e40 	.word	0x08013e40
 8011130:	08011689 	.word	0x08011689
 8011134:	20000624 	.word	0x20000624
 8011138:	20000500 	.word	0x20000500
 801113c:	20000024 	.word	0x20000024
 8011140:	20000620 	.word	0x20000620
 8011144:	2000060c 	.word	0x2000060c
 8011148:	20000604 	.word	0x20000604

0801114c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801114c:	b480      	push	{r7}
 801114e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011150:	4b04      	ldr	r3, [pc, #16]	@ (8011164 <vTaskSuspendAll+0x18>)
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	3301      	adds	r3, #1
 8011156:	4a03      	ldr	r2, [pc, #12]	@ (8011164 <vTaskSuspendAll+0x18>)
 8011158:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801115a:	bf00      	nop
 801115c:	46bd      	mov	sp, r7
 801115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011162:	4770      	bx	lr
 8011164:	20000628 	.word	0x20000628

08011168 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b084      	sub	sp, #16
 801116c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801116e:	2300      	movs	r3, #0
 8011170:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011172:	2300      	movs	r3, #0
 8011174:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011176:	4b42      	ldr	r3, [pc, #264]	@ (8011280 <xTaskResumeAll+0x118>)
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d10b      	bne.n	8011196 <xTaskResumeAll+0x2e>
	__asm volatile
 801117e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011182:	f383 8811 	msr	BASEPRI, r3
 8011186:	f3bf 8f6f 	isb	sy
 801118a:	f3bf 8f4f 	dsb	sy
 801118e:	603b      	str	r3, [r7, #0]
}
 8011190:	bf00      	nop
 8011192:	bf00      	nop
 8011194:	e7fd      	b.n	8011192 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011196:	f000 ff3f 	bl	8012018 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801119a:	4b39      	ldr	r3, [pc, #228]	@ (8011280 <xTaskResumeAll+0x118>)
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	3b01      	subs	r3, #1
 80111a0:	4a37      	ldr	r2, [pc, #220]	@ (8011280 <xTaskResumeAll+0x118>)
 80111a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111a4:	4b36      	ldr	r3, [pc, #216]	@ (8011280 <xTaskResumeAll+0x118>)
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d161      	bne.n	8011270 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80111ac:	4b35      	ldr	r3, [pc, #212]	@ (8011284 <xTaskResumeAll+0x11c>)
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d05d      	beq.n	8011270 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80111b4:	e02e      	b.n	8011214 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111b6:	4b34      	ldr	r3, [pc, #208]	@ (8011288 <xTaskResumeAll+0x120>)
 80111b8:	68db      	ldr	r3, [r3, #12]
 80111ba:	68db      	ldr	r3, [r3, #12]
 80111bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	3318      	adds	r3, #24
 80111c2:	4618      	mov	r0, r3
 80111c4:	f7ff fd49 	bl	8010c5a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	3304      	adds	r3, #4
 80111cc:	4618      	mov	r0, r3
 80111ce:	f7ff fd44 	bl	8010c5a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111d6:	2201      	movs	r2, #1
 80111d8:	409a      	lsls	r2, r3
 80111da:	4b2c      	ldr	r3, [pc, #176]	@ (801128c <xTaskResumeAll+0x124>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	4313      	orrs	r3, r2
 80111e0:	4a2a      	ldr	r2, [pc, #168]	@ (801128c <xTaskResumeAll+0x124>)
 80111e2:	6013      	str	r3, [r2, #0]
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111e8:	4613      	mov	r3, r2
 80111ea:	009b      	lsls	r3, r3, #2
 80111ec:	4413      	add	r3, r2
 80111ee:	009b      	lsls	r3, r3, #2
 80111f0:	4a27      	ldr	r2, [pc, #156]	@ (8011290 <xTaskResumeAll+0x128>)
 80111f2:	441a      	add	r2, r3
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	3304      	adds	r3, #4
 80111f8:	4619      	mov	r1, r3
 80111fa:	4610      	mov	r0, r2
 80111fc:	f7ff fcd0 	bl	8010ba0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011204:	4b23      	ldr	r3, [pc, #140]	@ (8011294 <xTaskResumeAll+0x12c>)
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801120a:	429a      	cmp	r2, r3
 801120c:	d302      	bcc.n	8011214 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801120e:	4b22      	ldr	r3, [pc, #136]	@ (8011298 <xTaskResumeAll+0x130>)
 8011210:	2201      	movs	r2, #1
 8011212:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011214:	4b1c      	ldr	r3, [pc, #112]	@ (8011288 <xTaskResumeAll+0x120>)
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d1cc      	bne.n	80111b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	2b00      	cmp	r3, #0
 8011220:	d001      	beq.n	8011226 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011222:	f000 faed 	bl	8011800 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011226:	4b1d      	ldr	r3, [pc, #116]	@ (801129c <xTaskResumeAll+0x134>)
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d010      	beq.n	8011254 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011232:	f000 f90b 	bl	801144c <xTaskIncrementTick>
 8011236:	4603      	mov	r3, r0
 8011238:	2b00      	cmp	r3, #0
 801123a:	d002      	beq.n	8011242 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 801123c:	4b16      	ldr	r3, [pc, #88]	@ (8011298 <xTaskResumeAll+0x130>)
 801123e:	2201      	movs	r2, #1
 8011240:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	3b01      	subs	r3, #1
 8011246:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d1f1      	bne.n	8011232 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801124e:	4b13      	ldr	r3, [pc, #76]	@ (801129c <xTaskResumeAll+0x134>)
 8011250:	2200      	movs	r2, #0
 8011252:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011254:	4b10      	ldr	r3, [pc, #64]	@ (8011298 <xTaskResumeAll+0x130>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d009      	beq.n	8011270 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801125c:	2301      	movs	r3, #1
 801125e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011260:	4b0f      	ldr	r3, [pc, #60]	@ (80112a0 <xTaskResumeAll+0x138>)
 8011262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011266:	601a      	str	r2, [r3, #0]
 8011268:	f3bf 8f4f 	dsb	sy
 801126c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011270:	f000 ff04 	bl	801207c <vPortExitCritical>

	return xAlreadyYielded;
 8011274:	68bb      	ldr	r3, [r7, #8]
}
 8011276:	4618      	mov	r0, r3
 8011278:	3710      	adds	r7, #16
 801127a:	46bd      	mov	sp, r7
 801127c:	bd80      	pop	{r7, pc}
 801127e:	bf00      	nop
 8011280:	20000628 	.word	0x20000628
 8011284:	20000600 	.word	0x20000600
 8011288:	200005c0 	.word	0x200005c0
 801128c:	20000608 	.word	0x20000608
 8011290:	20000504 	.word	0x20000504
 8011294:	20000500 	.word	0x20000500
 8011298:	20000614 	.word	0x20000614
 801129c:	20000610 	.word	0x20000610
 80112a0:	e000ed04 	.word	0xe000ed04

080112a4 <prvSearchForNameWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	static TCB_t *prvSearchForNameWithinSingleList( List_t *pxList, const char pcNameToQuery[] )
	{
 80112a4:	b480      	push	{r7}
 80112a6:	b08b      	sub	sp, #44	@ 0x2c
 80112a8:	af00      	add	r7, sp, #0
 80112aa:	6078      	str	r0, [r7, #4]
 80112ac:	6039      	str	r1, [r7, #0]
	TCB_t *pxNextTCB, *pxFirstTCB, *pxReturn = NULL;
 80112ae:	2300      	movs	r3, #0
 80112b0:	627b      	str	r3, [r7, #36]	@ 0x24
	char cNextChar;
	BaseType_t xBreakLoop;

		/* This function is called with the scheduler suspended. */

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d05b      	beq.n	8011372 <prvSearchForNameWithinSingleList+0xce>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );  /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	61bb      	str	r3, [r7, #24]
 80112be:	69bb      	ldr	r3, [r7, #24]
 80112c0:	685b      	ldr	r3, [r3, #4]
 80112c2:	685a      	ldr	r2, [r3, #4]
 80112c4:	69bb      	ldr	r3, [r7, #24]
 80112c6:	605a      	str	r2, [r3, #4]
 80112c8:	69bb      	ldr	r3, [r7, #24]
 80112ca:	685a      	ldr	r2, [r3, #4]
 80112cc:	69bb      	ldr	r3, [r7, #24]
 80112ce:	3308      	adds	r3, #8
 80112d0:	429a      	cmp	r2, r3
 80112d2:	d104      	bne.n	80112de <prvSearchForNameWithinSingleList+0x3a>
 80112d4:	69bb      	ldr	r3, [r7, #24]
 80112d6:	685b      	ldr	r3, [r3, #4]
 80112d8:	685a      	ldr	r2, [r3, #4]
 80112da:	69bb      	ldr	r3, [r7, #24]
 80112dc:	605a      	str	r2, [r3, #4]
 80112de:	69bb      	ldr	r3, [r7, #24]
 80112e0:	685b      	ldr	r3, [r3, #4]
 80112e2:	68db      	ldr	r3, [r3, #12]
 80112e4:	617b      	str	r3, [r7, #20]

			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	613b      	str	r3, [r7, #16]
 80112ea:	693b      	ldr	r3, [r7, #16]
 80112ec:	685b      	ldr	r3, [r3, #4]
 80112ee:	685a      	ldr	r2, [r3, #4]
 80112f0:	693b      	ldr	r3, [r7, #16]
 80112f2:	605a      	str	r2, [r3, #4]
 80112f4:	693b      	ldr	r3, [r7, #16]
 80112f6:	685a      	ldr	r2, [r3, #4]
 80112f8:	693b      	ldr	r3, [r7, #16]
 80112fa:	3308      	adds	r3, #8
 80112fc:	429a      	cmp	r2, r3
 80112fe:	d104      	bne.n	801130a <prvSearchForNameWithinSingleList+0x66>
 8011300:	693b      	ldr	r3, [r7, #16]
 8011302:	685b      	ldr	r3, [r3, #4]
 8011304:	685a      	ldr	r2, [r3, #4]
 8011306:	693b      	ldr	r3, [r7, #16]
 8011308:	605a      	str	r2, [r3, #4]
 801130a:	693b      	ldr	r3, [r7, #16]
 801130c:	685b      	ldr	r3, [r3, #4]
 801130e:	68db      	ldr	r3, [r3, #12]
 8011310:	60fb      	str	r3, [r7, #12]

				/* Check each character in the name looking for a match or
				mismatch. */
				xBreakLoop = pdFALSE;
 8011312:	2300      	movs	r3, #0
 8011314:	61fb      	str	r3, [r7, #28]
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011316:	2300      	movs	r3, #0
 8011318:	623b      	str	r3, [r7, #32]
 801131a:	e01c      	b.n	8011356 <prvSearchForNameWithinSingleList+0xb2>
				{
					cNextChar = pxNextTCB->pcTaskName[ x ];
 801131c:	68fa      	ldr	r2, [r7, #12]
 801131e:	6a3b      	ldr	r3, [r7, #32]
 8011320:	4413      	add	r3, r2
 8011322:	3334      	adds	r3, #52	@ 0x34
 8011324:	781b      	ldrb	r3, [r3, #0]
 8011326:	72fb      	strb	r3, [r7, #11]

					if( cNextChar != pcNameToQuery[ x ] )
 8011328:	683a      	ldr	r2, [r7, #0]
 801132a:	6a3b      	ldr	r3, [r7, #32]
 801132c:	4413      	add	r3, r2
 801132e:	781b      	ldrb	r3, [r3, #0]
 8011330:	7afa      	ldrb	r2, [r7, #11]
 8011332:	429a      	cmp	r2, r3
 8011334:	d002      	beq.n	801133c <prvSearchForNameWithinSingleList+0x98>
					{
						/* Characters didn't match. */
						xBreakLoop = pdTRUE;
 8011336:	2301      	movs	r3, #1
 8011338:	61fb      	str	r3, [r7, #28]
 801133a:	e006      	b.n	801134a <prvSearchForNameWithinSingleList+0xa6>
					}
					else if( cNextChar == ( char ) 0x00 )
 801133c:	7afb      	ldrb	r3, [r7, #11]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d103      	bne.n	801134a <prvSearchForNameWithinSingleList+0xa6>
					{
						/* Both strings terminated, a match must have been
						found. */
						pxReturn = pxNextTCB;
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	627b      	str	r3, [r7, #36]	@ 0x24
						xBreakLoop = pdTRUE;
 8011346:	2301      	movs	r3, #1
 8011348:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					if( xBreakLoop != pdFALSE )
 801134a:	69fb      	ldr	r3, [r7, #28]
 801134c:	2b00      	cmp	r3, #0
 801134e:	d106      	bne.n	801135e <prvSearchForNameWithinSingleList+0xba>
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011350:	6a3b      	ldr	r3, [r7, #32]
 8011352:	3301      	adds	r3, #1
 8011354:	623b      	str	r3, [r7, #32]
 8011356:	6a3b      	ldr	r3, [r7, #32]
 8011358:	2b0f      	cmp	r3, #15
 801135a:	d9df      	bls.n	801131c <prvSearchForNameWithinSingleList+0x78>
 801135c:	e000      	b.n	8011360 <prvSearchForNameWithinSingleList+0xbc>
					{
						break;
 801135e:	bf00      	nop
					}
				}

				if( pxReturn != NULL )
 8011360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011362:	2b00      	cmp	r3, #0
 8011364:	d104      	bne.n	8011370 <prvSearchForNameWithinSingleList+0xcc>
				{
					/* The handle has been found. */
					break;
				}

			} while( pxNextTCB != pxFirstTCB );
 8011366:	68fa      	ldr	r2, [r7, #12]
 8011368:	697b      	ldr	r3, [r7, #20]
 801136a:	429a      	cmp	r2, r3
 801136c:	d1bb      	bne.n	80112e6 <prvSearchForNameWithinSingleList+0x42>
 801136e:	e000      	b.n	8011372 <prvSearchForNameWithinSingleList+0xce>
					break;
 8011370:	bf00      	nop
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return pxReturn;
 8011372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8011374:	4618      	mov	r0, r3
 8011376:	372c      	adds	r7, #44	@ 0x2c
 8011378:	46bd      	mov	sp, r7
 801137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137e:	4770      	bx	lr

08011380 <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011380:	b580      	push	{r7, lr}
 8011382:	b086      	sub	sp, #24
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
	UBaseType_t uxQueue = configMAX_PRIORITIES;
 8011388:	2307      	movs	r3, #7
 801138a:	617b      	str	r3, [r7, #20]
	TCB_t* pxTCB;

		/* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
		configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 801138c:	6878      	ldr	r0, [r7, #4]
 801138e:	f7fa fea7 	bl	800c0e0 <strlen>
 8011392:	4603      	mov	r3, r0
 8011394:	2b0f      	cmp	r3, #15
 8011396:	d90b      	bls.n	80113b0 <xTaskGetHandle+0x30>
	__asm volatile
 8011398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801139c:	f383 8811 	msr	BASEPRI, r3
 80113a0:	f3bf 8f6f 	isb	sy
 80113a4:	f3bf 8f4f 	dsb	sy
 80113a8:	60fb      	str	r3, [r7, #12]
}
 80113aa:	bf00      	nop
 80113ac:	bf00      	nop
 80113ae:	e7fd      	b.n	80113ac <xTaskGetHandle+0x2c>

		vTaskSuspendAll();
 80113b0:	f7ff fecc 	bl	801114c <vTaskSuspendAll>
		{
			/* Search the ready lists. */
			do
			{
				uxQueue--;
 80113b4:	697b      	ldr	r3, [r7, #20]
 80113b6:	3b01      	subs	r3, #1
 80113b8:	617b      	str	r3, [r7, #20]
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 80113ba:	697a      	ldr	r2, [r7, #20]
 80113bc:	4613      	mov	r3, r2
 80113be:	009b      	lsls	r3, r3, #2
 80113c0:	4413      	add	r3, r2
 80113c2:	009b      	lsls	r3, r3, #2
 80113c4:	4a1c      	ldr	r2, [pc, #112]	@ (8011438 <xTaskGetHandle+0xb8>)
 80113c6:	4413      	add	r3, r2
 80113c8:	6879      	ldr	r1, [r7, #4]
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7ff ff6a 	bl	80112a4 <prvSearchForNameWithinSingleList>
 80113d0:	6138      	str	r0, [r7, #16]

				if( pxTCB != NULL )
 80113d2:	693b      	ldr	r3, [r7, #16]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d103      	bne.n	80113e0 <xTaskGetHandle+0x60>
				{
					/* Found the handle. */
					break;
				}

			} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113d8:	697b      	ldr	r3, [r7, #20]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d1ea      	bne.n	80113b4 <xTaskGetHandle+0x34>
 80113de:	e000      	b.n	80113e2 <xTaskGetHandle+0x62>
					break;
 80113e0:	bf00      	nop

			/* Search the delayed lists. */
			if( pxTCB == NULL )
 80113e2:	693b      	ldr	r3, [r7, #16]
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d106      	bne.n	80113f6 <xTaskGetHandle+0x76>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 80113e8:	4b14      	ldr	r3, [pc, #80]	@ (801143c <xTaskGetHandle+0xbc>)
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	6879      	ldr	r1, [r7, #4]
 80113ee:	4618      	mov	r0, r3
 80113f0:	f7ff ff58 	bl	80112a4 <prvSearchForNameWithinSingleList>
 80113f4:	6138      	str	r0, [r7, #16]
			}

			if( pxTCB == NULL )
 80113f6:	693b      	ldr	r3, [r7, #16]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d106      	bne.n	801140a <xTaskGetHandle+0x8a>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 80113fc:	4b10      	ldr	r3, [pc, #64]	@ (8011440 <xTaskGetHandle+0xc0>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	6879      	ldr	r1, [r7, #4]
 8011402:	4618      	mov	r0, r3
 8011404:	f7ff ff4e 	bl	80112a4 <prvSearchForNameWithinSingleList>
 8011408:	6138      	str	r0, [r7, #16]
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( pxTCB == NULL )
 801140a:	693b      	ldr	r3, [r7, #16]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d104      	bne.n	801141a <xTaskGetHandle+0x9a>
				{
					/* Search the suspended list. */
					pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 8011410:	6879      	ldr	r1, [r7, #4]
 8011412:	480c      	ldr	r0, [pc, #48]	@ (8011444 <xTaskGetHandle+0xc4>)
 8011414:	f7ff ff46 	bl	80112a4 <prvSearchForNameWithinSingleList>
 8011418:	6138      	str	r0, [r7, #16]
			}
			#endif

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( pxTCB == NULL )
 801141a:	693b      	ldr	r3, [r7, #16]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d104      	bne.n	801142a <xTaskGetHandle+0xaa>
				{
					/* Search the deleted list. */
					pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 8011420:	6879      	ldr	r1, [r7, #4]
 8011422:	4809      	ldr	r0, [pc, #36]	@ (8011448 <xTaskGetHandle+0xc8>)
 8011424:	f7ff ff3e 	bl	80112a4 <prvSearchForNameWithinSingleList>
 8011428:	6138      	str	r0, [r7, #16]
				}
			}
			#endif
		}
		( void ) xTaskResumeAll();
 801142a:	f7ff fe9d 	bl	8011168 <xTaskResumeAll>

		return pxTCB;
 801142e:	693b      	ldr	r3, [r7, #16]
	}
 8011430:	4618      	mov	r0, r3
 8011432:	3718      	adds	r7, #24
 8011434:	46bd      	mov	sp, r7
 8011436:	bd80      	pop	{r7, pc}
 8011438:	20000504 	.word	0x20000504
 801143c:	200005b8 	.word	0x200005b8
 8011440:	200005bc 	.word	0x200005bc
 8011444:	200005ec 	.word	0x200005ec
 8011448:	200005d4 	.word	0x200005d4

0801144c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801144c:	b580      	push	{r7, lr}
 801144e:	b086      	sub	sp, #24
 8011450:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011452:	2300      	movs	r3, #0
 8011454:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011456:	4b4f      	ldr	r3, [pc, #316]	@ (8011594 <xTaskIncrementTick+0x148>)
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	2b00      	cmp	r3, #0
 801145c:	f040 808f 	bne.w	801157e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011460:	4b4d      	ldr	r3, [pc, #308]	@ (8011598 <xTaskIncrementTick+0x14c>)
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	3301      	adds	r3, #1
 8011466:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011468:	4a4b      	ldr	r2, [pc, #300]	@ (8011598 <xTaskIncrementTick+0x14c>)
 801146a:	693b      	ldr	r3, [r7, #16]
 801146c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801146e:	693b      	ldr	r3, [r7, #16]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d121      	bne.n	80114b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011474:	4b49      	ldr	r3, [pc, #292]	@ (801159c <xTaskIncrementTick+0x150>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d00b      	beq.n	8011496 <xTaskIncrementTick+0x4a>
	__asm volatile
 801147e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011482:	f383 8811 	msr	BASEPRI, r3
 8011486:	f3bf 8f6f 	isb	sy
 801148a:	f3bf 8f4f 	dsb	sy
 801148e:	603b      	str	r3, [r7, #0]
}
 8011490:	bf00      	nop
 8011492:	bf00      	nop
 8011494:	e7fd      	b.n	8011492 <xTaskIncrementTick+0x46>
 8011496:	4b41      	ldr	r3, [pc, #260]	@ (801159c <xTaskIncrementTick+0x150>)
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	60fb      	str	r3, [r7, #12]
 801149c:	4b40      	ldr	r3, [pc, #256]	@ (80115a0 <xTaskIncrementTick+0x154>)
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	4a3e      	ldr	r2, [pc, #248]	@ (801159c <xTaskIncrementTick+0x150>)
 80114a2:	6013      	str	r3, [r2, #0]
 80114a4:	4a3e      	ldr	r2, [pc, #248]	@ (80115a0 <xTaskIncrementTick+0x154>)
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	6013      	str	r3, [r2, #0]
 80114aa:	4b3e      	ldr	r3, [pc, #248]	@ (80115a4 <xTaskIncrementTick+0x158>)
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	3301      	adds	r3, #1
 80114b0:	4a3c      	ldr	r2, [pc, #240]	@ (80115a4 <xTaskIncrementTick+0x158>)
 80114b2:	6013      	str	r3, [r2, #0]
 80114b4:	f000 f9a4 	bl	8011800 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80114b8:	4b3b      	ldr	r3, [pc, #236]	@ (80115a8 <xTaskIncrementTick+0x15c>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	693a      	ldr	r2, [r7, #16]
 80114be:	429a      	cmp	r2, r3
 80114c0:	d348      	bcc.n	8011554 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80114c2:	4b36      	ldr	r3, [pc, #216]	@ (801159c <xTaskIncrementTick+0x150>)
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d104      	bne.n	80114d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114cc:	4b36      	ldr	r3, [pc, #216]	@ (80115a8 <xTaskIncrementTick+0x15c>)
 80114ce:	f04f 32ff 	mov.w	r2, #4294967295
 80114d2:	601a      	str	r2, [r3, #0]
					break;
 80114d4:	e03e      	b.n	8011554 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114d6:	4b31      	ldr	r3, [pc, #196]	@ (801159c <xTaskIncrementTick+0x150>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	68db      	ldr	r3, [r3, #12]
 80114dc:	68db      	ldr	r3, [r3, #12]
 80114de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80114e0:	68bb      	ldr	r3, [r7, #8]
 80114e2:	685b      	ldr	r3, [r3, #4]
 80114e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80114e6:	693a      	ldr	r2, [r7, #16]
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	429a      	cmp	r2, r3
 80114ec:	d203      	bcs.n	80114f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80114ee:	4a2e      	ldr	r2, [pc, #184]	@ (80115a8 <xTaskIncrementTick+0x15c>)
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80114f4:	e02e      	b.n	8011554 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80114f6:	68bb      	ldr	r3, [r7, #8]
 80114f8:	3304      	adds	r3, #4
 80114fa:	4618      	mov	r0, r3
 80114fc:	f7ff fbad 	bl	8010c5a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011500:	68bb      	ldr	r3, [r7, #8]
 8011502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011504:	2b00      	cmp	r3, #0
 8011506:	d004      	beq.n	8011512 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011508:	68bb      	ldr	r3, [r7, #8]
 801150a:	3318      	adds	r3, #24
 801150c:	4618      	mov	r0, r3
 801150e:	f7ff fba4 	bl	8010c5a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011512:	68bb      	ldr	r3, [r7, #8]
 8011514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011516:	2201      	movs	r2, #1
 8011518:	409a      	lsls	r2, r3
 801151a:	4b24      	ldr	r3, [pc, #144]	@ (80115ac <xTaskIncrementTick+0x160>)
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	4313      	orrs	r3, r2
 8011520:	4a22      	ldr	r2, [pc, #136]	@ (80115ac <xTaskIncrementTick+0x160>)
 8011522:	6013      	str	r3, [r2, #0]
 8011524:	68bb      	ldr	r3, [r7, #8]
 8011526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011528:	4613      	mov	r3, r2
 801152a:	009b      	lsls	r3, r3, #2
 801152c:	4413      	add	r3, r2
 801152e:	009b      	lsls	r3, r3, #2
 8011530:	4a1f      	ldr	r2, [pc, #124]	@ (80115b0 <xTaskIncrementTick+0x164>)
 8011532:	441a      	add	r2, r3
 8011534:	68bb      	ldr	r3, [r7, #8]
 8011536:	3304      	adds	r3, #4
 8011538:	4619      	mov	r1, r3
 801153a:	4610      	mov	r0, r2
 801153c:	f7ff fb30 	bl	8010ba0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011540:	68bb      	ldr	r3, [r7, #8]
 8011542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011544:	4b1b      	ldr	r3, [pc, #108]	@ (80115b4 <xTaskIncrementTick+0x168>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801154a:	429a      	cmp	r2, r3
 801154c:	d3b9      	bcc.n	80114c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801154e:	2301      	movs	r3, #1
 8011550:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011552:	e7b6      	b.n	80114c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011554:	4b17      	ldr	r3, [pc, #92]	@ (80115b4 <xTaskIncrementTick+0x168>)
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801155a:	4915      	ldr	r1, [pc, #84]	@ (80115b0 <xTaskIncrementTick+0x164>)
 801155c:	4613      	mov	r3, r2
 801155e:	009b      	lsls	r3, r3, #2
 8011560:	4413      	add	r3, r2
 8011562:	009b      	lsls	r3, r3, #2
 8011564:	440b      	add	r3, r1
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	2b01      	cmp	r3, #1
 801156a:	d901      	bls.n	8011570 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 801156c:	2301      	movs	r3, #1
 801156e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011570:	4b11      	ldr	r3, [pc, #68]	@ (80115b8 <xTaskIncrementTick+0x16c>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	2b00      	cmp	r3, #0
 8011576:	d007      	beq.n	8011588 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8011578:	2301      	movs	r3, #1
 801157a:	617b      	str	r3, [r7, #20]
 801157c:	e004      	b.n	8011588 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801157e:	4b0f      	ldr	r3, [pc, #60]	@ (80115bc <xTaskIncrementTick+0x170>)
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	3301      	adds	r3, #1
 8011584:	4a0d      	ldr	r2, [pc, #52]	@ (80115bc <xTaskIncrementTick+0x170>)
 8011586:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011588:	697b      	ldr	r3, [r7, #20]
}
 801158a:	4618      	mov	r0, r3
 801158c:	3718      	adds	r7, #24
 801158e:	46bd      	mov	sp, r7
 8011590:	bd80      	pop	{r7, pc}
 8011592:	bf00      	nop
 8011594:	20000628 	.word	0x20000628
 8011598:	20000604 	.word	0x20000604
 801159c:	200005b8 	.word	0x200005b8
 80115a0:	200005bc 	.word	0x200005bc
 80115a4:	20000618 	.word	0x20000618
 80115a8:	20000620 	.word	0x20000620
 80115ac:	20000608 	.word	0x20000608
 80115b0:	20000504 	.word	0x20000504
 80115b4:	20000500 	.word	0x20000500
 80115b8:	20000614 	.word	0x20000614
 80115bc:	20000610 	.word	0x20000610

080115c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80115c0:	b480      	push	{r7}
 80115c2:	b087      	sub	sp, #28
 80115c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80115c6:	4b2a      	ldr	r3, [pc, #168]	@ (8011670 <vTaskSwitchContext+0xb0>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d003      	beq.n	80115d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80115ce:	4b29      	ldr	r3, [pc, #164]	@ (8011674 <vTaskSwitchContext+0xb4>)
 80115d0:	2201      	movs	r2, #1
 80115d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80115d4:	e045      	b.n	8011662 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80115d6:	4b27      	ldr	r3, [pc, #156]	@ (8011674 <vTaskSwitchContext+0xb4>)
 80115d8:	2200      	movs	r2, #0
 80115da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80115dc:	4b26      	ldr	r3, [pc, #152]	@ (8011678 <vTaskSwitchContext+0xb8>)
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	fab3 f383 	clz	r3, r3
 80115e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80115ea:	7afb      	ldrb	r3, [r7, #11]
 80115ec:	f1c3 031f 	rsb	r3, r3, #31
 80115f0:	617b      	str	r3, [r7, #20]
 80115f2:	4922      	ldr	r1, [pc, #136]	@ (801167c <vTaskSwitchContext+0xbc>)
 80115f4:	697a      	ldr	r2, [r7, #20]
 80115f6:	4613      	mov	r3, r2
 80115f8:	009b      	lsls	r3, r3, #2
 80115fa:	4413      	add	r3, r2
 80115fc:	009b      	lsls	r3, r3, #2
 80115fe:	440b      	add	r3, r1
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d10b      	bne.n	801161e <vTaskSwitchContext+0x5e>
	__asm volatile
 8011606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801160a:	f383 8811 	msr	BASEPRI, r3
 801160e:	f3bf 8f6f 	isb	sy
 8011612:	f3bf 8f4f 	dsb	sy
 8011616:	607b      	str	r3, [r7, #4]
}
 8011618:	bf00      	nop
 801161a:	bf00      	nop
 801161c:	e7fd      	b.n	801161a <vTaskSwitchContext+0x5a>
 801161e:	697a      	ldr	r2, [r7, #20]
 8011620:	4613      	mov	r3, r2
 8011622:	009b      	lsls	r3, r3, #2
 8011624:	4413      	add	r3, r2
 8011626:	009b      	lsls	r3, r3, #2
 8011628:	4a14      	ldr	r2, [pc, #80]	@ (801167c <vTaskSwitchContext+0xbc>)
 801162a:	4413      	add	r3, r2
 801162c:	613b      	str	r3, [r7, #16]
 801162e:	693b      	ldr	r3, [r7, #16]
 8011630:	685b      	ldr	r3, [r3, #4]
 8011632:	685a      	ldr	r2, [r3, #4]
 8011634:	693b      	ldr	r3, [r7, #16]
 8011636:	605a      	str	r2, [r3, #4]
 8011638:	693b      	ldr	r3, [r7, #16]
 801163a:	685a      	ldr	r2, [r3, #4]
 801163c:	693b      	ldr	r3, [r7, #16]
 801163e:	3308      	adds	r3, #8
 8011640:	429a      	cmp	r2, r3
 8011642:	d104      	bne.n	801164e <vTaskSwitchContext+0x8e>
 8011644:	693b      	ldr	r3, [r7, #16]
 8011646:	685b      	ldr	r3, [r3, #4]
 8011648:	685a      	ldr	r2, [r3, #4]
 801164a:	693b      	ldr	r3, [r7, #16]
 801164c:	605a      	str	r2, [r3, #4]
 801164e:	693b      	ldr	r3, [r7, #16]
 8011650:	685b      	ldr	r3, [r3, #4]
 8011652:	68db      	ldr	r3, [r3, #12]
 8011654:	4a0a      	ldr	r2, [pc, #40]	@ (8011680 <vTaskSwitchContext+0xc0>)
 8011656:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011658:	4b09      	ldr	r3, [pc, #36]	@ (8011680 <vTaskSwitchContext+0xc0>)
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	334c      	adds	r3, #76	@ 0x4c
 801165e:	4a09      	ldr	r2, [pc, #36]	@ (8011684 <vTaskSwitchContext+0xc4>)
 8011660:	6013      	str	r3, [r2, #0]
}
 8011662:	bf00      	nop
 8011664:	371c      	adds	r7, #28
 8011666:	46bd      	mov	sp, r7
 8011668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801166c:	4770      	bx	lr
 801166e:	bf00      	nop
 8011670:	20000628 	.word	0x20000628
 8011674:	20000614 	.word	0x20000614
 8011678:	20000608 	.word	0x20000608
 801167c:	20000504 	.word	0x20000504
 8011680:	20000500 	.word	0x20000500
 8011684:	20000024 	.word	0x20000024

08011688 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011688:	b580      	push	{r7, lr}
 801168a:	b082      	sub	sp, #8
 801168c:	af00      	add	r7, sp, #0
 801168e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011690:	f000 f852 	bl	8011738 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011694:	4b06      	ldr	r3, [pc, #24]	@ (80116b0 <prvIdleTask+0x28>)
 8011696:	681b      	ldr	r3, [r3, #0]
 8011698:	2b01      	cmp	r3, #1
 801169a:	d9f9      	bls.n	8011690 <prvIdleTask+0x8>
			{
				taskYIELD();
 801169c:	4b05      	ldr	r3, [pc, #20]	@ (80116b4 <prvIdleTask+0x2c>)
 801169e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116a2:	601a      	str	r2, [r3, #0]
 80116a4:	f3bf 8f4f 	dsb	sy
 80116a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80116ac:	e7f0      	b.n	8011690 <prvIdleTask+0x8>
 80116ae:	bf00      	nop
 80116b0:	20000504 	.word	0x20000504
 80116b4:	e000ed04 	.word	0xe000ed04

080116b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b082      	sub	sp, #8
 80116bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80116be:	2300      	movs	r3, #0
 80116c0:	607b      	str	r3, [r7, #4]
 80116c2:	e00c      	b.n	80116de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80116c4:	687a      	ldr	r2, [r7, #4]
 80116c6:	4613      	mov	r3, r2
 80116c8:	009b      	lsls	r3, r3, #2
 80116ca:	4413      	add	r3, r2
 80116cc:	009b      	lsls	r3, r3, #2
 80116ce:	4a12      	ldr	r2, [pc, #72]	@ (8011718 <prvInitialiseTaskLists+0x60>)
 80116d0:	4413      	add	r3, r2
 80116d2:	4618      	mov	r0, r3
 80116d4:	f7ff fa37 	bl	8010b46 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	3301      	adds	r3, #1
 80116dc:	607b      	str	r3, [r7, #4]
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2b06      	cmp	r3, #6
 80116e2:	d9ef      	bls.n	80116c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80116e4:	480d      	ldr	r0, [pc, #52]	@ (801171c <prvInitialiseTaskLists+0x64>)
 80116e6:	f7ff fa2e 	bl	8010b46 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80116ea:	480d      	ldr	r0, [pc, #52]	@ (8011720 <prvInitialiseTaskLists+0x68>)
 80116ec:	f7ff fa2b 	bl	8010b46 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80116f0:	480c      	ldr	r0, [pc, #48]	@ (8011724 <prvInitialiseTaskLists+0x6c>)
 80116f2:	f7ff fa28 	bl	8010b46 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80116f6:	480c      	ldr	r0, [pc, #48]	@ (8011728 <prvInitialiseTaskLists+0x70>)
 80116f8:	f7ff fa25 	bl	8010b46 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80116fc:	480b      	ldr	r0, [pc, #44]	@ (801172c <prvInitialiseTaskLists+0x74>)
 80116fe:	f7ff fa22 	bl	8010b46 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011702:	4b0b      	ldr	r3, [pc, #44]	@ (8011730 <prvInitialiseTaskLists+0x78>)
 8011704:	4a05      	ldr	r2, [pc, #20]	@ (801171c <prvInitialiseTaskLists+0x64>)
 8011706:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011708:	4b0a      	ldr	r3, [pc, #40]	@ (8011734 <prvInitialiseTaskLists+0x7c>)
 801170a:	4a05      	ldr	r2, [pc, #20]	@ (8011720 <prvInitialiseTaskLists+0x68>)
 801170c:	601a      	str	r2, [r3, #0]
}
 801170e:	bf00      	nop
 8011710:	3708      	adds	r7, #8
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}
 8011716:	bf00      	nop
 8011718:	20000504 	.word	0x20000504
 801171c:	20000590 	.word	0x20000590
 8011720:	200005a4 	.word	0x200005a4
 8011724:	200005c0 	.word	0x200005c0
 8011728:	200005d4 	.word	0x200005d4
 801172c:	200005ec 	.word	0x200005ec
 8011730:	200005b8 	.word	0x200005b8
 8011734:	200005bc 	.word	0x200005bc

08011738 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b082      	sub	sp, #8
 801173c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801173e:	e019      	b.n	8011774 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011740:	f000 fc6a 	bl	8012018 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011744:	4b10      	ldr	r3, [pc, #64]	@ (8011788 <prvCheckTasksWaitingTermination+0x50>)
 8011746:	68db      	ldr	r3, [r3, #12]
 8011748:	68db      	ldr	r3, [r3, #12]
 801174a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	3304      	adds	r3, #4
 8011750:	4618      	mov	r0, r3
 8011752:	f7ff fa82 	bl	8010c5a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011756:	4b0d      	ldr	r3, [pc, #52]	@ (801178c <prvCheckTasksWaitingTermination+0x54>)
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	3b01      	subs	r3, #1
 801175c:	4a0b      	ldr	r2, [pc, #44]	@ (801178c <prvCheckTasksWaitingTermination+0x54>)
 801175e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011760:	4b0b      	ldr	r3, [pc, #44]	@ (8011790 <prvCheckTasksWaitingTermination+0x58>)
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	3b01      	subs	r3, #1
 8011766:	4a0a      	ldr	r2, [pc, #40]	@ (8011790 <prvCheckTasksWaitingTermination+0x58>)
 8011768:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801176a:	f000 fc87 	bl	801207c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801176e:	6878      	ldr	r0, [r7, #4]
 8011770:	f000 f810 	bl	8011794 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011774:	4b06      	ldr	r3, [pc, #24]	@ (8011790 <prvCheckTasksWaitingTermination+0x58>)
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	2b00      	cmp	r3, #0
 801177a:	d1e1      	bne.n	8011740 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801177c:	bf00      	nop
 801177e:	bf00      	nop
 8011780:	3708      	adds	r7, #8
 8011782:	46bd      	mov	sp, r7
 8011784:	bd80      	pop	{r7, pc}
 8011786:	bf00      	nop
 8011788:	200005d4 	.word	0x200005d4
 801178c:	20000600 	.word	0x20000600
 8011790:	200005e8 	.word	0x200005e8

08011794 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011794:	b580      	push	{r7, lr}
 8011796:	b084      	sub	sp, #16
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	334c      	adds	r3, #76	@ 0x4c
 80117a0:	4618      	mov	r0, r3
 80117a2:	f001 fb11 	bl	8012dc8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d108      	bne.n	80117c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80117b4:	4618      	mov	r0, r3
 80117b6:	f000 fe1f 	bl	80123f8 <vPortFree>
				vPortFree( pxTCB );
 80117ba:	6878      	ldr	r0, [r7, #4]
 80117bc:	f000 fe1c 	bl	80123f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80117c0:	e019      	b.n	80117f6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80117c8:	2b01      	cmp	r3, #1
 80117ca:	d103      	bne.n	80117d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80117cc:	6878      	ldr	r0, [r7, #4]
 80117ce:	f000 fe13 	bl	80123f8 <vPortFree>
	}
 80117d2:	e010      	b.n	80117f6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80117da:	2b02      	cmp	r3, #2
 80117dc:	d00b      	beq.n	80117f6 <prvDeleteTCB+0x62>
	__asm volatile
 80117de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117e2:	f383 8811 	msr	BASEPRI, r3
 80117e6:	f3bf 8f6f 	isb	sy
 80117ea:	f3bf 8f4f 	dsb	sy
 80117ee:	60fb      	str	r3, [r7, #12]
}
 80117f0:	bf00      	nop
 80117f2:	bf00      	nop
 80117f4:	e7fd      	b.n	80117f2 <prvDeleteTCB+0x5e>
	}
 80117f6:	bf00      	nop
 80117f8:	3710      	adds	r7, #16
 80117fa:	46bd      	mov	sp, r7
 80117fc:	bd80      	pop	{r7, pc}
	...

08011800 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011800:	b480      	push	{r7}
 8011802:	b083      	sub	sp, #12
 8011804:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011806:	4b0c      	ldr	r3, [pc, #48]	@ (8011838 <prvResetNextTaskUnblockTime+0x38>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d104      	bne.n	801181a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011810:	4b0a      	ldr	r3, [pc, #40]	@ (801183c <prvResetNextTaskUnblockTime+0x3c>)
 8011812:	f04f 32ff 	mov.w	r2, #4294967295
 8011816:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011818:	e008      	b.n	801182c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801181a:	4b07      	ldr	r3, [pc, #28]	@ (8011838 <prvResetNextTaskUnblockTime+0x38>)
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	68db      	ldr	r3, [r3, #12]
 8011820:	68db      	ldr	r3, [r3, #12]
 8011822:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	685b      	ldr	r3, [r3, #4]
 8011828:	4a04      	ldr	r2, [pc, #16]	@ (801183c <prvResetNextTaskUnblockTime+0x3c>)
 801182a:	6013      	str	r3, [r2, #0]
}
 801182c:	bf00      	nop
 801182e:	370c      	adds	r7, #12
 8011830:	46bd      	mov	sp, r7
 8011832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011836:	4770      	bx	lr
 8011838:	200005b8 	.word	0x200005b8
 801183c:	20000620 	.word	0x20000620

08011840 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8011840:	b580      	push	{r7, lr}
 8011842:	b084      	sub	sp, #16
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
 8011848:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 801184a:	f000 fbe5 	bl	8012018 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 801184e:	4b20      	ldr	r3, [pc, #128]	@ (80118d0 <ulTaskNotifyTake+0x90>)
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8011856:	2b00      	cmp	r3, #0
 8011858:	d113      	bne.n	8011882 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801185a:	4b1d      	ldr	r3, [pc, #116]	@ (80118d0 <ulTaskNotifyTake+0x90>)
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	2201      	movs	r2, #1
 8011860:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d00b      	beq.n	8011882 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801186a:	2101      	movs	r1, #1
 801186c:	6838      	ldr	r0, [r7, #0]
 801186e:	f000 fa3b 	bl	8011ce8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8011872:	4b18      	ldr	r3, [pc, #96]	@ (80118d4 <ulTaskNotifyTake+0x94>)
 8011874:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011878:	601a      	str	r2, [r3, #0]
 801187a:	f3bf 8f4f 	dsb	sy
 801187e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011882:	f000 fbfb 	bl	801207c <vPortExitCritical>

		taskENTER_CRITICAL();
 8011886:	f000 fbc7 	bl	8012018 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 801188a:	4b11      	ldr	r3, [pc, #68]	@ (80118d0 <ulTaskNotifyTake+0x90>)
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8011892:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d00e      	beq.n	80118b8 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	2b00      	cmp	r3, #0
 801189e:	d005      	beq.n	80118ac <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80118a0:	4b0b      	ldr	r3, [pc, #44]	@ (80118d0 <ulTaskNotifyTake+0x90>)
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	2200      	movs	r2, #0
 80118a6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80118aa:	e005      	b.n	80118b8 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80118ac:	4b08      	ldr	r3, [pc, #32]	@ (80118d0 <ulTaskNotifyTake+0x90>)
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	68fa      	ldr	r2, [r7, #12]
 80118b2:	3a01      	subs	r2, #1
 80118b4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80118b8:	4b05      	ldr	r3, [pc, #20]	@ (80118d0 <ulTaskNotifyTake+0x90>)
 80118ba:	681b      	ldr	r3, [r3, #0]
 80118bc:	2200      	movs	r2, #0
 80118be:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 80118c2:	f000 fbdb 	bl	801207c <vPortExitCritical>

		return ulReturn;
 80118c6:	68fb      	ldr	r3, [r7, #12]
	}
 80118c8:	4618      	mov	r0, r3
 80118ca:	3710      	adds	r7, #16
 80118cc:	46bd      	mov	sp, r7
 80118ce:	bd80      	pop	{r7, pc}
 80118d0:	20000500 	.word	0x20000500
 80118d4:	e000ed04 	.word	0xe000ed04

080118d8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80118d8:	b580      	push	{r7, lr}
 80118da:	b086      	sub	sp, #24
 80118dc:	af00      	add	r7, sp, #0
 80118de:	60f8      	str	r0, [r7, #12]
 80118e0:	60b9      	str	r1, [r7, #8]
 80118e2:	607a      	str	r2, [r7, #4]
 80118e4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80118e6:	f000 fb97 	bl	8012018 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80118ea:	4b29      	ldr	r3, [pc, #164]	@ (8011990 <xTaskNotifyWait+0xb8>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80118f2:	b2db      	uxtb	r3, r3
 80118f4:	2b02      	cmp	r3, #2
 80118f6:	d01c      	beq.n	8011932 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80118f8:	4b25      	ldr	r3, [pc, #148]	@ (8011990 <xTaskNotifyWait+0xb8>)
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8011900:	68fa      	ldr	r2, [r7, #12]
 8011902:	43d2      	mvns	r2, r2
 8011904:	400a      	ands	r2, r1
 8011906:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801190a:	4b21      	ldr	r3, [pc, #132]	@ (8011990 <xTaskNotifyWait+0xb8>)
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	2201      	movs	r2, #1
 8011910:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	2b00      	cmp	r3, #0
 8011918:	d00b      	beq.n	8011932 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801191a:	2101      	movs	r1, #1
 801191c:	6838      	ldr	r0, [r7, #0]
 801191e:	f000 f9e3 	bl	8011ce8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8011922:	4b1c      	ldr	r3, [pc, #112]	@ (8011994 <xTaskNotifyWait+0xbc>)
 8011924:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011928:	601a      	str	r2, [r3, #0]
 801192a:	f3bf 8f4f 	dsb	sy
 801192e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011932:	f000 fba3 	bl	801207c <vPortExitCritical>

		taskENTER_CRITICAL();
 8011936:	f000 fb6f 	bl	8012018 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d005      	beq.n	801194c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8011940:	4b13      	ldr	r3, [pc, #76]	@ (8011990 <xTaskNotifyWait+0xb8>)
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801194c:	4b10      	ldr	r3, [pc, #64]	@ (8011990 <xTaskNotifyWait+0xb8>)
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8011954:	b2db      	uxtb	r3, r3
 8011956:	2b02      	cmp	r3, #2
 8011958:	d002      	beq.n	8011960 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 801195a:	2300      	movs	r3, #0
 801195c:	617b      	str	r3, [r7, #20]
 801195e:	e00a      	b.n	8011976 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8011960:	4b0b      	ldr	r3, [pc, #44]	@ (8011990 <xTaskNotifyWait+0xb8>)
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8011968:	68ba      	ldr	r2, [r7, #8]
 801196a:	43d2      	mvns	r2, r2
 801196c:	400a      	ands	r2, r1
 801196e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				xReturn = pdTRUE;
 8011972:	2301      	movs	r3, #1
 8011974:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011976:	4b06      	ldr	r3, [pc, #24]	@ (8011990 <xTaskNotifyWait+0xb8>)
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	2200      	movs	r2, #0
 801197c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8011980:	f000 fb7c 	bl	801207c <vPortExitCritical>

		return xReturn;
 8011984:	697b      	ldr	r3, [r7, #20]
	}
 8011986:	4618      	mov	r0, r3
 8011988:	3718      	adds	r7, #24
 801198a:	46bd      	mov	sp, r7
 801198c:	bd80      	pop	{r7, pc}
 801198e:	bf00      	nop
 8011990:	20000500 	.word	0x20000500
 8011994:	e000ed04 	.word	0xe000ed04

08011998 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011998:	b580      	push	{r7, lr}
 801199a:	b08a      	sub	sp, #40	@ 0x28
 801199c:	af00      	add	r7, sp, #0
 801199e:	60f8      	str	r0, [r7, #12]
 80119a0:	60b9      	str	r1, [r7, #8]
 80119a2:	603b      	str	r3, [r7, #0]
 80119a4:	4613      	mov	r3, r2
 80119a6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80119a8:	2301      	movs	r3, #1
 80119aa:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d10b      	bne.n	80119ca <xTaskGenericNotify+0x32>
	__asm volatile
 80119b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119b6:	f383 8811 	msr	BASEPRI, r3
 80119ba:	f3bf 8f6f 	isb	sy
 80119be:	f3bf 8f4f 	dsb	sy
 80119c2:	61bb      	str	r3, [r7, #24]
}
 80119c4:	bf00      	nop
 80119c6:	bf00      	nop
 80119c8:	e7fd      	b.n	80119c6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80119ce:	f000 fb23 	bl	8012018 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80119d2:	683b      	ldr	r3, [r7, #0]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d004      	beq.n	80119e2 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80119d8:	6a3b      	ldr	r3, [r7, #32]
 80119da:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80119e2:	6a3b      	ldr	r3, [r7, #32]
 80119e4:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80119e8:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80119ea:	6a3b      	ldr	r3, [r7, #32]
 80119ec:	2202      	movs	r2, #2
 80119ee:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 80119f2:	79fb      	ldrb	r3, [r7, #7]
 80119f4:	2b04      	cmp	r3, #4
 80119f6:	d82e      	bhi.n	8011a56 <xTaskGenericNotify+0xbe>
 80119f8:	a201      	add	r2, pc, #4	@ (adr r2, 8011a00 <xTaskGenericNotify+0x68>)
 80119fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119fe:	bf00      	nop
 8011a00:	08011a7b 	.word	0x08011a7b
 8011a04:	08011a15 	.word	0x08011a15
 8011a08:	08011a27 	.word	0x08011a27
 8011a0c:	08011a37 	.word	0x08011a37
 8011a10:	08011a41 	.word	0x08011a41
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011a14:	6a3b      	ldr	r3, [r7, #32]
 8011a16:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8011a1a:	68bb      	ldr	r3, [r7, #8]
 8011a1c:	431a      	orrs	r2, r3
 8011a1e:	6a3b      	ldr	r3, [r7, #32]
 8011a20:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8011a24:	e02c      	b.n	8011a80 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011a26:	6a3b      	ldr	r3, [r7, #32]
 8011a28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8011a2c:	1c5a      	adds	r2, r3, #1
 8011a2e:	6a3b      	ldr	r3, [r7, #32]
 8011a30:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8011a34:	e024      	b.n	8011a80 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011a36:	6a3b      	ldr	r3, [r7, #32]
 8011a38:	68ba      	ldr	r2, [r7, #8]
 8011a3a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8011a3e:	e01f      	b.n	8011a80 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011a40:	7ffb      	ldrb	r3, [r7, #31]
 8011a42:	2b02      	cmp	r3, #2
 8011a44:	d004      	beq.n	8011a50 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011a46:	6a3b      	ldr	r3, [r7, #32]
 8011a48:	68ba      	ldr	r2, [r7, #8]
 8011a4a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011a4e:	e017      	b.n	8011a80 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8011a50:	2300      	movs	r3, #0
 8011a52:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8011a54:	e014      	b.n	8011a80 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011a56:	6a3b      	ldr	r3, [r7, #32]
 8011a58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8011a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a60:	d00d      	beq.n	8011a7e <xTaskGenericNotify+0xe6>
	__asm volatile
 8011a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a66:	f383 8811 	msr	BASEPRI, r3
 8011a6a:	f3bf 8f6f 	isb	sy
 8011a6e:	f3bf 8f4f 	dsb	sy
 8011a72:	617b      	str	r3, [r7, #20]
}
 8011a74:	bf00      	nop
 8011a76:	bf00      	nop
 8011a78:	e7fd      	b.n	8011a76 <xTaskGenericNotify+0xde>
					break;
 8011a7a:	bf00      	nop
 8011a7c:	e000      	b.n	8011a80 <xTaskGenericNotify+0xe8>

					break;
 8011a7e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011a80:	7ffb      	ldrb	r3, [r7, #31]
 8011a82:	2b01      	cmp	r3, #1
 8011a84:	d13a      	bne.n	8011afc <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011a86:	6a3b      	ldr	r3, [r7, #32]
 8011a88:	3304      	adds	r3, #4
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	f7ff f8e5 	bl	8010c5a <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8011a90:	6a3b      	ldr	r3, [r7, #32]
 8011a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a94:	2201      	movs	r2, #1
 8011a96:	409a      	lsls	r2, r3
 8011a98:	4b1c      	ldr	r3, [pc, #112]	@ (8011b0c <xTaskGenericNotify+0x174>)
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	4313      	orrs	r3, r2
 8011a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8011b0c <xTaskGenericNotify+0x174>)
 8011aa0:	6013      	str	r3, [r2, #0]
 8011aa2:	6a3b      	ldr	r3, [r7, #32]
 8011aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011aa6:	4613      	mov	r3, r2
 8011aa8:	009b      	lsls	r3, r3, #2
 8011aaa:	4413      	add	r3, r2
 8011aac:	009b      	lsls	r3, r3, #2
 8011aae:	4a18      	ldr	r2, [pc, #96]	@ (8011b10 <xTaskGenericNotify+0x178>)
 8011ab0:	441a      	add	r2, r3
 8011ab2:	6a3b      	ldr	r3, [r7, #32]
 8011ab4:	3304      	adds	r3, #4
 8011ab6:	4619      	mov	r1, r3
 8011ab8:	4610      	mov	r0, r2
 8011aba:	f7ff f871 	bl	8010ba0 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011abe:	6a3b      	ldr	r3, [r7, #32]
 8011ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d00b      	beq.n	8011ade <xTaskGenericNotify+0x146>
	__asm volatile
 8011ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aca:	f383 8811 	msr	BASEPRI, r3
 8011ace:	f3bf 8f6f 	isb	sy
 8011ad2:	f3bf 8f4f 	dsb	sy
 8011ad6:	613b      	str	r3, [r7, #16]
}
 8011ad8:	bf00      	nop
 8011ada:	bf00      	nop
 8011adc:	e7fd      	b.n	8011ada <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011ade:	6a3b      	ldr	r3, [r7, #32]
 8011ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8011b14 <xTaskGenericNotify+0x17c>)
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ae8:	429a      	cmp	r2, r3
 8011aea:	d907      	bls.n	8011afc <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8011aec:	4b0a      	ldr	r3, [pc, #40]	@ (8011b18 <xTaskGenericNotify+0x180>)
 8011aee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011af2:	601a      	str	r2, [r3, #0]
 8011af4:	f3bf 8f4f 	dsb	sy
 8011af8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011afc:	f000 fabe 	bl	801207c <vPortExitCritical>

		return xReturn;
 8011b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8011b02:	4618      	mov	r0, r3
 8011b04:	3728      	adds	r7, #40	@ 0x28
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}
 8011b0a:	bf00      	nop
 8011b0c:	20000608 	.word	0x20000608
 8011b10:	20000504 	.word	0x20000504
 8011b14:	20000500 	.word	0x20000500
 8011b18:	e000ed04 	.word	0xe000ed04

08011b1c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b08e      	sub	sp, #56	@ 0x38
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	60f8      	str	r0, [r7, #12]
 8011b24:	60b9      	str	r1, [r7, #8]
 8011b26:	603b      	str	r3, [r7, #0]
 8011b28:	4613      	mov	r3, r2
 8011b2a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011b2c:	2301      	movs	r3, #1
 8011b2e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d10b      	bne.n	8011b4e <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8011b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b3a:	f383 8811 	msr	BASEPRI, r3
 8011b3e:	f3bf 8f6f 	isb	sy
 8011b42:	f3bf 8f4f 	dsb	sy
 8011b46:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011b48:	bf00      	nop
 8011b4a:	bf00      	nop
 8011b4c:	e7fd      	b.n	8011b4a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011b4e:	f000 fb43 	bl	80121d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	633b      	str	r3, [r7, #48]	@ 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011b56:	f3ef 8211 	mrs	r2, BASEPRI
 8011b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b5e:	f383 8811 	msr	BASEPRI, r3
 8011b62:	f3bf 8f6f 	isb	sy
 8011b66:	f3bf 8f4f 	dsb	sy
 8011b6a:	623a      	str	r2, [r7, #32]
 8011b6c:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011b6e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8011b72:	683b      	ldr	r3, [r7, #0]
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d004      	beq.n	8011b82 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b7a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8011b7e:	683b      	ldr	r3, [r7, #0]
 8011b80:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b84:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8011b88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b8e:	2202      	movs	r2, #2
 8011b90:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 8011b94:	79fb      	ldrb	r3, [r7, #7]
 8011b96:	2b04      	cmp	r3, #4
 8011b98:	d82e      	bhi.n	8011bf8 <xTaskGenericNotifyFromISR+0xdc>
 8011b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8011ba0 <xTaskGenericNotifyFromISR+0x84>)
 8011b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ba0:	08011c1d 	.word	0x08011c1d
 8011ba4:	08011bb5 	.word	0x08011bb5
 8011ba8:	08011bc7 	.word	0x08011bc7
 8011bac:	08011bd7 	.word	0x08011bd7
 8011bb0:	08011be1 	.word	0x08011be1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8011bba:	68bb      	ldr	r3, [r7, #8]
 8011bbc:	431a      	orrs	r2, r3
 8011bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bc0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8011bc4:	e02d      	b.n	8011c22 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8011bcc:	1c5a      	adds	r2, r3, #1
 8011bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bd0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8011bd4:	e025      	b.n	8011c22 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bd8:	68ba      	ldr	r2, [r7, #8]
 8011bda:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8011bde:	e020      	b.n	8011c22 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011be0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011be4:	2b02      	cmp	r3, #2
 8011be6:	d004      	beq.n	8011bf2 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bea:	68ba      	ldr	r2, [r7, #8]
 8011bec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011bf0:	e017      	b.n	8011c22 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8011bf2:	2300      	movs	r3, #0
 8011bf4:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8011bf6:	e014      	b.n	8011c22 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8011bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c02:	d00d      	beq.n	8011c20 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8011c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c08:	f383 8811 	msr	BASEPRI, r3
 8011c0c:	f3bf 8f6f 	isb	sy
 8011c10:	f3bf 8f4f 	dsb	sy
 8011c14:	61bb      	str	r3, [r7, #24]
}
 8011c16:	bf00      	nop
 8011c18:	bf00      	nop
 8011c1a:	e7fd      	b.n	8011c18 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8011c1c:	bf00      	nop
 8011c1e:	e000      	b.n	8011c22 <xTaskGenericNotifyFromISR+0x106>
					break;
 8011c20:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011c22:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011c26:	2b01      	cmp	r3, #1
 8011c28:	d146      	bne.n	8011cb8 <xTaskGenericNotifyFromISR+0x19c>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d00b      	beq.n	8011c4a <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8011c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c36:	f383 8811 	msr	BASEPRI, r3
 8011c3a:	f3bf 8f6f 	isb	sy
 8011c3e:	f3bf 8f4f 	dsb	sy
 8011c42:	617b      	str	r3, [r7, #20]
}
 8011c44:	bf00      	nop
 8011c46:	bf00      	nop
 8011c48:	e7fd      	b.n	8011c46 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c4a:	4b21      	ldr	r3, [pc, #132]	@ (8011cd0 <xTaskGenericNotifyFromISR+0x1b4>)
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d11c      	bne.n	8011c8c <xTaskGenericNotifyFromISR+0x170>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c54:	3304      	adds	r3, #4
 8011c56:	4618      	mov	r0, r3
 8011c58:	f7fe ffff 	bl	8010c5a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c60:	2201      	movs	r2, #1
 8011c62:	409a      	lsls	r2, r3
 8011c64:	4b1b      	ldr	r3, [pc, #108]	@ (8011cd4 <xTaskGenericNotifyFromISR+0x1b8>)
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	4313      	orrs	r3, r2
 8011c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8011cd4 <xTaskGenericNotifyFromISR+0x1b8>)
 8011c6c:	6013      	str	r3, [r2, #0]
 8011c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c72:	4613      	mov	r3, r2
 8011c74:	009b      	lsls	r3, r3, #2
 8011c76:	4413      	add	r3, r2
 8011c78:	009b      	lsls	r3, r3, #2
 8011c7a:	4a17      	ldr	r2, [pc, #92]	@ (8011cd8 <xTaskGenericNotifyFromISR+0x1bc>)
 8011c7c:	441a      	add	r2, r3
 8011c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c80:	3304      	adds	r3, #4
 8011c82:	4619      	mov	r1, r3
 8011c84:	4610      	mov	r0, r2
 8011c86:	f7fe ff8b 	bl	8010ba0 <vListInsertEnd>
 8011c8a:	e005      	b.n	8011c98 <xTaskGenericNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8011c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c8e:	3318      	adds	r3, #24
 8011c90:	4619      	mov	r1, r3
 8011c92:	4812      	ldr	r0, [pc, #72]	@ (8011cdc <xTaskGenericNotifyFromISR+0x1c0>)
 8011c94:	f7fe ff84 	bl	8010ba0 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c9c:	4b10      	ldr	r3, [pc, #64]	@ (8011ce0 <xTaskGenericNotifyFromISR+0x1c4>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ca2:	429a      	cmp	r2, r3
 8011ca4:	d908      	bls.n	8011cb8 <xTaskGenericNotifyFromISR+0x19c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8011ca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d002      	beq.n	8011cb2 <xTaskGenericNotifyFromISR+0x196>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011cae:	2201      	movs	r2, #1
 8011cb0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8011cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8011ce4 <xTaskGenericNotifyFromISR+0x1c8>)
 8011cb4:	2201      	movs	r2, #1
 8011cb6:	601a      	str	r2, [r3, #0]
 8011cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cba:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011cbc:	693b      	ldr	r3, [r7, #16]
 8011cbe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011cc2:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8011cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	3738      	adds	r7, #56	@ 0x38
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	bd80      	pop	{r7, pc}
 8011cce:	bf00      	nop
 8011cd0:	20000628 	.word	0x20000628
 8011cd4:	20000608 	.word	0x20000608
 8011cd8:	20000504 	.word	0x20000504
 8011cdc:	200005c0 	.word	0x200005c0
 8011ce0:	20000500 	.word	0x20000500
 8011ce4:	20000614 	.word	0x20000614

08011ce8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011ce8:	b580      	push	{r7, lr}
 8011cea:	b084      	sub	sp, #16
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
 8011cf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011cf2:	4b29      	ldr	r3, [pc, #164]	@ (8011d98 <prvAddCurrentTaskToDelayedList+0xb0>)
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011cf8:	4b28      	ldr	r3, [pc, #160]	@ (8011d9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	3304      	adds	r3, #4
 8011cfe:	4618      	mov	r0, r3
 8011d00:	f7fe ffab 	bl	8010c5a <uxListRemove>
 8011d04:	4603      	mov	r3, r0
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d10b      	bne.n	8011d22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011d0a:	4b24      	ldr	r3, [pc, #144]	@ (8011d9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d10:	2201      	movs	r2, #1
 8011d12:	fa02 f303 	lsl.w	r3, r2, r3
 8011d16:	43da      	mvns	r2, r3
 8011d18:	4b21      	ldr	r3, [pc, #132]	@ (8011da0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	4013      	ands	r3, r2
 8011d1e:	4a20      	ldr	r2, [pc, #128]	@ (8011da0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011d20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d28:	d10a      	bne.n	8011d40 <prvAddCurrentTaskToDelayedList+0x58>
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d007      	beq.n	8011d40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011d30:	4b1a      	ldr	r3, [pc, #104]	@ (8011d9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	3304      	adds	r3, #4
 8011d36:	4619      	mov	r1, r3
 8011d38:	481a      	ldr	r0, [pc, #104]	@ (8011da4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011d3a:	f7fe ff31 	bl	8010ba0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011d3e:	e026      	b.n	8011d8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011d40:	68fa      	ldr	r2, [r7, #12]
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	4413      	add	r3, r2
 8011d46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011d48:	4b14      	ldr	r3, [pc, #80]	@ (8011d9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	68ba      	ldr	r2, [r7, #8]
 8011d4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011d50:	68ba      	ldr	r2, [r7, #8]
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	429a      	cmp	r2, r3
 8011d56:	d209      	bcs.n	8011d6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011d58:	4b13      	ldr	r3, [pc, #76]	@ (8011da8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011d5a:	681a      	ldr	r2, [r3, #0]
 8011d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8011d9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	3304      	adds	r3, #4
 8011d62:	4619      	mov	r1, r3
 8011d64:	4610      	mov	r0, r2
 8011d66:	f7fe ff3f 	bl	8010be8 <vListInsert>
}
 8011d6a:	e010      	b.n	8011d8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8011dac <prvAddCurrentTaskToDelayedList+0xc4>)
 8011d6e:	681a      	ldr	r2, [r3, #0]
 8011d70:	4b0a      	ldr	r3, [pc, #40]	@ (8011d9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	3304      	adds	r3, #4
 8011d76:	4619      	mov	r1, r3
 8011d78:	4610      	mov	r0, r2
 8011d7a:	f7fe ff35 	bl	8010be8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8011db0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	68ba      	ldr	r2, [r7, #8]
 8011d84:	429a      	cmp	r2, r3
 8011d86:	d202      	bcs.n	8011d8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011d88:	4a09      	ldr	r2, [pc, #36]	@ (8011db0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011d8a:	68bb      	ldr	r3, [r7, #8]
 8011d8c:	6013      	str	r3, [r2, #0]
}
 8011d8e:	bf00      	nop
 8011d90:	3710      	adds	r7, #16
 8011d92:	46bd      	mov	sp, r7
 8011d94:	bd80      	pop	{r7, pc}
 8011d96:	bf00      	nop
 8011d98:	20000604 	.word	0x20000604
 8011d9c:	20000500 	.word	0x20000500
 8011da0:	20000608 	.word	0x20000608
 8011da4:	200005ec 	.word	0x200005ec
 8011da8:	200005bc 	.word	0x200005bc
 8011dac:	200005b8 	.word	0x200005b8
 8011db0:	20000620 	.word	0x20000620

08011db4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011db4:	b480      	push	{r7}
 8011db6:	b085      	sub	sp, #20
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	60f8      	str	r0, [r7, #12]
 8011dbc:	60b9      	str	r1, [r7, #8]
 8011dbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011dc0:	68fb      	ldr	r3, [r7, #12]
 8011dc2:	3b04      	subs	r3, #4
 8011dc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011dcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	3b04      	subs	r3, #4
 8011dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011dd4:	68bb      	ldr	r3, [r7, #8]
 8011dd6:	f023 0201 	bic.w	r2, r3, #1
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	3b04      	subs	r3, #4
 8011de2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011de4:	4a0c      	ldr	r2, [pc, #48]	@ (8011e18 <pxPortInitialiseStack+0x64>)
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	3b14      	subs	r3, #20
 8011dee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011df0:	687a      	ldr	r2, [r7, #4]
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	3b04      	subs	r3, #4
 8011dfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	f06f 0202 	mvn.w	r2, #2
 8011e02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	3b20      	subs	r3, #32
 8011e08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011e0a:	68fb      	ldr	r3, [r7, #12]
}
 8011e0c:	4618      	mov	r0, r3
 8011e0e:	3714      	adds	r7, #20
 8011e10:	46bd      	mov	sp, r7
 8011e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e16:	4770      	bx	lr
 8011e18:	08011e1d 	.word	0x08011e1d

08011e1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011e1c:	b480      	push	{r7}
 8011e1e:	b085      	sub	sp, #20
 8011e20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011e22:	2300      	movs	r3, #0
 8011e24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011e26:	4b13      	ldr	r3, [pc, #76]	@ (8011e74 <prvTaskExitError+0x58>)
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e2e:	d00b      	beq.n	8011e48 <prvTaskExitError+0x2c>
	__asm volatile
 8011e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e34:	f383 8811 	msr	BASEPRI, r3
 8011e38:	f3bf 8f6f 	isb	sy
 8011e3c:	f3bf 8f4f 	dsb	sy
 8011e40:	60fb      	str	r3, [r7, #12]
}
 8011e42:	bf00      	nop
 8011e44:	bf00      	nop
 8011e46:	e7fd      	b.n	8011e44 <prvTaskExitError+0x28>
	__asm volatile
 8011e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e4c:	f383 8811 	msr	BASEPRI, r3
 8011e50:	f3bf 8f6f 	isb	sy
 8011e54:	f3bf 8f4f 	dsb	sy
 8011e58:	60bb      	str	r3, [r7, #8]
}
 8011e5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011e5c:	bf00      	nop
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d0fc      	beq.n	8011e5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011e64:	bf00      	nop
 8011e66:	bf00      	nop
 8011e68:	3714      	adds	r7, #20
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e70:	4770      	bx	lr
 8011e72:	bf00      	nop
 8011e74:	20000014 	.word	0x20000014
	...

08011e80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011e80:	4b07      	ldr	r3, [pc, #28]	@ (8011ea0 <pxCurrentTCBConst2>)
 8011e82:	6819      	ldr	r1, [r3, #0]
 8011e84:	6808      	ldr	r0, [r1, #0]
 8011e86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e8a:	f380 8809 	msr	PSP, r0
 8011e8e:	f3bf 8f6f 	isb	sy
 8011e92:	f04f 0000 	mov.w	r0, #0
 8011e96:	f380 8811 	msr	BASEPRI, r0
 8011e9a:	4770      	bx	lr
 8011e9c:	f3af 8000 	nop.w

08011ea0 <pxCurrentTCBConst2>:
 8011ea0:	20000500 	.word	0x20000500
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011ea4:	bf00      	nop
 8011ea6:	bf00      	nop

08011ea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011ea8:	4808      	ldr	r0, [pc, #32]	@ (8011ecc <prvPortStartFirstTask+0x24>)
 8011eaa:	6800      	ldr	r0, [r0, #0]
 8011eac:	6800      	ldr	r0, [r0, #0]
 8011eae:	f380 8808 	msr	MSP, r0
 8011eb2:	f04f 0000 	mov.w	r0, #0
 8011eb6:	f380 8814 	msr	CONTROL, r0
 8011eba:	b662      	cpsie	i
 8011ebc:	b661      	cpsie	f
 8011ebe:	f3bf 8f4f 	dsb	sy
 8011ec2:	f3bf 8f6f 	isb	sy
 8011ec6:	df00      	svc	0
 8011ec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011eca:	bf00      	nop
 8011ecc:	e000ed08 	.word	0xe000ed08

08011ed0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	b086      	sub	sp, #24
 8011ed4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011ed6:	4b47      	ldr	r3, [pc, #284]	@ (8011ff4 <xPortStartScheduler+0x124>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	4a47      	ldr	r2, [pc, #284]	@ (8011ff8 <xPortStartScheduler+0x128>)
 8011edc:	4293      	cmp	r3, r2
 8011ede:	d10b      	bne.n	8011ef8 <xPortStartScheduler+0x28>
	__asm volatile
 8011ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ee4:	f383 8811 	msr	BASEPRI, r3
 8011ee8:	f3bf 8f6f 	isb	sy
 8011eec:	f3bf 8f4f 	dsb	sy
 8011ef0:	613b      	str	r3, [r7, #16]
}
 8011ef2:	bf00      	nop
 8011ef4:	bf00      	nop
 8011ef6:	e7fd      	b.n	8011ef4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011ef8:	4b3e      	ldr	r3, [pc, #248]	@ (8011ff4 <xPortStartScheduler+0x124>)
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	4a3f      	ldr	r2, [pc, #252]	@ (8011ffc <xPortStartScheduler+0x12c>)
 8011efe:	4293      	cmp	r3, r2
 8011f00:	d10b      	bne.n	8011f1a <xPortStartScheduler+0x4a>
	__asm volatile
 8011f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f06:	f383 8811 	msr	BASEPRI, r3
 8011f0a:	f3bf 8f6f 	isb	sy
 8011f0e:	f3bf 8f4f 	dsb	sy
 8011f12:	60fb      	str	r3, [r7, #12]
}
 8011f14:	bf00      	nop
 8011f16:	bf00      	nop
 8011f18:	e7fd      	b.n	8011f16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011f1a:	4b39      	ldr	r3, [pc, #228]	@ (8012000 <xPortStartScheduler+0x130>)
 8011f1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011f1e:	697b      	ldr	r3, [r7, #20]
 8011f20:	781b      	ldrb	r3, [r3, #0]
 8011f22:	b2db      	uxtb	r3, r3
 8011f24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011f26:	697b      	ldr	r3, [r7, #20]
 8011f28:	22ff      	movs	r2, #255	@ 0xff
 8011f2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011f2c:	697b      	ldr	r3, [r7, #20]
 8011f2e:	781b      	ldrb	r3, [r3, #0]
 8011f30:	b2db      	uxtb	r3, r3
 8011f32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011f34:	78fb      	ldrb	r3, [r7, #3]
 8011f36:	b2db      	uxtb	r3, r3
 8011f38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011f3c:	b2da      	uxtb	r2, r3
 8011f3e:	4b31      	ldr	r3, [pc, #196]	@ (8012004 <xPortStartScheduler+0x134>)
 8011f40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011f42:	4b31      	ldr	r3, [pc, #196]	@ (8012008 <xPortStartScheduler+0x138>)
 8011f44:	2207      	movs	r2, #7
 8011f46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011f48:	e009      	b.n	8011f5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011f4a:	4b2f      	ldr	r3, [pc, #188]	@ (8012008 <xPortStartScheduler+0x138>)
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	3b01      	subs	r3, #1
 8011f50:	4a2d      	ldr	r2, [pc, #180]	@ (8012008 <xPortStartScheduler+0x138>)
 8011f52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011f54:	78fb      	ldrb	r3, [r7, #3]
 8011f56:	b2db      	uxtb	r3, r3
 8011f58:	005b      	lsls	r3, r3, #1
 8011f5a:	b2db      	uxtb	r3, r3
 8011f5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011f5e:	78fb      	ldrb	r3, [r7, #3]
 8011f60:	b2db      	uxtb	r3, r3
 8011f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011f66:	2b80      	cmp	r3, #128	@ 0x80
 8011f68:	d0ef      	beq.n	8011f4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011f6a:	4b27      	ldr	r3, [pc, #156]	@ (8012008 <xPortStartScheduler+0x138>)
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	f1c3 0307 	rsb	r3, r3, #7
 8011f72:	2b04      	cmp	r3, #4
 8011f74:	d00b      	beq.n	8011f8e <xPortStartScheduler+0xbe>
	__asm volatile
 8011f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f7a:	f383 8811 	msr	BASEPRI, r3
 8011f7e:	f3bf 8f6f 	isb	sy
 8011f82:	f3bf 8f4f 	dsb	sy
 8011f86:	60bb      	str	r3, [r7, #8]
}
 8011f88:	bf00      	nop
 8011f8a:	bf00      	nop
 8011f8c:	e7fd      	b.n	8011f8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8012008 <xPortStartScheduler+0x138>)
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	021b      	lsls	r3, r3, #8
 8011f94:	4a1c      	ldr	r2, [pc, #112]	@ (8012008 <xPortStartScheduler+0x138>)
 8011f96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011f98:	4b1b      	ldr	r3, [pc, #108]	@ (8012008 <xPortStartScheduler+0x138>)
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011fa0:	4a19      	ldr	r2, [pc, #100]	@ (8012008 <xPortStartScheduler+0x138>)
 8011fa2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	b2da      	uxtb	r2, r3
 8011fa8:	697b      	ldr	r3, [r7, #20]
 8011faa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011fac:	4b17      	ldr	r3, [pc, #92]	@ (801200c <xPortStartScheduler+0x13c>)
 8011fae:	681b      	ldr	r3, [r3, #0]
 8011fb0:	4a16      	ldr	r2, [pc, #88]	@ (801200c <xPortStartScheduler+0x13c>)
 8011fb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011fb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011fb8:	4b14      	ldr	r3, [pc, #80]	@ (801200c <xPortStartScheduler+0x13c>)
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	4a13      	ldr	r2, [pc, #76]	@ (801200c <xPortStartScheduler+0x13c>)
 8011fbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011fc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011fc4:	f000 f8da 	bl	801217c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011fc8:	4b11      	ldr	r3, [pc, #68]	@ (8012010 <xPortStartScheduler+0x140>)
 8011fca:	2200      	movs	r2, #0
 8011fcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011fce:	f000 f8f9 	bl	80121c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011fd2:	4b10      	ldr	r3, [pc, #64]	@ (8012014 <xPortStartScheduler+0x144>)
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	4a0f      	ldr	r2, [pc, #60]	@ (8012014 <xPortStartScheduler+0x144>)
 8011fd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011fdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011fde:	f7ff ff63 	bl	8011ea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011fe2:	f7ff faed 	bl	80115c0 <vTaskSwitchContext>
	prvTaskExitError();
 8011fe6:	f7ff ff19 	bl	8011e1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011fea:	2300      	movs	r3, #0
}
 8011fec:	4618      	mov	r0, r3
 8011fee:	3718      	adds	r7, #24
 8011ff0:	46bd      	mov	sp, r7
 8011ff2:	bd80      	pop	{r7, pc}
 8011ff4:	e000ed00 	.word	0xe000ed00
 8011ff8:	410fc271 	.word	0x410fc271
 8011ffc:	410fc270 	.word	0x410fc270
 8012000:	e000e400 	.word	0xe000e400
 8012004:	2000062c 	.word	0x2000062c
 8012008:	20000630 	.word	0x20000630
 801200c:	e000ed20 	.word	0xe000ed20
 8012010:	20000014 	.word	0x20000014
 8012014:	e000ef34 	.word	0xe000ef34

08012018 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012018:	b480      	push	{r7}
 801201a:	b083      	sub	sp, #12
 801201c:	af00      	add	r7, sp, #0
	__asm volatile
 801201e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012022:	f383 8811 	msr	BASEPRI, r3
 8012026:	f3bf 8f6f 	isb	sy
 801202a:	f3bf 8f4f 	dsb	sy
 801202e:	607b      	str	r3, [r7, #4]
}
 8012030:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8012032:	4b10      	ldr	r3, [pc, #64]	@ (8012074 <vPortEnterCritical+0x5c>)
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	3301      	adds	r3, #1
 8012038:	4a0e      	ldr	r2, [pc, #56]	@ (8012074 <vPortEnterCritical+0x5c>)
 801203a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801203c:	4b0d      	ldr	r3, [pc, #52]	@ (8012074 <vPortEnterCritical+0x5c>)
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	2b01      	cmp	r3, #1
 8012042:	d110      	bne.n	8012066 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012044:	4b0c      	ldr	r3, [pc, #48]	@ (8012078 <vPortEnterCritical+0x60>)
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	b2db      	uxtb	r3, r3
 801204a:	2b00      	cmp	r3, #0
 801204c:	d00b      	beq.n	8012066 <vPortEnterCritical+0x4e>
	__asm volatile
 801204e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012052:	f383 8811 	msr	BASEPRI, r3
 8012056:	f3bf 8f6f 	isb	sy
 801205a:	f3bf 8f4f 	dsb	sy
 801205e:	603b      	str	r3, [r7, #0]
}
 8012060:	bf00      	nop
 8012062:	bf00      	nop
 8012064:	e7fd      	b.n	8012062 <vPortEnterCritical+0x4a>
	}
}
 8012066:	bf00      	nop
 8012068:	370c      	adds	r7, #12
 801206a:	46bd      	mov	sp, r7
 801206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012070:	4770      	bx	lr
 8012072:	bf00      	nop
 8012074:	20000014 	.word	0x20000014
 8012078:	e000ed04 	.word	0xe000ed04

0801207c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801207c:	b480      	push	{r7}
 801207e:	b083      	sub	sp, #12
 8012080:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8012082:	4b12      	ldr	r3, [pc, #72]	@ (80120cc <vPortExitCritical+0x50>)
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d10b      	bne.n	80120a2 <vPortExitCritical+0x26>
	__asm volatile
 801208a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801208e:	f383 8811 	msr	BASEPRI, r3
 8012092:	f3bf 8f6f 	isb	sy
 8012096:	f3bf 8f4f 	dsb	sy
 801209a:	607b      	str	r3, [r7, #4]
}
 801209c:	bf00      	nop
 801209e:	bf00      	nop
 80120a0:	e7fd      	b.n	801209e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80120a2:	4b0a      	ldr	r3, [pc, #40]	@ (80120cc <vPortExitCritical+0x50>)
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	3b01      	subs	r3, #1
 80120a8:	4a08      	ldr	r2, [pc, #32]	@ (80120cc <vPortExitCritical+0x50>)
 80120aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80120ac:	4b07      	ldr	r3, [pc, #28]	@ (80120cc <vPortExitCritical+0x50>)
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d105      	bne.n	80120c0 <vPortExitCritical+0x44>
 80120b4:	2300      	movs	r3, #0
 80120b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80120b8:	683b      	ldr	r3, [r7, #0]
 80120ba:	f383 8811 	msr	BASEPRI, r3
}
 80120be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80120c0:	bf00      	nop
 80120c2:	370c      	adds	r7, #12
 80120c4:	46bd      	mov	sp, r7
 80120c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ca:	4770      	bx	lr
 80120cc:	20000014 	.word	0x20000014

080120d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80120d0:	f3ef 8009 	mrs	r0, PSP
 80120d4:	f3bf 8f6f 	isb	sy
 80120d8:	4b15      	ldr	r3, [pc, #84]	@ (8012130 <pxCurrentTCBConst>)
 80120da:	681a      	ldr	r2, [r3, #0]
 80120dc:	f01e 0f10 	tst.w	lr, #16
 80120e0:	bf08      	it	eq
 80120e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80120e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120ea:	6010      	str	r0, [r2, #0]
 80120ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80120f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80120f4:	f380 8811 	msr	BASEPRI, r0
 80120f8:	f3bf 8f4f 	dsb	sy
 80120fc:	f3bf 8f6f 	isb	sy
 8012100:	f7ff fa5e 	bl	80115c0 <vTaskSwitchContext>
 8012104:	f04f 0000 	mov.w	r0, #0
 8012108:	f380 8811 	msr	BASEPRI, r0
 801210c:	bc09      	pop	{r0, r3}
 801210e:	6819      	ldr	r1, [r3, #0]
 8012110:	6808      	ldr	r0, [r1, #0]
 8012112:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012116:	f01e 0f10 	tst.w	lr, #16
 801211a:	bf08      	it	eq
 801211c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012120:	f380 8809 	msr	PSP, r0
 8012124:	f3bf 8f6f 	isb	sy
 8012128:	4770      	bx	lr
 801212a:	bf00      	nop
 801212c:	f3af 8000 	nop.w

08012130 <pxCurrentTCBConst>:
 8012130:	20000500 	.word	0x20000500
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012134:	bf00      	nop
 8012136:	bf00      	nop

08012138 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012138:	b580      	push	{r7, lr}
 801213a:	b082      	sub	sp, #8
 801213c:	af00      	add	r7, sp, #0
	__asm volatile
 801213e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012142:	f383 8811 	msr	BASEPRI, r3
 8012146:	f3bf 8f6f 	isb	sy
 801214a:	f3bf 8f4f 	dsb	sy
 801214e:	607b      	str	r3, [r7, #4]
}
 8012150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012152:	f7ff f97b 	bl	801144c <xTaskIncrementTick>
 8012156:	4603      	mov	r3, r0
 8012158:	2b00      	cmp	r3, #0
 801215a:	d003      	beq.n	8012164 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801215c:	4b06      	ldr	r3, [pc, #24]	@ (8012178 <SysTick_Handler+0x40>)
 801215e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012162:	601a      	str	r2, [r3, #0]
 8012164:	2300      	movs	r3, #0
 8012166:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012168:	683b      	ldr	r3, [r7, #0]
 801216a:	f383 8811 	msr	BASEPRI, r3
}
 801216e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012170:	bf00      	nop
 8012172:	3708      	adds	r7, #8
 8012174:	46bd      	mov	sp, r7
 8012176:	bd80      	pop	{r7, pc}
 8012178:	e000ed04 	.word	0xe000ed04

0801217c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801217c:	b480      	push	{r7}
 801217e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012180:	4b0b      	ldr	r3, [pc, #44]	@ (80121b0 <vPortSetupTimerInterrupt+0x34>)
 8012182:	2200      	movs	r2, #0
 8012184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012186:	4b0b      	ldr	r3, [pc, #44]	@ (80121b4 <vPortSetupTimerInterrupt+0x38>)
 8012188:	2200      	movs	r2, #0
 801218a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801218c:	4b0a      	ldr	r3, [pc, #40]	@ (80121b8 <vPortSetupTimerInterrupt+0x3c>)
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	4a0a      	ldr	r2, [pc, #40]	@ (80121bc <vPortSetupTimerInterrupt+0x40>)
 8012192:	fba2 2303 	umull	r2, r3, r2, r3
 8012196:	099b      	lsrs	r3, r3, #6
 8012198:	4a09      	ldr	r2, [pc, #36]	@ (80121c0 <vPortSetupTimerInterrupt+0x44>)
 801219a:	3b01      	subs	r3, #1
 801219c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801219e:	4b04      	ldr	r3, [pc, #16]	@ (80121b0 <vPortSetupTimerInterrupt+0x34>)
 80121a0:	2207      	movs	r2, #7
 80121a2:	601a      	str	r2, [r3, #0]
}
 80121a4:	bf00      	nop
 80121a6:	46bd      	mov	sp, r7
 80121a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ac:	4770      	bx	lr
 80121ae:	bf00      	nop
 80121b0:	e000e010 	.word	0xe000e010
 80121b4:	e000e018 	.word	0xe000e018
 80121b8:	20000008 	.word	0x20000008
 80121bc:	10624dd3 	.word	0x10624dd3
 80121c0:	e000e014 	.word	0xe000e014

080121c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80121c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80121d4 <vPortEnableVFP+0x10>
 80121c8:	6801      	ldr	r1, [r0, #0]
 80121ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80121ce:	6001      	str	r1, [r0, #0]
 80121d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80121d2:	bf00      	nop
 80121d4:	e000ed88 	.word	0xe000ed88

080121d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80121d8:	b480      	push	{r7}
 80121da:	b085      	sub	sp, #20
 80121dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80121de:	f3ef 8305 	mrs	r3, IPSR
 80121e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80121e4:	68fb      	ldr	r3, [r7, #12]
 80121e6:	2b0f      	cmp	r3, #15
 80121e8:	d915      	bls.n	8012216 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80121ea:	4a18      	ldr	r2, [pc, #96]	@ (801224c <vPortValidateInterruptPriority+0x74>)
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	4413      	add	r3, r2
 80121f0:	781b      	ldrb	r3, [r3, #0]
 80121f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80121f4:	4b16      	ldr	r3, [pc, #88]	@ (8012250 <vPortValidateInterruptPriority+0x78>)
 80121f6:	781b      	ldrb	r3, [r3, #0]
 80121f8:	7afa      	ldrb	r2, [r7, #11]
 80121fa:	429a      	cmp	r2, r3
 80121fc:	d20b      	bcs.n	8012216 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80121fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012202:	f383 8811 	msr	BASEPRI, r3
 8012206:	f3bf 8f6f 	isb	sy
 801220a:	f3bf 8f4f 	dsb	sy
 801220e:	607b      	str	r3, [r7, #4]
}
 8012210:	bf00      	nop
 8012212:	bf00      	nop
 8012214:	e7fd      	b.n	8012212 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012216:	4b0f      	ldr	r3, [pc, #60]	@ (8012254 <vPortValidateInterruptPriority+0x7c>)
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801221e:	4b0e      	ldr	r3, [pc, #56]	@ (8012258 <vPortValidateInterruptPriority+0x80>)
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	429a      	cmp	r2, r3
 8012224:	d90b      	bls.n	801223e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8012226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801222a:	f383 8811 	msr	BASEPRI, r3
 801222e:	f3bf 8f6f 	isb	sy
 8012232:	f3bf 8f4f 	dsb	sy
 8012236:	603b      	str	r3, [r7, #0]
}
 8012238:	bf00      	nop
 801223a:	bf00      	nop
 801223c:	e7fd      	b.n	801223a <vPortValidateInterruptPriority+0x62>
	}
 801223e:	bf00      	nop
 8012240:	3714      	adds	r7, #20
 8012242:	46bd      	mov	sp, r7
 8012244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012248:	4770      	bx	lr
 801224a:	bf00      	nop
 801224c:	e000e3f0 	.word	0xe000e3f0
 8012250:	2000062c 	.word	0x2000062c
 8012254:	e000ed0c 	.word	0xe000ed0c
 8012258:	20000630 	.word	0x20000630

0801225c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801225c:	b580      	push	{r7, lr}
 801225e:	b08a      	sub	sp, #40	@ 0x28
 8012260:	af00      	add	r7, sp, #0
 8012262:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012264:	2300      	movs	r3, #0
 8012266:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012268:	f7fe ff70 	bl	801114c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801226c:	4b5c      	ldr	r3, [pc, #368]	@ (80123e0 <pvPortMalloc+0x184>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d101      	bne.n	8012278 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012274:	f000 f924 	bl	80124c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012278:	4b5a      	ldr	r3, [pc, #360]	@ (80123e4 <pvPortMalloc+0x188>)
 801227a:	681a      	ldr	r2, [r3, #0]
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	4013      	ands	r3, r2
 8012280:	2b00      	cmp	r3, #0
 8012282:	f040 8095 	bne.w	80123b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d01e      	beq.n	80122ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801228c:	2208      	movs	r2, #8
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	4413      	add	r3, r2
 8012292:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	f003 0307 	and.w	r3, r3, #7
 801229a:	2b00      	cmp	r3, #0
 801229c:	d015      	beq.n	80122ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	f023 0307 	bic.w	r3, r3, #7
 80122a4:	3308      	adds	r3, #8
 80122a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	f003 0307 	and.w	r3, r3, #7
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d00b      	beq.n	80122ca <pvPortMalloc+0x6e>
	__asm volatile
 80122b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122b6:	f383 8811 	msr	BASEPRI, r3
 80122ba:	f3bf 8f6f 	isb	sy
 80122be:	f3bf 8f4f 	dsb	sy
 80122c2:	617b      	str	r3, [r7, #20]
}
 80122c4:	bf00      	nop
 80122c6:	bf00      	nop
 80122c8:	e7fd      	b.n	80122c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d06f      	beq.n	80123b0 <pvPortMalloc+0x154>
 80122d0:	4b45      	ldr	r3, [pc, #276]	@ (80123e8 <pvPortMalloc+0x18c>)
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	687a      	ldr	r2, [r7, #4]
 80122d6:	429a      	cmp	r2, r3
 80122d8:	d86a      	bhi.n	80123b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80122da:	4b44      	ldr	r3, [pc, #272]	@ (80123ec <pvPortMalloc+0x190>)
 80122dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80122de:	4b43      	ldr	r3, [pc, #268]	@ (80123ec <pvPortMalloc+0x190>)
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80122e4:	e004      	b.n	80122f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80122e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80122ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80122f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122f2:	685b      	ldr	r3, [r3, #4]
 80122f4:	687a      	ldr	r2, [r7, #4]
 80122f6:	429a      	cmp	r2, r3
 80122f8:	d903      	bls.n	8012302 <pvPortMalloc+0xa6>
 80122fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d1f1      	bne.n	80122e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012302:	4b37      	ldr	r3, [pc, #220]	@ (80123e0 <pvPortMalloc+0x184>)
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012308:	429a      	cmp	r2, r3
 801230a:	d051      	beq.n	80123b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801230c:	6a3b      	ldr	r3, [r7, #32]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	2208      	movs	r2, #8
 8012312:	4413      	add	r3, r2
 8012314:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012318:	681a      	ldr	r2, [r3, #0]
 801231a:	6a3b      	ldr	r3, [r7, #32]
 801231c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012320:	685a      	ldr	r2, [r3, #4]
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	1ad2      	subs	r2, r2, r3
 8012326:	2308      	movs	r3, #8
 8012328:	005b      	lsls	r3, r3, #1
 801232a:	429a      	cmp	r2, r3
 801232c:	d920      	bls.n	8012370 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801232e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	4413      	add	r3, r2
 8012334:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012336:	69bb      	ldr	r3, [r7, #24]
 8012338:	f003 0307 	and.w	r3, r3, #7
 801233c:	2b00      	cmp	r3, #0
 801233e:	d00b      	beq.n	8012358 <pvPortMalloc+0xfc>
	__asm volatile
 8012340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012344:	f383 8811 	msr	BASEPRI, r3
 8012348:	f3bf 8f6f 	isb	sy
 801234c:	f3bf 8f4f 	dsb	sy
 8012350:	613b      	str	r3, [r7, #16]
}
 8012352:	bf00      	nop
 8012354:	bf00      	nop
 8012356:	e7fd      	b.n	8012354 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801235a:	685a      	ldr	r2, [r3, #4]
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	1ad2      	subs	r2, r2, r3
 8012360:	69bb      	ldr	r3, [r7, #24]
 8012362:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012366:	687a      	ldr	r2, [r7, #4]
 8012368:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801236a:	69b8      	ldr	r0, [r7, #24]
 801236c:	f000 f90a 	bl	8012584 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012370:	4b1d      	ldr	r3, [pc, #116]	@ (80123e8 <pvPortMalloc+0x18c>)
 8012372:	681a      	ldr	r2, [r3, #0]
 8012374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012376:	685b      	ldr	r3, [r3, #4]
 8012378:	1ad3      	subs	r3, r2, r3
 801237a:	4a1b      	ldr	r2, [pc, #108]	@ (80123e8 <pvPortMalloc+0x18c>)
 801237c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801237e:	4b1a      	ldr	r3, [pc, #104]	@ (80123e8 <pvPortMalloc+0x18c>)
 8012380:	681a      	ldr	r2, [r3, #0]
 8012382:	4b1b      	ldr	r3, [pc, #108]	@ (80123f0 <pvPortMalloc+0x194>)
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	429a      	cmp	r2, r3
 8012388:	d203      	bcs.n	8012392 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801238a:	4b17      	ldr	r3, [pc, #92]	@ (80123e8 <pvPortMalloc+0x18c>)
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	4a18      	ldr	r2, [pc, #96]	@ (80123f0 <pvPortMalloc+0x194>)
 8012390:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012394:	685a      	ldr	r2, [r3, #4]
 8012396:	4b13      	ldr	r3, [pc, #76]	@ (80123e4 <pvPortMalloc+0x188>)
 8012398:	681b      	ldr	r3, [r3, #0]
 801239a:	431a      	orrs	r2, r3
 801239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801239e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80123a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123a2:	2200      	movs	r2, #0
 80123a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80123a6:	4b13      	ldr	r3, [pc, #76]	@ (80123f4 <pvPortMalloc+0x198>)
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	3301      	adds	r3, #1
 80123ac:	4a11      	ldr	r2, [pc, #68]	@ (80123f4 <pvPortMalloc+0x198>)
 80123ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80123b0:	f7fe feda 	bl	8011168 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80123b4:	69fb      	ldr	r3, [r7, #28]
 80123b6:	f003 0307 	and.w	r3, r3, #7
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d00b      	beq.n	80123d6 <pvPortMalloc+0x17a>
	__asm volatile
 80123be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123c2:	f383 8811 	msr	BASEPRI, r3
 80123c6:	f3bf 8f6f 	isb	sy
 80123ca:	f3bf 8f4f 	dsb	sy
 80123ce:	60fb      	str	r3, [r7, #12]
}
 80123d0:	bf00      	nop
 80123d2:	bf00      	nop
 80123d4:	e7fd      	b.n	80123d2 <pvPortMalloc+0x176>
	return pvReturn;
 80123d6:	69fb      	ldr	r3, [r7, #28]
}
 80123d8:	4618      	mov	r0, r3
 80123da:	3728      	adds	r7, #40	@ 0x28
 80123dc:	46bd      	mov	sp, r7
 80123de:	bd80      	pop	{r7, pc}
 80123e0:	2000423c 	.word	0x2000423c
 80123e4:	20004250 	.word	0x20004250
 80123e8:	20004240 	.word	0x20004240
 80123ec:	20004234 	.word	0x20004234
 80123f0:	20004244 	.word	0x20004244
 80123f4:	20004248 	.word	0x20004248

080123f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b086      	sub	sp, #24
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d04f      	beq.n	80124aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801240a:	2308      	movs	r3, #8
 801240c:	425b      	negs	r3, r3
 801240e:	697a      	ldr	r2, [r7, #20]
 8012410:	4413      	add	r3, r2
 8012412:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012414:	697b      	ldr	r3, [r7, #20]
 8012416:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012418:	693b      	ldr	r3, [r7, #16]
 801241a:	685a      	ldr	r2, [r3, #4]
 801241c:	4b25      	ldr	r3, [pc, #148]	@ (80124b4 <vPortFree+0xbc>)
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	4013      	ands	r3, r2
 8012422:	2b00      	cmp	r3, #0
 8012424:	d10b      	bne.n	801243e <vPortFree+0x46>
	__asm volatile
 8012426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801242a:	f383 8811 	msr	BASEPRI, r3
 801242e:	f3bf 8f6f 	isb	sy
 8012432:	f3bf 8f4f 	dsb	sy
 8012436:	60fb      	str	r3, [r7, #12]
}
 8012438:	bf00      	nop
 801243a:	bf00      	nop
 801243c:	e7fd      	b.n	801243a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801243e:	693b      	ldr	r3, [r7, #16]
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	2b00      	cmp	r3, #0
 8012444:	d00b      	beq.n	801245e <vPortFree+0x66>
	__asm volatile
 8012446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801244a:	f383 8811 	msr	BASEPRI, r3
 801244e:	f3bf 8f6f 	isb	sy
 8012452:	f3bf 8f4f 	dsb	sy
 8012456:	60bb      	str	r3, [r7, #8]
}
 8012458:	bf00      	nop
 801245a:	bf00      	nop
 801245c:	e7fd      	b.n	801245a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801245e:	693b      	ldr	r3, [r7, #16]
 8012460:	685a      	ldr	r2, [r3, #4]
 8012462:	4b14      	ldr	r3, [pc, #80]	@ (80124b4 <vPortFree+0xbc>)
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	4013      	ands	r3, r2
 8012468:	2b00      	cmp	r3, #0
 801246a:	d01e      	beq.n	80124aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801246c:	693b      	ldr	r3, [r7, #16]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d11a      	bne.n	80124aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012474:	693b      	ldr	r3, [r7, #16]
 8012476:	685a      	ldr	r2, [r3, #4]
 8012478:	4b0e      	ldr	r3, [pc, #56]	@ (80124b4 <vPortFree+0xbc>)
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	43db      	mvns	r3, r3
 801247e:	401a      	ands	r2, r3
 8012480:	693b      	ldr	r3, [r7, #16]
 8012482:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012484:	f7fe fe62 	bl	801114c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012488:	693b      	ldr	r3, [r7, #16]
 801248a:	685a      	ldr	r2, [r3, #4]
 801248c:	4b0a      	ldr	r3, [pc, #40]	@ (80124b8 <vPortFree+0xc0>)
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	4413      	add	r3, r2
 8012492:	4a09      	ldr	r2, [pc, #36]	@ (80124b8 <vPortFree+0xc0>)
 8012494:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012496:	6938      	ldr	r0, [r7, #16]
 8012498:	f000 f874 	bl	8012584 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801249c:	4b07      	ldr	r3, [pc, #28]	@ (80124bc <vPortFree+0xc4>)
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	3301      	adds	r3, #1
 80124a2:	4a06      	ldr	r2, [pc, #24]	@ (80124bc <vPortFree+0xc4>)
 80124a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80124a6:	f7fe fe5f 	bl	8011168 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80124aa:	bf00      	nop
 80124ac:	3718      	adds	r7, #24
 80124ae:	46bd      	mov	sp, r7
 80124b0:	bd80      	pop	{r7, pc}
 80124b2:	bf00      	nop
 80124b4:	20004250 	.word	0x20004250
 80124b8:	20004240 	.word	0x20004240
 80124bc:	2000424c 	.word	0x2000424c

080124c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80124c0:	b480      	push	{r7}
 80124c2:	b085      	sub	sp, #20
 80124c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80124c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80124ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80124cc:	4b27      	ldr	r3, [pc, #156]	@ (801256c <prvHeapInit+0xac>)
 80124ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	f003 0307 	and.w	r3, r3, #7
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d00c      	beq.n	80124f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	3307      	adds	r3, #7
 80124de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	f023 0307 	bic.w	r3, r3, #7
 80124e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80124e8:	68ba      	ldr	r2, [r7, #8]
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	1ad3      	subs	r3, r2, r3
 80124ee:	4a1f      	ldr	r2, [pc, #124]	@ (801256c <prvHeapInit+0xac>)
 80124f0:	4413      	add	r3, r2
 80124f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80124f8:	4a1d      	ldr	r2, [pc, #116]	@ (8012570 <prvHeapInit+0xb0>)
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80124fe:	4b1c      	ldr	r3, [pc, #112]	@ (8012570 <prvHeapInit+0xb0>)
 8012500:	2200      	movs	r2, #0
 8012502:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	68ba      	ldr	r2, [r7, #8]
 8012508:	4413      	add	r3, r2
 801250a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801250c:	2208      	movs	r2, #8
 801250e:	68fb      	ldr	r3, [r7, #12]
 8012510:	1a9b      	subs	r3, r3, r2
 8012512:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012514:	68fb      	ldr	r3, [r7, #12]
 8012516:	f023 0307 	bic.w	r3, r3, #7
 801251a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	4a15      	ldr	r2, [pc, #84]	@ (8012574 <prvHeapInit+0xb4>)
 8012520:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012522:	4b14      	ldr	r3, [pc, #80]	@ (8012574 <prvHeapInit+0xb4>)
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	2200      	movs	r2, #0
 8012528:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801252a:	4b12      	ldr	r3, [pc, #72]	@ (8012574 <prvHeapInit+0xb4>)
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	2200      	movs	r2, #0
 8012530:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012536:	683b      	ldr	r3, [r7, #0]
 8012538:	68fa      	ldr	r2, [r7, #12]
 801253a:	1ad2      	subs	r2, r2, r3
 801253c:	683b      	ldr	r3, [r7, #0]
 801253e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012540:	4b0c      	ldr	r3, [pc, #48]	@ (8012574 <prvHeapInit+0xb4>)
 8012542:	681a      	ldr	r2, [r3, #0]
 8012544:	683b      	ldr	r3, [r7, #0]
 8012546:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012548:	683b      	ldr	r3, [r7, #0]
 801254a:	685b      	ldr	r3, [r3, #4]
 801254c:	4a0a      	ldr	r2, [pc, #40]	@ (8012578 <prvHeapInit+0xb8>)
 801254e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012550:	683b      	ldr	r3, [r7, #0]
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	4a09      	ldr	r2, [pc, #36]	@ (801257c <prvHeapInit+0xbc>)
 8012556:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012558:	4b09      	ldr	r3, [pc, #36]	@ (8012580 <prvHeapInit+0xc0>)
 801255a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801255e:	601a      	str	r2, [r3, #0]
}
 8012560:	bf00      	nop
 8012562:	3714      	adds	r7, #20
 8012564:	46bd      	mov	sp, r7
 8012566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256a:	4770      	bx	lr
 801256c:	20000634 	.word	0x20000634
 8012570:	20004234 	.word	0x20004234
 8012574:	2000423c 	.word	0x2000423c
 8012578:	20004244 	.word	0x20004244
 801257c:	20004240 	.word	0x20004240
 8012580:	20004250 	.word	0x20004250

08012584 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012584:	b480      	push	{r7}
 8012586:	b085      	sub	sp, #20
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801258c:	4b28      	ldr	r3, [pc, #160]	@ (8012630 <prvInsertBlockIntoFreeList+0xac>)
 801258e:	60fb      	str	r3, [r7, #12]
 8012590:	e002      	b.n	8012598 <prvInsertBlockIntoFreeList+0x14>
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	681b      	ldr	r3, [r3, #0]
 8012596:	60fb      	str	r3, [r7, #12]
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	687a      	ldr	r2, [r7, #4]
 801259e:	429a      	cmp	r2, r3
 80125a0:	d8f7      	bhi.n	8012592 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	685b      	ldr	r3, [r3, #4]
 80125aa:	68ba      	ldr	r2, [r7, #8]
 80125ac:	4413      	add	r3, r2
 80125ae:	687a      	ldr	r2, [r7, #4]
 80125b0:	429a      	cmp	r2, r3
 80125b2:	d108      	bne.n	80125c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	685a      	ldr	r2, [r3, #4]
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	685b      	ldr	r3, [r3, #4]
 80125bc:	441a      	add	r2, r3
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	685b      	ldr	r3, [r3, #4]
 80125ce:	68ba      	ldr	r2, [r7, #8]
 80125d0:	441a      	add	r2, r3
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	429a      	cmp	r2, r3
 80125d8:	d118      	bne.n	801260c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	681a      	ldr	r2, [r3, #0]
 80125de:	4b15      	ldr	r3, [pc, #84]	@ (8012634 <prvInsertBlockIntoFreeList+0xb0>)
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d00d      	beq.n	8012602 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	685a      	ldr	r2, [r3, #4]
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	685b      	ldr	r3, [r3, #4]
 80125f0:	441a      	add	r2, r3
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	681a      	ldr	r2, [r3, #0]
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	601a      	str	r2, [r3, #0]
 8012600:	e008      	b.n	8012614 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012602:	4b0c      	ldr	r3, [pc, #48]	@ (8012634 <prvInsertBlockIntoFreeList+0xb0>)
 8012604:	681a      	ldr	r2, [r3, #0]
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	601a      	str	r2, [r3, #0]
 801260a:	e003      	b.n	8012614 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	681a      	ldr	r2, [r3, #0]
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012614:	68fa      	ldr	r2, [r7, #12]
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	429a      	cmp	r2, r3
 801261a:	d002      	beq.n	8012622 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	687a      	ldr	r2, [r7, #4]
 8012620:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012622:	bf00      	nop
 8012624:	3714      	adds	r7, #20
 8012626:	46bd      	mov	sp, r7
 8012628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801262c:	4770      	bx	lr
 801262e:	bf00      	nop
 8012630:	20004234 	.word	0x20004234
 8012634:	2000423c 	.word	0x2000423c

08012638 <_fgets_r>:
 8012638:	2a01      	cmp	r2, #1
 801263a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801263e:	4681      	mov	r9, r0
 8012640:	460e      	mov	r6, r1
 8012642:	4615      	mov	r5, r2
 8012644:	461c      	mov	r4, r3
 8012646:	dd21      	ble.n	801268c <_fgets_r+0x54>
 8012648:	b118      	cbz	r0, 8012652 <_fgets_r+0x1a>
 801264a:	6a03      	ldr	r3, [r0, #32]
 801264c:	b90b      	cbnz	r3, 8012652 <_fgets_r+0x1a>
 801264e:	f000 f8ef 	bl	8012830 <__sinit>
 8012652:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012654:	07db      	lsls	r3, r3, #31
 8012656:	d405      	bmi.n	8012664 <_fgets_r+0x2c>
 8012658:	89a3      	ldrh	r3, [r4, #12]
 801265a:	059f      	lsls	r7, r3, #22
 801265c:	d402      	bmi.n	8012664 <_fgets_r+0x2c>
 801265e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012660:	f000 fc69 	bl	8012f36 <__retarget_lock_acquire_recursive>
 8012664:	3d01      	subs	r5, #1
 8012666:	4637      	mov	r7, r6
 8012668:	6863      	ldr	r3, [r4, #4]
 801266a:	b99b      	cbnz	r3, 8012694 <_fgets_r+0x5c>
 801266c:	4621      	mov	r1, r4
 801266e:	4648      	mov	r0, r9
 8012670:	f000 f992 	bl	8012998 <__srefill_r>
 8012674:	b168      	cbz	r0, 8012692 <_fgets_r+0x5a>
 8012676:	42b7      	cmp	r7, r6
 8012678:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801267a:	d139      	bne.n	80126f0 <_fgets_r+0xb8>
 801267c:	07d8      	lsls	r0, r3, #31
 801267e:	d405      	bmi.n	801268c <_fgets_r+0x54>
 8012680:	89a3      	ldrh	r3, [r4, #12]
 8012682:	0599      	lsls	r1, r3, #22
 8012684:	d402      	bmi.n	801268c <_fgets_r+0x54>
 8012686:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012688:	f000 fc56 	bl	8012f38 <__retarget_lock_release_recursive>
 801268c:	2000      	movs	r0, #0
 801268e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012692:	6863      	ldr	r3, [r4, #4]
 8012694:	f8d4 a000 	ldr.w	sl, [r4]
 8012698:	42ab      	cmp	r3, r5
 801269a:	bf28      	it	cs
 801269c:	462b      	movcs	r3, r5
 801269e:	461a      	mov	r2, r3
 80126a0:	210a      	movs	r1, #10
 80126a2:	4650      	mov	r0, sl
 80126a4:	4698      	mov	r8, r3
 80126a6:	f7f9 fccb 	bl	800c040 <memchr>
 80126aa:	6863      	ldr	r3, [r4, #4]
 80126ac:	b188      	cbz	r0, 80126d2 <_fgets_r+0x9a>
 80126ae:	3001      	adds	r0, #1
 80126b0:	eba0 050a 	sub.w	r5, r0, sl
 80126b4:	1b5b      	subs	r3, r3, r5
 80126b6:	e9c4 0300 	strd	r0, r3, [r4]
 80126ba:	462a      	mov	r2, r5
 80126bc:	4651      	mov	r1, sl
 80126be:	4638      	mov	r0, r7
 80126c0:	f000 fc3b 	bl	8012f3a <memcpy>
 80126c4:	2300      	movs	r3, #0
 80126c6:	557b      	strb	r3, [r7, r5]
 80126c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80126ca:	07da      	lsls	r2, r3, #31
 80126cc:	d513      	bpl.n	80126f6 <_fgets_r+0xbe>
 80126ce:	4630      	mov	r0, r6
 80126d0:	e7dd      	b.n	801268e <_fgets_r+0x56>
 80126d2:	eba3 0308 	sub.w	r3, r3, r8
 80126d6:	6063      	str	r3, [r4, #4]
 80126d8:	6823      	ldr	r3, [r4, #0]
 80126da:	4443      	add	r3, r8
 80126dc:	4638      	mov	r0, r7
 80126de:	6023      	str	r3, [r4, #0]
 80126e0:	4642      	mov	r2, r8
 80126e2:	4651      	mov	r1, sl
 80126e4:	f000 fc29 	bl	8012f3a <memcpy>
 80126e8:	ebb5 0508 	subs.w	r5, r5, r8
 80126ec:	4447      	add	r7, r8
 80126ee:	d1bb      	bne.n	8012668 <_fgets_r+0x30>
 80126f0:	2300      	movs	r3, #0
 80126f2:	703b      	strb	r3, [r7, #0]
 80126f4:	e7e8      	b.n	80126c8 <_fgets_r+0x90>
 80126f6:	89a3      	ldrh	r3, [r4, #12]
 80126f8:	059b      	lsls	r3, r3, #22
 80126fa:	d4e8      	bmi.n	80126ce <_fgets_r+0x96>
 80126fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80126fe:	f000 fc1b 	bl	8012f38 <__retarget_lock_release_recursive>
 8012702:	e7e4      	b.n	80126ce <_fgets_r+0x96>

08012704 <fgets>:
 8012704:	4613      	mov	r3, r2
 8012706:	460a      	mov	r2, r1
 8012708:	4601      	mov	r1, r0
 801270a:	4802      	ldr	r0, [pc, #8]	@ (8012714 <fgets+0x10>)
 801270c:	6800      	ldr	r0, [r0, #0]
 801270e:	f7ff bf93 	b.w	8012638 <_fgets_r>
 8012712:	bf00      	nop
 8012714:	20000024 	.word	0x20000024

08012718 <std>:
 8012718:	2300      	movs	r3, #0
 801271a:	b510      	push	{r4, lr}
 801271c:	4604      	mov	r4, r0
 801271e:	e9c0 3300 	strd	r3, r3, [r0]
 8012722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012726:	6083      	str	r3, [r0, #8]
 8012728:	8181      	strh	r1, [r0, #12]
 801272a:	6643      	str	r3, [r0, #100]	@ 0x64
 801272c:	81c2      	strh	r2, [r0, #14]
 801272e:	6183      	str	r3, [r0, #24]
 8012730:	4619      	mov	r1, r3
 8012732:	2208      	movs	r2, #8
 8012734:	305c      	adds	r0, #92	@ 0x5c
 8012736:	f000 fb2f 	bl	8012d98 <memset>
 801273a:	4b0d      	ldr	r3, [pc, #52]	@ (8012770 <std+0x58>)
 801273c:	6263      	str	r3, [r4, #36]	@ 0x24
 801273e:	4b0d      	ldr	r3, [pc, #52]	@ (8012774 <std+0x5c>)
 8012740:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012742:	4b0d      	ldr	r3, [pc, #52]	@ (8012778 <std+0x60>)
 8012744:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012746:	4b0d      	ldr	r3, [pc, #52]	@ (801277c <std+0x64>)
 8012748:	6323      	str	r3, [r4, #48]	@ 0x30
 801274a:	4b0d      	ldr	r3, [pc, #52]	@ (8012780 <std+0x68>)
 801274c:	6224      	str	r4, [r4, #32]
 801274e:	429c      	cmp	r4, r3
 8012750:	d006      	beq.n	8012760 <std+0x48>
 8012752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012756:	4294      	cmp	r4, r2
 8012758:	d002      	beq.n	8012760 <std+0x48>
 801275a:	33d0      	adds	r3, #208	@ 0xd0
 801275c:	429c      	cmp	r4, r3
 801275e:	d105      	bne.n	801276c <std+0x54>
 8012760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012768:	f000 bbe4 	b.w	8012f34 <__retarget_lock_init_recursive>
 801276c:	bd10      	pop	{r4, pc}
 801276e:	bf00      	nop
 8012770:	08012be9 	.word	0x08012be9
 8012774:	08012c0b 	.word	0x08012c0b
 8012778:	08012c43 	.word	0x08012c43
 801277c:	08012c67 	.word	0x08012c67
 8012780:	20004254 	.word	0x20004254

08012784 <stdio_exit_handler>:
 8012784:	4a02      	ldr	r2, [pc, #8]	@ (8012790 <stdio_exit_handler+0xc>)
 8012786:	4903      	ldr	r1, [pc, #12]	@ (8012794 <stdio_exit_handler+0x10>)
 8012788:	4803      	ldr	r0, [pc, #12]	@ (8012798 <stdio_exit_handler+0x14>)
 801278a:	f000 b869 	b.w	8012860 <_fwalk_sglue>
 801278e:	bf00      	nop
 8012790:	20000018 	.word	0x20000018
 8012794:	08013801 	.word	0x08013801
 8012798:	20000028 	.word	0x20000028

0801279c <cleanup_stdio>:
 801279c:	6841      	ldr	r1, [r0, #4]
 801279e:	4b0c      	ldr	r3, [pc, #48]	@ (80127d0 <cleanup_stdio+0x34>)
 80127a0:	4299      	cmp	r1, r3
 80127a2:	b510      	push	{r4, lr}
 80127a4:	4604      	mov	r4, r0
 80127a6:	d001      	beq.n	80127ac <cleanup_stdio+0x10>
 80127a8:	f001 f82a 	bl	8013800 <_fflush_r>
 80127ac:	68a1      	ldr	r1, [r4, #8]
 80127ae:	4b09      	ldr	r3, [pc, #36]	@ (80127d4 <cleanup_stdio+0x38>)
 80127b0:	4299      	cmp	r1, r3
 80127b2:	d002      	beq.n	80127ba <cleanup_stdio+0x1e>
 80127b4:	4620      	mov	r0, r4
 80127b6:	f001 f823 	bl	8013800 <_fflush_r>
 80127ba:	68e1      	ldr	r1, [r4, #12]
 80127bc:	4b06      	ldr	r3, [pc, #24]	@ (80127d8 <cleanup_stdio+0x3c>)
 80127be:	4299      	cmp	r1, r3
 80127c0:	d004      	beq.n	80127cc <cleanup_stdio+0x30>
 80127c2:	4620      	mov	r0, r4
 80127c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80127c8:	f001 b81a 	b.w	8013800 <_fflush_r>
 80127cc:	bd10      	pop	{r4, pc}
 80127ce:	bf00      	nop
 80127d0:	20004254 	.word	0x20004254
 80127d4:	200042bc 	.word	0x200042bc
 80127d8:	20004324 	.word	0x20004324

080127dc <global_stdio_init.part.0>:
 80127dc:	b510      	push	{r4, lr}
 80127de:	4b0b      	ldr	r3, [pc, #44]	@ (801280c <global_stdio_init.part.0+0x30>)
 80127e0:	4c0b      	ldr	r4, [pc, #44]	@ (8012810 <global_stdio_init.part.0+0x34>)
 80127e2:	4a0c      	ldr	r2, [pc, #48]	@ (8012814 <global_stdio_init.part.0+0x38>)
 80127e4:	601a      	str	r2, [r3, #0]
 80127e6:	4620      	mov	r0, r4
 80127e8:	2200      	movs	r2, #0
 80127ea:	2104      	movs	r1, #4
 80127ec:	f7ff ff94 	bl	8012718 <std>
 80127f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80127f4:	2201      	movs	r2, #1
 80127f6:	2109      	movs	r1, #9
 80127f8:	f7ff ff8e 	bl	8012718 <std>
 80127fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012800:	2202      	movs	r2, #2
 8012802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012806:	2112      	movs	r1, #18
 8012808:	f7ff bf86 	b.w	8012718 <std>
 801280c:	2000438c 	.word	0x2000438c
 8012810:	20004254 	.word	0x20004254
 8012814:	08012785 	.word	0x08012785

08012818 <__sfp_lock_acquire>:
 8012818:	4801      	ldr	r0, [pc, #4]	@ (8012820 <__sfp_lock_acquire+0x8>)
 801281a:	f000 bb8c 	b.w	8012f36 <__retarget_lock_acquire_recursive>
 801281e:	bf00      	nop
 8012820:	20004395 	.word	0x20004395

08012824 <__sfp_lock_release>:
 8012824:	4801      	ldr	r0, [pc, #4]	@ (801282c <__sfp_lock_release+0x8>)
 8012826:	f000 bb87 	b.w	8012f38 <__retarget_lock_release_recursive>
 801282a:	bf00      	nop
 801282c:	20004395 	.word	0x20004395

08012830 <__sinit>:
 8012830:	b510      	push	{r4, lr}
 8012832:	4604      	mov	r4, r0
 8012834:	f7ff fff0 	bl	8012818 <__sfp_lock_acquire>
 8012838:	6a23      	ldr	r3, [r4, #32]
 801283a:	b11b      	cbz	r3, 8012844 <__sinit+0x14>
 801283c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012840:	f7ff bff0 	b.w	8012824 <__sfp_lock_release>
 8012844:	4b04      	ldr	r3, [pc, #16]	@ (8012858 <__sinit+0x28>)
 8012846:	6223      	str	r3, [r4, #32]
 8012848:	4b04      	ldr	r3, [pc, #16]	@ (801285c <__sinit+0x2c>)
 801284a:	681b      	ldr	r3, [r3, #0]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d1f5      	bne.n	801283c <__sinit+0xc>
 8012850:	f7ff ffc4 	bl	80127dc <global_stdio_init.part.0>
 8012854:	e7f2      	b.n	801283c <__sinit+0xc>
 8012856:	bf00      	nop
 8012858:	0801279d 	.word	0x0801279d
 801285c:	2000438c 	.word	0x2000438c

08012860 <_fwalk_sglue>:
 8012860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012864:	4607      	mov	r7, r0
 8012866:	4688      	mov	r8, r1
 8012868:	4614      	mov	r4, r2
 801286a:	2600      	movs	r6, #0
 801286c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012870:	f1b9 0901 	subs.w	r9, r9, #1
 8012874:	d505      	bpl.n	8012882 <_fwalk_sglue+0x22>
 8012876:	6824      	ldr	r4, [r4, #0]
 8012878:	2c00      	cmp	r4, #0
 801287a:	d1f7      	bne.n	801286c <_fwalk_sglue+0xc>
 801287c:	4630      	mov	r0, r6
 801287e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012882:	89ab      	ldrh	r3, [r5, #12]
 8012884:	2b01      	cmp	r3, #1
 8012886:	d907      	bls.n	8012898 <_fwalk_sglue+0x38>
 8012888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801288c:	3301      	adds	r3, #1
 801288e:	d003      	beq.n	8012898 <_fwalk_sglue+0x38>
 8012890:	4629      	mov	r1, r5
 8012892:	4638      	mov	r0, r7
 8012894:	47c0      	blx	r8
 8012896:	4306      	orrs	r6, r0
 8012898:	3568      	adds	r5, #104	@ 0x68
 801289a:	e7e9      	b.n	8012870 <_fwalk_sglue+0x10>

0801289c <iprintf>:
 801289c:	b40f      	push	{r0, r1, r2, r3}
 801289e:	b507      	push	{r0, r1, r2, lr}
 80128a0:	4906      	ldr	r1, [pc, #24]	@ (80128bc <iprintf+0x20>)
 80128a2:	ab04      	add	r3, sp, #16
 80128a4:	6808      	ldr	r0, [r1, #0]
 80128a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80128aa:	6881      	ldr	r1, [r0, #8]
 80128ac:	9301      	str	r3, [sp, #4]
 80128ae:	f000 fc7d 	bl	80131ac <_vfiprintf_r>
 80128b2:	b003      	add	sp, #12
 80128b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80128b8:	b004      	add	sp, #16
 80128ba:	4770      	bx	lr
 80128bc:	20000024 	.word	0x20000024

080128c0 <_puts_r>:
 80128c0:	6a03      	ldr	r3, [r0, #32]
 80128c2:	b570      	push	{r4, r5, r6, lr}
 80128c4:	6884      	ldr	r4, [r0, #8]
 80128c6:	4605      	mov	r5, r0
 80128c8:	460e      	mov	r6, r1
 80128ca:	b90b      	cbnz	r3, 80128d0 <_puts_r+0x10>
 80128cc:	f7ff ffb0 	bl	8012830 <__sinit>
 80128d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80128d2:	07db      	lsls	r3, r3, #31
 80128d4:	d405      	bmi.n	80128e2 <_puts_r+0x22>
 80128d6:	89a3      	ldrh	r3, [r4, #12]
 80128d8:	0598      	lsls	r0, r3, #22
 80128da:	d402      	bmi.n	80128e2 <_puts_r+0x22>
 80128dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80128de:	f000 fb2a 	bl	8012f36 <__retarget_lock_acquire_recursive>
 80128e2:	89a3      	ldrh	r3, [r4, #12]
 80128e4:	0719      	lsls	r1, r3, #28
 80128e6:	d502      	bpl.n	80128ee <_puts_r+0x2e>
 80128e8:	6923      	ldr	r3, [r4, #16]
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d135      	bne.n	801295a <_puts_r+0x9a>
 80128ee:	4621      	mov	r1, r4
 80128f0:	4628      	mov	r0, r5
 80128f2:	f000 f9fb 	bl	8012cec <__swsetup_r>
 80128f6:	b380      	cbz	r0, 801295a <_puts_r+0x9a>
 80128f8:	f04f 35ff 	mov.w	r5, #4294967295
 80128fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80128fe:	07da      	lsls	r2, r3, #31
 8012900:	d405      	bmi.n	801290e <_puts_r+0x4e>
 8012902:	89a3      	ldrh	r3, [r4, #12]
 8012904:	059b      	lsls	r3, r3, #22
 8012906:	d402      	bmi.n	801290e <_puts_r+0x4e>
 8012908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801290a:	f000 fb15 	bl	8012f38 <__retarget_lock_release_recursive>
 801290e:	4628      	mov	r0, r5
 8012910:	bd70      	pop	{r4, r5, r6, pc}
 8012912:	2b00      	cmp	r3, #0
 8012914:	da04      	bge.n	8012920 <_puts_r+0x60>
 8012916:	69a2      	ldr	r2, [r4, #24]
 8012918:	429a      	cmp	r2, r3
 801291a:	dc17      	bgt.n	801294c <_puts_r+0x8c>
 801291c:	290a      	cmp	r1, #10
 801291e:	d015      	beq.n	801294c <_puts_r+0x8c>
 8012920:	6823      	ldr	r3, [r4, #0]
 8012922:	1c5a      	adds	r2, r3, #1
 8012924:	6022      	str	r2, [r4, #0]
 8012926:	7019      	strb	r1, [r3, #0]
 8012928:	68a3      	ldr	r3, [r4, #8]
 801292a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801292e:	3b01      	subs	r3, #1
 8012930:	60a3      	str	r3, [r4, #8]
 8012932:	2900      	cmp	r1, #0
 8012934:	d1ed      	bne.n	8012912 <_puts_r+0x52>
 8012936:	2b00      	cmp	r3, #0
 8012938:	da11      	bge.n	801295e <_puts_r+0x9e>
 801293a:	4622      	mov	r2, r4
 801293c:	210a      	movs	r1, #10
 801293e:	4628      	mov	r0, r5
 8012940:	f000 f995 	bl	8012c6e <__swbuf_r>
 8012944:	3001      	adds	r0, #1
 8012946:	d0d7      	beq.n	80128f8 <_puts_r+0x38>
 8012948:	250a      	movs	r5, #10
 801294a:	e7d7      	b.n	80128fc <_puts_r+0x3c>
 801294c:	4622      	mov	r2, r4
 801294e:	4628      	mov	r0, r5
 8012950:	f000 f98d 	bl	8012c6e <__swbuf_r>
 8012954:	3001      	adds	r0, #1
 8012956:	d1e7      	bne.n	8012928 <_puts_r+0x68>
 8012958:	e7ce      	b.n	80128f8 <_puts_r+0x38>
 801295a:	3e01      	subs	r6, #1
 801295c:	e7e4      	b.n	8012928 <_puts_r+0x68>
 801295e:	6823      	ldr	r3, [r4, #0]
 8012960:	1c5a      	adds	r2, r3, #1
 8012962:	6022      	str	r2, [r4, #0]
 8012964:	220a      	movs	r2, #10
 8012966:	701a      	strb	r2, [r3, #0]
 8012968:	e7ee      	b.n	8012948 <_puts_r+0x88>
	...

0801296c <puts>:
 801296c:	4b02      	ldr	r3, [pc, #8]	@ (8012978 <puts+0xc>)
 801296e:	4601      	mov	r1, r0
 8012970:	6818      	ldr	r0, [r3, #0]
 8012972:	f7ff bfa5 	b.w	80128c0 <_puts_r>
 8012976:	bf00      	nop
 8012978:	20000024 	.word	0x20000024

0801297c <lflush>:
 801297c:	898b      	ldrh	r3, [r1, #12]
 801297e:	f003 0309 	and.w	r3, r3, #9
 8012982:	2b09      	cmp	r3, #9
 8012984:	d103      	bne.n	801298e <lflush+0x12>
 8012986:	4b03      	ldr	r3, [pc, #12]	@ (8012994 <lflush+0x18>)
 8012988:	6818      	ldr	r0, [r3, #0]
 801298a:	f000 bf39 	b.w	8013800 <_fflush_r>
 801298e:	2000      	movs	r0, #0
 8012990:	4770      	bx	lr
 8012992:	bf00      	nop
 8012994:	20000024 	.word	0x20000024

08012998 <__srefill_r>:
 8012998:	b570      	push	{r4, r5, r6, lr}
 801299a:	460c      	mov	r4, r1
 801299c:	4605      	mov	r5, r0
 801299e:	b118      	cbz	r0, 80129a8 <__srefill_r+0x10>
 80129a0:	6a03      	ldr	r3, [r0, #32]
 80129a2:	b90b      	cbnz	r3, 80129a8 <__srefill_r+0x10>
 80129a4:	f7ff ff44 	bl	8012830 <__sinit>
 80129a8:	2300      	movs	r3, #0
 80129aa:	6063      	str	r3, [r4, #4]
 80129ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80129b0:	069e      	lsls	r6, r3, #26
 80129b2:	d408      	bmi.n	80129c6 <__srefill_r+0x2e>
 80129b4:	0758      	lsls	r0, r3, #29
 80129b6:	d445      	bmi.n	8012a44 <__srefill_r+0xac>
 80129b8:	06d9      	lsls	r1, r3, #27
 80129ba:	d407      	bmi.n	80129cc <__srefill_r+0x34>
 80129bc:	2209      	movs	r2, #9
 80129be:	602a      	str	r2, [r5, #0]
 80129c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80129c4:	81a3      	strh	r3, [r4, #12]
 80129c6:	f04f 30ff 	mov.w	r0, #4294967295
 80129ca:	bd70      	pop	{r4, r5, r6, pc}
 80129cc:	071a      	lsls	r2, r3, #28
 80129ce:	d50b      	bpl.n	80129e8 <__srefill_r+0x50>
 80129d0:	4621      	mov	r1, r4
 80129d2:	4628      	mov	r0, r5
 80129d4:	f000 ff14 	bl	8013800 <_fflush_r>
 80129d8:	2800      	cmp	r0, #0
 80129da:	d1f4      	bne.n	80129c6 <__srefill_r+0x2e>
 80129dc:	89a3      	ldrh	r3, [r4, #12]
 80129de:	60a0      	str	r0, [r4, #8]
 80129e0:	f023 0308 	bic.w	r3, r3, #8
 80129e4:	81a3      	strh	r3, [r4, #12]
 80129e6:	61a0      	str	r0, [r4, #24]
 80129e8:	89a3      	ldrh	r3, [r4, #12]
 80129ea:	f043 0304 	orr.w	r3, r3, #4
 80129ee:	81a3      	strh	r3, [r4, #12]
 80129f0:	6923      	ldr	r3, [r4, #16]
 80129f2:	b91b      	cbnz	r3, 80129fc <__srefill_r+0x64>
 80129f4:	4621      	mov	r1, r4
 80129f6:	4628      	mov	r0, r5
 80129f8:	f000 ff50 	bl	801389c <__smakebuf_r>
 80129fc:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8012a00:	07b3      	lsls	r3, r6, #30
 8012a02:	d00f      	beq.n	8012a24 <__srefill_r+0x8c>
 8012a04:	2301      	movs	r3, #1
 8012a06:	4a1b      	ldr	r2, [pc, #108]	@ (8012a74 <__srefill_r+0xdc>)
 8012a08:	491b      	ldr	r1, [pc, #108]	@ (8012a78 <__srefill_r+0xe0>)
 8012a0a:	481c      	ldr	r0, [pc, #112]	@ (8012a7c <__srefill_r+0xe4>)
 8012a0c:	81a3      	strh	r3, [r4, #12]
 8012a0e:	f7ff ff27 	bl	8012860 <_fwalk_sglue>
 8012a12:	81a6      	strh	r6, [r4, #12]
 8012a14:	f006 0609 	and.w	r6, r6, #9
 8012a18:	2e09      	cmp	r6, #9
 8012a1a:	d103      	bne.n	8012a24 <__srefill_r+0x8c>
 8012a1c:	4621      	mov	r1, r4
 8012a1e:	4628      	mov	r0, r5
 8012a20:	f000 fe6a 	bl	80136f8 <__sflush_r>
 8012a24:	6922      	ldr	r2, [r4, #16]
 8012a26:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8012a28:	6963      	ldr	r3, [r4, #20]
 8012a2a:	6a21      	ldr	r1, [r4, #32]
 8012a2c:	6022      	str	r2, [r4, #0]
 8012a2e:	4628      	mov	r0, r5
 8012a30:	47b0      	blx	r6
 8012a32:	2800      	cmp	r0, #0
 8012a34:	6060      	str	r0, [r4, #4]
 8012a36:	dc17      	bgt.n	8012a68 <__srefill_r+0xd0>
 8012a38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a3c:	d116      	bne.n	8012a6c <__srefill_r+0xd4>
 8012a3e:	f043 0320 	orr.w	r3, r3, #32
 8012a42:	e7bf      	b.n	80129c4 <__srefill_r+0x2c>
 8012a44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012a46:	2900      	cmp	r1, #0
 8012a48:	d0d2      	beq.n	80129f0 <__srefill_r+0x58>
 8012a4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012a4e:	4299      	cmp	r1, r3
 8012a50:	d002      	beq.n	8012a58 <__srefill_r+0xc0>
 8012a52:	4628      	mov	r0, r5
 8012a54:	f000 fa80 	bl	8012f58 <_free_r>
 8012a58:	2300      	movs	r3, #0
 8012a5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8012a5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012a5e:	6063      	str	r3, [r4, #4]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d0c5      	beq.n	80129f0 <__srefill_r+0x58>
 8012a64:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8012a66:	6023      	str	r3, [r4, #0]
 8012a68:	2000      	movs	r0, #0
 8012a6a:	e7ae      	b.n	80129ca <__srefill_r+0x32>
 8012a6c:	2200      	movs	r2, #0
 8012a6e:	6062      	str	r2, [r4, #4]
 8012a70:	e7a6      	b.n	80129c0 <__srefill_r+0x28>
 8012a72:	bf00      	nop
 8012a74:	20000018 	.word	0x20000018
 8012a78:	0801297d 	.word	0x0801297d
 8012a7c:	20000028 	.word	0x20000028

08012a80 <setvbuf>:
 8012a80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012a84:	461d      	mov	r5, r3
 8012a86:	4b57      	ldr	r3, [pc, #348]	@ (8012be4 <setvbuf+0x164>)
 8012a88:	681f      	ldr	r7, [r3, #0]
 8012a8a:	4604      	mov	r4, r0
 8012a8c:	460e      	mov	r6, r1
 8012a8e:	4690      	mov	r8, r2
 8012a90:	b127      	cbz	r7, 8012a9c <setvbuf+0x1c>
 8012a92:	6a3b      	ldr	r3, [r7, #32]
 8012a94:	b913      	cbnz	r3, 8012a9c <setvbuf+0x1c>
 8012a96:	4638      	mov	r0, r7
 8012a98:	f7ff feca 	bl	8012830 <__sinit>
 8012a9c:	f1b8 0f02 	cmp.w	r8, #2
 8012aa0:	d006      	beq.n	8012ab0 <setvbuf+0x30>
 8012aa2:	f1b8 0f01 	cmp.w	r8, #1
 8012aa6:	f200 809a 	bhi.w	8012bde <setvbuf+0x15e>
 8012aaa:	2d00      	cmp	r5, #0
 8012aac:	f2c0 8097 	blt.w	8012bde <setvbuf+0x15e>
 8012ab0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012ab2:	07d9      	lsls	r1, r3, #31
 8012ab4:	d405      	bmi.n	8012ac2 <setvbuf+0x42>
 8012ab6:	89a3      	ldrh	r3, [r4, #12]
 8012ab8:	059a      	lsls	r2, r3, #22
 8012aba:	d402      	bmi.n	8012ac2 <setvbuf+0x42>
 8012abc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012abe:	f000 fa3a 	bl	8012f36 <__retarget_lock_acquire_recursive>
 8012ac2:	4621      	mov	r1, r4
 8012ac4:	4638      	mov	r0, r7
 8012ac6:	f000 fe9b 	bl	8013800 <_fflush_r>
 8012aca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012acc:	b141      	cbz	r1, 8012ae0 <setvbuf+0x60>
 8012ace:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ad2:	4299      	cmp	r1, r3
 8012ad4:	d002      	beq.n	8012adc <setvbuf+0x5c>
 8012ad6:	4638      	mov	r0, r7
 8012ad8:	f000 fa3e 	bl	8012f58 <_free_r>
 8012adc:	2300      	movs	r3, #0
 8012ade:	6363      	str	r3, [r4, #52]	@ 0x34
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	61a3      	str	r3, [r4, #24]
 8012ae4:	6063      	str	r3, [r4, #4]
 8012ae6:	89a3      	ldrh	r3, [r4, #12]
 8012ae8:	061b      	lsls	r3, r3, #24
 8012aea:	d503      	bpl.n	8012af4 <setvbuf+0x74>
 8012aec:	6921      	ldr	r1, [r4, #16]
 8012aee:	4638      	mov	r0, r7
 8012af0:	f000 fa32 	bl	8012f58 <_free_r>
 8012af4:	89a3      	ldrh	r3, [r4, #12]
 8012af6:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8012afa:	f023 0303 	bic.w	r3, r3, #3
 8012afe:	f1b8 0f02 	cmp.w	r8, #2
 8012b02:	81a3      	strh	r3, [r4, #12]
 8012b04:	d061      	beq.n	8012bca <setvbuf+0x14a>
 8012b06:	ab01      	add	r3, sp, #4
 8012b08:	466a      	mov	r2, sp
 8012b0a:	4621      	mov	r1, r4
 8012b0c:	4638      	mov	r0, r7
 8012b0e:	f000 fe9f 	bl	8013850 <__swhatbuf_r>
 8012b12:	89a3      	ldrh	r3, [r4, #12]
 8012b14:	4318      	orrs	r0, r3
 8012b16:	81a0      	strh	r0, [r4, #12]
 8012b18:	bb2d      	cbnz	r5, 8012b66 <setvbuf+0xe6>
 8012b1a:	9d00      	ldr	r5, [sp, #0]
 8012b1c:	4628      	mov	r0, r5
 8012b1e:	f000 fa65 	bl	8012fec <malloc>
 8012b22:	4606      	mov	r6, r0
 8012b24:	2800      	cmp	r0, #0
 8012b26:	d152      	bne.n	8012bce <setvbuf+0x14e>
 8012b28:	f8dd 9000 	ldr.w	r9, [sp]
 8012b2c:	45a9      	cmp	r9, r5
 8012b2e:	d140      	bne.n	8012bb2 <setvbuf+0x132>
 8012b30:	f04f 35ff 	mov.w	r5, #4294967295
 8012b34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b38:	f043 0202 	orr.w	r2, r3, #2
 8012b3c:	81a2      	strh	r2, [r4, #12]
 8012b3e:	2200      	movs	r2, #0
 8012b40:	60a2      	str	r2, [r4, #8]
 8012b42:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8012b46:	6022      	str	r2, [r4, #0]
 8012b48:	6122      	str	r2, [r4, #16]
 8012b4a:	2201      	movs	r2, #1
 8012b4c:	6162      	str	r2, [r4, #20]
 8012b4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012b50:	07d6      	lsls	r6, r2, #31
 8012b52:	d404      	bmi.n	8012b5e <setvbuf+0xde>
 8012b54:	0598      	lsls	r0, r3, #22
 8012b56:	d402      	bmi.n	8012b5e <setvbuf+0xde>
 8012b58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b5a:	f000 f9ed 	bl	8012f38 <__retarget_lock_release_recursive>
 8012b5e:	4628      	mov	r0, r5
 8012b60:	b003      	add	sp, #12
 8012b62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b66:	2e00      	cmp	r6, #0
 8012b68:	d0d8      	beq.n	8012b1c <setvbuf+0x9c>
 8012b6a:	6a3b      	ldr	r3, [r7, #32]
 8012b6c:	b913      	cbnz	r3, 8012b74 <setvbuf+0xf4>
 8012b6e:	4638      	mov	r0, r7
 8012b70:	f7ff fe5e 	bl	8012830 <__sinit>
 8012b74:	f1b8 0f01 	cmp.w	r8, #1
 8012b78:	bf08      	it	eq
 8012b7a:	89a3      	ldrheq	r3, [r4, #12]
 8012b7c:	6026      	str	r6, [r4, #0]
 8012b7e:	bf04      	itt	eq
 8012b80:	f043 0301 	orreq.w	r3, r3, #1
 8012b84:	81a3      	strheq	r3, [r4, #12]
 8012b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b8a:	f013 0208 	ands.w	r2, r3, #8
 8012b8e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8012b92:	d01e      	beq.n	8012bd2 <setvbuf+0x152>
 8012b94:	07d9      	lsls	r1, r3, #31
 8012b96:	bf41      	itttt	mi
 8012b98:	2200      	movmi	r2, #0
 8012b9a:	426d      	negmi	r5, r5
 8012b9c:	60a2      	strmi	r2, [r4, #8]
 8012b9e:	61a5      	strmi	r5, [r4, #24]
 8012ba0:	bf58      	it	pl
 8012ba2:	60a5      	strpl	r5, [r4, #8]
 8012ba4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012ba6:	07d2      	lsls	r2, r2, #31
 8012ba8:	d401      	bmi.n	8012bae <setvbuf+0x12e>
 8012baa:	059b      	lsls	r3, r3, #22
 8012bac:	d513      	bpl.n	8012bd6 <setvbuf+0x156>
 8012bae:	2500      	movs	r5, #0
 8012bb0:	e7d5      	b.n	8012b5e <setvbuf+0xde>
 8012bb2:	4648      	mov	r0, r9
 8012bb4:	f000 fa1a 	bl	8012fec <malloc>
 8012bb8:	4606      	mov	r6, r0
 8012bba:	2800      	cmp	r0, #0
 8012bbc:	d0b8      	beq.n	8012b30 <setvbuf+0xb0>
 8012bbe:	89a3      	ldrh	r3, [r4, #12]
 8012bc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012bc4:	81a3      	strh	r3, [r4, #12]
 8012bc6:	464d      	mov	r5, r9
 8012bc8:	e7cf      	b.n	8012b6a <setvbuf+0xea>
 8012bca:	2500      	movs	r5, #0
 8012bcc:	e7b2      	b.n	8012b34 <setvbuf+0xb4>
 8012bce:	46a9      	mov	r9, r5
 8012bd0:	e7f5      	b.n	8012bbe <setvbuf+0x13e>
 8012bd2:	60a2      	str	r2, [r4, #8]
 8012bd4:	e7e6      	b.n	8012ba4 <setvbuf+0x124>
 8012bd6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012bd8:	f000 f9ae 	bl	8012f38 <__retarget_lock_release_recursive>
 8012bdc:	e7e7      	b.n	8012bae <setvbuf+0x12e>
 8012bde:	f04f 35ff 	mov.w	r5, #4294967295
 8012be2:	e7bc      	b.n	8012b5e <setvbuf+0xde>
 8012be4:	20000024 	.word	0x20000024

08012be8 <__sread>:
 8012be8:	b510      	push	{r4, lr}
 8012bea:	460c      	mov	r4, r1
 8012bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bf0:	f000 f952 	bl	8012e98 <_read_r>
 8012bf4:	2800      	cmp	r0, #0
 8012bf6:	bfab      	itete	ge
 8012bf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012bfa:	89a3      	ldrhlt	r3, [r4, #12]
 8012bfc:	181b      	addge	r3, r3, r0
 8012bfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012c02:	bfac      	ite	ge
 8012c04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012c06:	81a3      	strhlt	r3, [r4, #12]
 8012c08:	bd10      	pop	{r4, pc}

08012c0a <__swrite>:
 8012c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c0e:	461f      	mov	r7, r3
 8012c10:	898b      	ldrh	r3, [r1, #12]
 8012c12:	05db      	lsls	r3, r3, #23
 8012c14:	4605      	mov	r5, r0
 8012c16:	460c      	mov	r4, r1
 8012c18:	4616      	mov	r6, r2
 8012c1a:	d505      	bpl.n	8012c28 <__swrite+0x1e>
 8012c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c20:	2302      	movs	r3, #2
 8012c22:	2200      	movs	r2, #0
 8012c24:	f000 f926 	bl	8012e74 <_lseek_r>
 8012c28:	89a3      	ldrh	r3, [r4, #12]
 8012c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012c32:	81a3      	strh	r3, [r4, #12]
 8012c34:	4632      	mov	r2, r6
 8012c36:	463b      	mov	r3, r7
 8012c38:	4628      	mov	r0, r5
 8012c3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c3e:	f000 b93d 	b.w	8012ebc <_write_r>

08012c42 <__sseek>:
 8012c42:	b510      	push	{r4, lr}
 8012c44:	460c      	mov	r4, r1
 8012c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c4a:	f000 f913 	bl	8012e74 <_lseek_r>
 8012c4e:	1c43      	adds	r3, r0, #1
 8012c50:	89a3      	ldrh	r3, [r4, #12]
 8012c52:	bf15      	itete	ne
 8012c54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012c56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012c5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012c5e:	81a3      	strheq	r3, [r4, #12]
 8012c60:	bf18      	it	ne
 8012c62:	81a3      	strhne	r3, [r4, #12]
 8012c64:	bd10      	pop	{r4, pc}

08012c66 <__sclose>:
 8012c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c6a:	f000 b89d 	b.w	8012da8 <_close_r>

08012c6e <__swbuf_r>:
 8012c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c70:	460e      	mov	r6, r1
 8012c72:	4614      	mov	r4, r2
 8012c74:	4605      	mov	r5, r0
 8012c76:	b118      	cbz	r0, 8012c80 <__swbuf_r+0x12>
 8012c78:	6a03      	ldr	r3, [r0, #32]
 8012c7a:	b90b      	cbnz	r3, 8012c80 <__swbuf_r+0x12>
 8012c7c:	f7ff fdd8 	bl	8012830 <__sinit>
 8012c80:	69a3      	ldr	r3, [r4, #24]
 8012c82:	60a3      	str	r3, [r4, #8]
 8012c84:	89a3      	ldrh	r3, [r4, #12]
 8012c86:	071a      	lsls	r2, r3, #28
 8012c88:	d501      	bpl.n	8012c8e <__swbuf_r+0x20>
 8012c8a:	6923      	ldr	r3, [r4, #16]
 8012c8c:	b943      	cbnz	r3, 8012ca0 <__swbuf_r+0x32>
 8012c8e:	4621      	mov	r1, r4
 8012c90:	4628      	mov	r0, r5
 8012c92:	f000 f82b 	bl	8012cec <__swsetup_r>
 8012c96:	b118      	cbz	r0, 8012ca0 <__swbuf_r+0x32>
 8012c98:	f04f 37ff 	mov.w	r7, #4294967295
 8012c9c:	4638      	mov	r0, r7
 8012c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ca0:	6823      	ldr	r3, [r4, #0]
 8012ca2:	6922      	ldr	r2, [r4, #16]
 8012ca4:	1a98      	subs	r0, r3, r2
 8012ca6:	6963      	ldr	r3, [r4, #20]
 8012ca8:	b2f6      	uxtb	r6, r6
 8012caa:	4283      	cmp	r3, r0
 8012cac:	4637      	mov	r7, r6
 8012cae:	dc05      	bgt.n	8012cbc <__swbuf_r+0x4e>
 8012cb0:	4621      	mov	r1, r4
 8012cb2:	4628      	mov	r0, r5
 8012cb4:	f000 fda4 	bl	8013800 <_fflush_r>
 8012cb8:	2800      	cmp	r0, #0
 8012cba:	d1ed      	bne.n	8012c98 <__swbuf_r+0x2a>
 8012cbc:	68a3      	ldr	r3, [r4, #8]
 8012cbe:	3b01      	subs	r3, #1
 8012cc0:	60a3      	str	r3, [r4, #8]
 8012cc2:	6823      	ldr	r3, [r4, #0]
 8012cc4:	1c5a      	adds	r2, r3, #1
 8012cc6:	6022      	str	r2, [r4, #0]
 8012cc8:	701e      	strb	r6, [r3, #0]
 8012cca:	6962      	ldr	r2, [r4, #20]
 8012ccc:	1c43      	adds	r3, r0, #1
 8012cce:	429a      	cmp	r2, r3
 8012cd0:	d004      	beq.n	8012cdc <__swbuf_r+0x6e>
 8012cd2:	89a3      	ldrh	r3, [r4, #12]
 8012cd4:	07db      	lsls	r3, r3, #31
 8012cd6:	d5e1      	bpl.n	8012c9c <__swbuf_r+0x2e>
 8012cd8:	2e0a      	cmp	r6, #10
 8012cda:	d1df      	bne.n	8012c9c <__swbuf_r+0x2e>
 8012cdc:	4621      	mov	r1, r4
 8012cde:	4628      	mov	r0, r5
 8012ce0:	f000 fd8e 	bl	8013800 <_fflush_r>
 8012ce4:	2800      	cmp	r0, #0
 8012ce6:	d0d9      	beq.n	8012c9c <__swbuf_r+0x2e>
 8012ce8:	e7d6      	b.n	8012c98 <__swbuf_r+0x2a>
	...

08012cec <__swsetup_r>:
 8012cec:	b538      	push	{r3, r4, r5, lr}
 8012cee:	4b29      	ldr	r3, [pc, #164]	@ (8012d94 <__swsetup_r+0xa8>)
 8012cf0:	4605      	mov	r5, r0
 8012cf2:	6818      	ldr	r0, [r3, #0]
 8012cf4:	460c      	mov	r4, r1
 8012cf6:	b118      	cbz	r0, 8012d00 <__swsetup_r+0x14>
 8012cf8:	6a03      	ldr	r3, [r0, #32]
 8012cfa:	b90b      	cbnz	r3, 8012d00 <__swsetup_r+0x14>
 8012cfc:	f7ff fd98 	bl	8012830 <__sinit>
 8012d00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d04:	0719      	lsls	r1, r3, #28
 8012d06:	d422      	bmi.n	8012d4e <__swsetup_r+0x62>
 8012d08:	06da      	lsls	r2, r3, #27
 8012d0a:	d407      	bmi.n	8012d1c <__swsetup_r+0x30>
 8012d0c:	2209      	movs	r2, #9
 8012d0e:	602a      	str	r2, [r5, #0]
 8012d10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d14:	81a3      	strh	r3, [r4, #12]
 8012d16:	f04f 30ff 	mov.w	r0, #4294967295
 8012d1a:	e033      	b.n	8012d84 <__swsetup_r+0x98>
 8012d1c:	0758      	lsls	r0, r3, #29
 8012d1e:	d512      	bpl.n	8012d46 <__swsetup_r+0x5a>
 8012d20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d22:	b141      	cbz	r1, 8012d36 <__swsetup_r+0x4a>
 8012d24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d28:	4299      	cmp	r1, r3
 8012d2a:	d002      	beq.n	8012d32 <__swsetup_r+0x46>
 8012d2c:	4628      	mov	r0, r5
 8012d2e:	f000 f913 	bl	8012f58 <_free_r>
 8012d32:	2300      	movs	r3, #0
 8012d34:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d36:	89a3      	ldrh	r3, [r4, #12]
 8012d38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012d3c:	81a3      	strh	r3, [r4, #12]
 8012d3e:	2300      	movs	r3, #0
 8012d40:	6063      	str	r3, [r4, #4]
 8012d42:	6923      	ldr	r3, [r4, #16]
 8012d44:	6023      	str	r3, [r4, #0]
 8012d46:	89a3      	ldrh	r3, [r4, #12]
 8012d48:	f043 0308 	orr.w	r3, r3, #8
 8012d4c:	81a3      	strh	r3, [r4, #12]
 8012d4e:	6923      	ldr	r3, [r4, #16]
 8012d50:	b94b      	cbnz	r3, 8012d66 <__swsetup_r+0x7a>
 8012d52:	89a3      	ldrh	r3, [r4, #12]
 8012d54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012d5c:	d003      	beq.n	8012d66 <__swsetup_r+0x7a>
 8012d5e:	4621      	mov	r1, r4
 8012d60:	4628      	mov	r0, r5
 8012d62:	f000 fd9b 	bl	801389c <__smakebuf_r>
 8012d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d6a:	f013 0201 	ands.w	r2, r3, #1
 8012d6e:	d00a      	beq.n	8012d86 <__swsetup_r+0x9a>
 8012d70:	2200      	movs	r2, #0
 8012d72:	60a2      	str	r2, [r4, #8]
 8012d74:	6962      	ldr	r2, [r4, #20]
 8012d76:	4252      	negs	r2, r2
 8012d78:	61a2      	str	r2, [r4, #24]
 8012d7a:	6922      	ldr	r2, [r4, #16]
 8012d7c:	b942      	cbnz	r2, 8012d90 <__swsetup_r+0xa4>
 8012d7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012d82:	d1c5      	bne.n	8012d10 <__swsetup_r+0x24>
 8012d84:	bd38      	pop	{r3, r4, r5, pc}
 8012d86:	0799      	lsls	r1, r3, #30
 8012d88:	bf58      	it	pl
 8012d8a:	6962      	ldrpl	r2, [r4, #20]
 8012d8c:	60a2      	str	r2, [r4, #8]
 8012d8e:	e7f4      	b.n	8012d7a <__swsetup_r+0x8e>
 8012d90:	2000      	movs	r0, #0
 8012d92:	e7f7      	b.n	8012d84 <__swsetup_r+0x98>
 8012d94:	20000024 	.word	0x20000024

08012d98 <memset>:
 8012d98:	4402      	add	r2, r0
 8012d9a:	4603      	mov	r3, r0
 8012d9c:	4293      	cmp	r3, r2
 8012d9e:	d100      	bne.n	8012da2 <memset+0xa>
 8012da0:	4770      	bx	lr
 8012da2:	f803 1b01 	strb.w	r1, [r3], #1
 8012da6:	e7f9      	b.n	8012d9c <memset+0x4>

08012da8 <_close_r>:
 8012da8:	b538      	push	{r3, r4, r5, lr}
 8012daa:	4d06      	ldr	r5, [pc, #24]	@ (8012dc4 <_close_r+0x1c>)
 8012dac:	2300      	movs	r3, #0
 8012dae:	4604      	mov	r4, r0
 8012db0:	4608      	mov	r0, r1
 8012db2:	602b      	str	r3, [r5, #0]
 8012db4:	f7fa ffee 	bl	800dd94 <_close>
 8012db8:	1c43      	adds	r3, r0, #1
 8012dba:	d102      	bne.n	8012dc2 <_close_r+0x1a>
 8012dbc:	682b      	ldr	r3, [r5, #0]
 8012dbe:	b103      	cbz	r3, 8012dc2 <_close_r+0x1a>
 8012dc0:	6023      	str	r3, [r4, #0]
 8012dc2:	bd38      	pop	{r3, r4, r5, pc}
 8012dc4:	20004390 	.word	0x20004390

08012dc8 <_reclaim_reent>:
 8012dc8:	4b29      	ldr	r3, [pc, #164]	@ (8012e70 <_reclaim_reent+0xa8>)
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	4283      	cmp	r3, r0
 8012dce:	b570      	push	{r4, r5, r6, lr}
 8012dd0:	4604      	mov	r4, r0
 8012dd2:	d04b      	beq.n	8012e6c <_reclaim_reent+0xa4>
 8012dd4:	69c3      	ldr	r3, [r0, #28]
 8012dd6:	b1ab      	cbz	r3, 8012e04 <_reclaim_reent+0x3c>
 8012dd8:	68db      	ldr	r3, [r3, #12]
 8012dda:	b16b      	cbz	r3, 8012df8 <_reclaim_reent+0x30>
 8012ddc:	2500      	movs	r5, #0
 8012dde:	69e3      	ldr	r3, [r4, #28]
 8012de0:	68db      	ldr	r3, [r3, #12]
 8012de2:	5959      	ldr	r1, [r3, r5]
 8012de4:	2900      	cmp	r1, #0
 8012de6:	d13b      	bne.n	8012e60 <_reclaim_reent+0x98>
 8012de8:	3504      	adds	r5, #4
 8012dea:	2d80      	cmp	r5, #128	@ 0x80
 8012dec:	d1f7      	bne.n	8012dde <_reclaim_reent+0x16>
 8012dee:	69e3      	ldr	r3, [r4, #28]
 8012df0:	4620      	mov	r0, r4
 8012df2:	68d9      	ldr	r1, [r3, #12]
 8012df4:	f000 f8b0 	bl	8012f58 <_free_r>
 8012df8:	69e3      	ldr	r3, [r4, #28]
 8012dfa:	6819      	ldr	r1, [r3, #0]
 8012dfc:	b111      	cbz	r1, 8012e04 <_reclaim_reent+0x3c>
 8012dfe:	4620      	mov	r0, r4
 8012e00:	f000 f8aa 	bl	8012f58 <_free_r>
 8012e04:	6961      	ldr	r1, [r4, #20]
 8012e06:	b111      	cbz	r1, 8012e0e <_reclaim_reent+0x46>
 8012e08:	4620      	mov	r0, r4
 8012e0a:	f000 f8a5 	bl	8012f58 <_free_r>
 8012e0e:	69e1      	ldr	r1, [r4, #28]
 8012e10:	b111      	cbz	r1, 8012e18 <_reclaim_reent+0x50>
 8012e12:	4620      	mov	r0, r4
 8012e14:	f000 f8a0 	bl	8012f58 <_free_r>
 8012e18:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012e1a:	b111      	cbz	r1, 8012e22 <_reclaim_reent+0x5a>
 8012e1c:	4620      	mov	r0, r4
 8012e1e:	f000 f89b 	bl	8012f58 <_free_r>
 8012e22:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012e24:	b111      	cbz	r1, 8012e2c <_reclaim_reent+0x64>
 8012e26:	4620      	mov	r0, r4
 8012e28:	f000 f896 	bl	8012f58 <_free_r>
 8012e2c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8012e2e:	b111      	cbz	r1, 8012e36 <_reclaim_reent+0x6e>
 8012e30:	4620      	mov	r0, r4
 8012e32:	f000 f891 	bl	8012f58 <_free_r>
 8012e36:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012e38:	b111      	cbz	r1, 8012e40 <_reclaim_reent+0x78>
 8012e3a:	4620      	mov	r0, r4
 8012e3c:	f000 f88c 	bl	8012f58 <_free_r>
 8012e40:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012e42:	b111      	cbz	r1, 8012e4a <_reclaim_reent+0x82>
 8012e44:	4620      	mov	r0, r4
 8012e46:	f000 f887 	bl	8012f58 <_free_r>
 8012e4a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012e4c:	b111      	cbz	r1, 8012e54 <_reclaim_reent+0x8c>
 8012e4e:	4620      	mov	r0, r4
 8012e50:	f000 f882 	bl	8012f58 <_free_r>
 8012e54:	6a23      	ldr	r3, [r4, #32]
 8012e56:	b14b      	cbz	r3, 8012e6c <_reclaim_reent+0xa4>
 8012e58:	4620      	mov	r0, r4
 8012e5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e5e:	4718      	bx	r3
 8012e60:	680e      	ldr	r6, [r1, #0]
 8012e62:	4620      	mov	r0, r4
 8012e64:	f000 f878 	bl	8012f58 <_free_r>
 8012e68:	4631      	mov	r1, r6
 8012e6a:	e7bb      	b.n	8012de4 <_reclaim_reent+0x1c>
 8012e6c:	bd70      	pop	{r4, r5, r6, pc}
 8012e6e:	bf00      	nop
 8012e70:	20000024 	.word	0x20000024

08012e74 <_lseek_r>:
 8012e74:	b538      	push	{r3, r4, r5, lr}
 8012e76:	4d07      	ldr	r5, [pc, #28]	@ (8012e94 <_lseek_r+0x20>)
 8012e78:	4604      	mov	r4, r0
 8012e7a:	4608      	mov	r0, r1
 8012e7c:	4611      	mov	r1, r2
 8012e7e:	2200      	movs	r2, #0
 8012e80:	602a      	str	r2, [r5, #0]
 8012e82:	461a      	mov	r2, r3
 8012e84:	f7fa ff9d 	bl	800ddc2 <_lseek>
 8012e88:	1c43      	adds	r3, r0, #1
 8012e8a:	d102      	bne.n	8012e92 <_lseek_r+0x1e>
 8012e8c:	682b      	ldr	r3, [r5, #0]
 8012e8e:	b103      	cbz	r3, 8012e92 <_lseek_r+0x1e>
 8012e90:	6023      	str	r3, [r4, #0]
 8012e92:	bd38      	pop	{r3, r4, r5, pc}
 8012e94:	20004390 	.word	0x20004390

08012e98 <_read_r>:
 8012e98:	b538      	push	{r3, r4, r5, lr}
 8012e9a:	4d07      	ldr	r5, [pc, #28]	@ (8012eb8 <_read_r+0x20>)
 8012e9c:	4604      	mov	r4, r0
 8012e9e:	4608      	mov	r0, r1
 8012ea0:	4611      	mov	r1, r2
 8012ea2:	2200      	movs	r2, #0
 8012ea4:	602a      	str	r2, [r5, #0]
 8012ea6:	461a      	mov	r2, r3
 8012ea8:	f7fa ff9c 	bl	800dde4 <_read>
 8012eac:	1c43      	adds	r3, r0, #1
 8012eae:	d102      	bne.n	8012eb6 <_read_r+0x1e>
 8012eb0:	682b      	ldr	r3, [r5, #0]
 8012eb2:	b103      	cbz	r3, 8012eb6 <_read_r+0x1e>
 8012eb4:	6023      	str	r3, [r4, #0]
 8012eb6:	bd38      	pop	{r3, r4, r5, pc}
 8012eb8:	20004390 	.word	0x20004390

08012ebc <_write_r>:
 8012ebc:	b538      	push	{r3, r4, r5, lr}
 8012ebe:	4d07      	ldr	r5, [pc, #28]	@ (8012edc <_write_r+0x20>)
 8012ec0:	4604      	mov	r4, r0
 8012ec2:	4608      	mov	r0, r1
 8012ec4:	4611      	mov	r1, r2
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	602a      	str	r2, [r5, #0]
 8012eca:	461a      	mov	r2, r3
 8012ecc:	f7fa ff36 	bl	800dd3c <_write>
 8012ed0:	1c43      	adds	r3, r0, #1
 8012ed2:	d102      	bne.n	8012eda <_write_r+0x1e>
 8012ed4:	682b      	ldr	r3, [r5, #0]
 8012ed6:	b103      	cbz	r3, 8012eda <_write_r+0x1e>
 8012ed8:	6023      	str	r3, [r4, #0]
 8012eda:	bd38      	pop	{r3, r4, r5, pc}
 8012edc:	20004390 	.word	0x20004390

08012ee0 <__errno>:
 8012ee0:	4b01      	ldr	r3, [pc, #4]	@ (8012ee8 <__errno+0x8>)
 8012ee2:	6818      	ldr	r0, [r3, #0]
 8012ee4:	4770      	bx	lr
 8012ee6:	bf00      	nop
 8012ee8:	20000024 	.word	0x20000024

08012eec <__libc_init_array>:
 8012eec:	b570      	push	{r4, r5, r6, lr}
 8012eee:	4d0d      	ldr	r5, [pc, #52]	@ (8012f24 <__libc_init_array+0x38>)
 8012ef0:	4c0d      	ldr	r4, [pc, #52]	@ (8012f28 <__libc_init_array+0x3c>)
 8012ef2:	1b64      	subs	r4, r4, r5
 8012ef4:	10a4      	asrs	r4, r4, #2
 8012ef6:	2600      	movs	r6, #0
 8012ef8:	42a6      	cmp	r6, r4
 8012efa:	d109      	bne.n	8012f10 <__libc_init_array+0x24>
 8012efc:	4d0b      	ldr	r5, [pc, #44]	@ (8012f2c <__libc_init_array+0x40>)
 8012efe:	4c0c      	ldr	r4, [pc, #48]	@ (8012f30 <__libc_init_array+0x44>)
 8012f00:	f000 fd3a 	bl	8013978 <_init>
 8012f04:	1b64      	subs	r4, r4, r5
 8012f06:	10a4      	asrs	r4, r4, #2
 8012f08:	2600      	movs	r6, #0
 8012f0a:	42a6      	cmp	r6, r4
 8012f0c:	d105      	bne.n	8012f1a <__libc_init_array+0x2e>
 8012f0e:	bd70      	pop	{r4, r5, r6, pc}
 8012f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f14:	4798      	blx	r3
 8012f16:	3601      	adds	r6, #1
 8012f18:	e7ee      	b.n	8012ef8 <__libc_init_array+0xc>
 8012f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f1e:	4798      	blx	r3
 8012f20:	3601      	adds	r6, #1
 8012f22:	e7f2      	b.n	8012f0a <__libc_init_array+0x1e>
 8012f24:	08013e9c 	.word	0x08013e9c
 8012f28:	08013e9c 	.word	0x08013e9c
 8012f2c:	08013e9c 	.word	0x08013e9c
 8012f30:	08013ea0 	.word	0x08013ea0

08012f34 <__retarget_lock_init_recursive>:
 8012f34:	4770      	bx	lr

08012f36 <__retarget_lock_acquire_recursive>:
 8012f36:	4770      	bx	lr

08012f38 <__retarget_lock_release_recursive>:
 8012f38:	4770      	bx	lr

08012f3a <memcpy>:
 8012f3a:	440a      	add	r2, r1
 8012f3c:	4291      	cmp	r1, r2
 8012f3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012f42:	d100      	bne.n	8012f46 <memcpy+0xc>
 8012f44:	4770      	bx	lr
 8012f46:	b510      	push	{r4, lr}
 8012f48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012f4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012f50:	4291      	cmp	r1, r2
 8012f52:	d1f9      	bne.n	8012f48 <memcpy+0xe>
 8012f54:	bd10      	pop	{r4, pc}
	...

08012f58 <_free_r>:
 8012f58:	b538      	push	{r3, r4, r5, lr}
 8012f5a:	4605      	mov	r5, r0
 8012f5c:	2900      	cmp	r1, #0
 8012f5e:	d041      	beq.n	8012fe4 <_free_r+0x8c>
 8012f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012f64:	1f0c      	subs	r4, r1, #4
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	bfb8      	it	lt
 8012f6a:	18e4      	addlt	r4, r4, r3
 8012f6c:	f000 f8e8 	bl	8013140 <__malloc_lock>
 8012f70:	4a1d      	ldr	r2, [pc, #116]	@ (8012fe8 <_free_r+0x90>)
 8012f72:	6813      	ldr	r3, [r2, #0]
 8012f74:	b933      	cbnz	r3, 8012f84 <_free_r+0x2c>
 8012f76:	6063      	str	r3, [r4, #4]
 8012f78:	6014      	str	r4, [r2, #0]
 8012f7a:	4628      	mov	r0, r5
 8012f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012f80:	f000 b8e4 	b.w	801314c <__malloc_unlock>
 8012f84:	42a3      	cmp	r3, r4
 8012f86:	d908      	bls.n	8012f9a <_free_r+0x42>
 8012f88:	6820      	ldr	r0, [r4, #0]
 8012f8a:	1821      	adds	r1, r4, r0
 8012f8c:	428b      	cmp	r3, r1
 8012f8e:	bf01      	itttt	eq
 8012f90:	6819      	ldreq	r1, [r3, #0]
 8012f92:	685b      	ldreq	r3, [r3, #4]
 8012f94:	1809      	addeq	r1, r1, r0
 8012f96:	6021      	streq	r1, [r4, #0]
 8012f98:	e7ed      	b.n	8012f76 <_free_r+0x1e>
 8012f9a:	461a      	mov	r2, r3
 8012f9c:	685b      	ldr	r3, [r3, #4]
 8012f9e:	b10b      	cbz	r3, 8012fa4 <_free_r+0x4c>
 8012fa0:	42a3      	cmp	r3, r4
 8012fa2:	d9fa      	bls.n	8012f9a <_free_r+0x42>
 8012fa4:	6811      	ldr	r1, [r2, #0]
 8012fa6:	1850      	adds	r0, r2, r1
 8012fa8:	42a0      	cmp	r0, r4
 8012faa:	d10b      	bne.n	8012fc4 <_free_r+0x6c>
 8012fac:	6820      	ldr	r0, [r4, #0]
 8012fae:	4401      	add	r1, r0
 8012fb0:	1850      	adds	r0, r2, r1
 8012fb2:	4283      	cmp	r3, r0
 8012fb4:	6011      	str	r1, [r2, #0]
 8012fb6:	d1e0      	bne.n	8012f7a <_free_r+0x22>
 8012fb8:	6818      	ldr	r0, [r3, #0]
 8012fba:	685b      	ldr	r3, [r3, #4]
 8012fbc:	6053      	str	r3, [r2, #4]
 8012fbe:	4408      	add	r0, r1
 8012fc0:	6010      	str	r0, [r2, #0]
 8012fc2:	e7da      	b.n	8012f7a <_free_r+0x22>
 8012fc4:	d902      	bls.n	8012fcc <_free_r+0x74>
 8012fc6:	230c      	movs	r3, #12
 8012fc8:	602b      	str	r3, [r5, #0]
 8012fca:	e7d6      	b.n	8012f7a <_free_r+0x22>
 8012fcc:	6820      	ldr	r0, [r4, #0]
 8012fce:	1821      	adds	r1, r4, r0
 8012fd0:	428b      	cmp	r3, r1
 8012fd2:	bf04      	itt	eq
 8012fd4:	6819      	ldreq	r1, [r3, #0]
 8012fd6:	685b      	ldreq	r3, [r3, #4]
 8012fd8:	6063      	str	r3, [r4, #4]
 8012fda:	bf04      	itt	eq
 8012fdc:	1809      	addeq	r1, r1, r0
 8012fde:	6021      	streq	r1, [r4, #0]
 8012fe0:	6054      	str	r4, [r2, #4]
 8012fe2:	e7ca      	b.n	8012f7a <_free_r+0x22>
 8012fe4:	bd38      	pop	{r3, r4, r5, pc}
 8012fe6:	bf00      	nop
 8012fe8:	2000439c 	.word	0x2000439c

08012fec <malloc>:
 8012fec:	4b02      	ldr	r3, [pc, #8]	@ (8012ff8 <malloc+0xc>)
 8012fee:	4601      	mov	r1, r0
 8012ff0:	6818      	ldr	r0, [r3, #0]
 8012ff2:	f000 b825 	b.w	8013040 <_malloc_r>
 8012ff6:	bf00      	nop
 8012ff8:	20000024 	.word	0x20000024

08012ffc <sbrk_aligned>:
 8012ffc:	b570      	push	{r4, r5, r6, lr}
 8012ffe:	4e0f      	ldr	r6, [pc, #60]	@ (801303c <sbrk_aligned+0x40>)
 8013000:	460c      	mov	r4, r1
 8013002:	6831      	ldr	r1, [r6, #0]
 8013004:	4605      	mov	r5, r0
 8013006:	b911      	cbnz	r1, 801300e <sbrk_aligned+0x12>
 8013008:	f000 fca6 	bl	8013958 <_sbrk_r>
 801300c:	6030      	str	r0, [r6, #0]
 801300e:	4621      	mov	r1, r4
 8013010:	4628      	mov	r0, r5
 8013012:	f000 fca1 	bl	8013958 <_sbrk_r>
 8013016:	1c43      	adds	r3, r0, #1
 8013018:	d103      	bne.n	8013022 <sbrk_aligned+0x26>
 801301a:	f04f 34ff 	mov.w	r4, #4294967295
 801301e:	4620      	mov	r0, r4
 8013020:	bd70      	pop	{r4, r5, r6, pc}
 8013022:	1cc4      	adds	r4, r0, #3
 8013024:	f024 0403 	bic.w	r4, r4, #3
 8013028:	42a0      	cmp	r0, r4
 801302a:	d0f8      	beq.n	801301e <sbrk_aligned+0x22>
 801302c:	1a21      	subs	r1, r4, r0
 801302e:	4628      	mov	r0, r5
 8013030:	f000 fc92 	bl	8013958 <_sbrk_r>
 8013034:	3001      	adds	r0, #1
 8013036:	d1f2      	bne.n	801301e <sbrk_aligned+0x22>
 8013038:	e7ef      	b.n	801301a <sbrk_aligned+0x1e>
 801303a:	bf00      	nop
 801303c:	20004398 	.word	0x20004398

08013040 <_malloc_r>:
 8013040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013044:	1ccd      	adds	r5, r1, #3
 8013046:	f025 0503 	bic.w	r5, r5, #3
 801304a:	3508      	adds	r5, #8
 801304c:	2d0c      	cmp	r5, #12
 801304e:	bf38      	it	cc
 8013050:	250c      	movcc	r5, #12
 8013052:	2d00      	cmp	r5, #0
 8013054:	4606      	mov	r6, r0
 8013056:	db01      	blt.n	801305c <_malloc_r+0x1c>
 8013058:	42a9      	cmp	r1, r5
 801305a:	d904      	bls.n	8013066 <_malloc_r+0x26>
 801305c:	230c      	movs	r3, #12
 801305e:	6033      	str	r3, [r6, #0]
 8013060:	2000      	movs	r0, #0
 8013062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013066:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801313c <_malloc_r+0xfc>
 801306a:	f000 f869 	bl	8013140 <__malloc_lock>
 801306e:	f8d8 3000 	ldr.w	r3, [r8]
 8013072:	461c      	mov	r4, r3
 8013074:	bb44      	cbnz	r4, 80130c8 <_malloc_r+0x88>
 8013076:	4629      	mov	r1, r5
 8013078:	4630      	mov	r0, r6
 801307a:	f7ff ffbf 	bl	8012ffc <sbrk_aligned>
 801307e:	1c43      	adds	r3, r0, #1
 8013080:	4604      	mov	r4, r0
 8013082:	d158      	bne.n	8013136 <_malloc_r+0xf6>
 8013084:	f8d8 4000 	ldr.w	r4, [r8]
 8013088:	4627      	mov	r7, r4
 801308a:	2f00      	cmp	r7, #0
 801308c:	d143      	bne.n	8013116 <_malloc_r+0xd6>
 801308e:	2c00      	cmp	r4, #0
 8013090:	d04b      	beq.n	801312a <_malloc_r+0xea>
 8013092:	6823      	ldr	r3, [r4, #0]
 8013094:	4639      	mov	r1, r7
 8013096:	4630      	mov	r0, r6
 8013098:	eb04 0903 	add.w	r9, r4, r3
 801309c:	f000 fc5c 	bl	8013958 <_sbrk_r>
 80130a0:	4581      	cmp	r9, r0
 80130a2:	d142      	bne.n	801312a <_malloc_r+0xea>
 80130a4:	6821      	ldr	r1, [r4, #0]
 80130a6:	1a6d      	subs	r5, r5, r1
 80130a8:	4629      	mov	r1, r5
 80130aa:	4630      	mov	r0, r6
 80130ac:	f7ff ffa6 	bl	8012ffc <sbrk_aligned>
 80130b0:	3001      	adds	r0, #1
 80130b2:	d03a      	beq.n	801312a <_malloc_r+0xea>
 80130b4:	6823      	ldr	r3, [r4, #0]
 80130b6:	442b      	add	r3, r5
 80130b8:	6023      	str	r3, [r4, #0]
 80130ba:	f8d8 3000 	ldr.w	r3, [r8]
 80130be:	685a      	ldr	r2, [r3, #4]
 80130c0:	bb62      	cbnz	r2, 801311c <_malloc_r+0xdc>
 80130c2:	f8c8 7000 	str.w	r7, [r8]
 80130c6:	e00f      	b.n	80130e8 <_malloc_r+0xa8>
 80130c8:	6822      	ldr	r2, [r4, #0]
 80130ca:	1b52      	subs	r2, r2, r5
 80130cc:	d420      	bmi.n	8013110 <_malloc_r+0xd0>
 80130ce:	2a0b      	cmp	r2, #11
 80130d0:	d917      	bls.n	8013102 <_malloc_r+0xc2>
 80130d2:	1961      	adds	r1, r4, r5
 80130d4:	42a3      	cmp	r3, r4
 80130d6:	6025      	str	r5, [r4, #0]
 80130d8:	bf18      	it	ne
 80130da:	6059      	strne	r1, [r3, #4]
 80130dc:	6863      	ldr	r3, [r4, #4]
 80130de:	bf08      	it	eq
 80130e0:	f8c8 1000 	streq.w	r1, [r8]
 80130e4:	5162      	str	r2, [r4, r5]
 80130e6:	604b      	str	r3, [r1, #4]
 80130e8:	4630      	mov	r0, r6
 80130ea:	f000 f82f 	bl	801314c <__malloc_unlock>
 80130ee:	f104 000b 	add.w	r0, r4, #11
 80130f2:	1d23      	adds	r3, r4, #4
 80130f4:	f020 0007 	bic.w	r0, r0, #7
 80130f8:	1ac2      	subs	r2, r0, r3
 80130fa:	bf1c      	itt	ne
 80130fc:	1a1b      	subne	r3, r3, r0
 80130fe:	50a3      	strne	r3, [r4, r2]
 8013100:	e7af      	b.n	8013062 <_malloc_r+0x22>
 8013102:	6862      	ldr	r2, [r4, #4]
 8013104:	42a3      	cmp	r3, r4
 8013106:	bf0c      	ite	eq
 8013108:	f8c8 2000 	streq.w	r2, [r8]
 801310c:	605a      	strne	r2, [r3, #4]
 801310e:	e7eb      	b.n	80130e8 <_malloc_r+0xa8>
 8013110:	4623      	mov	r3, r4
 8013112:	6864      	ldr	r4, [r4, #4]
 8013114:	e7ae      	b.n	8013074 <_malloc_r+0x34>
 8013116:	463c      	mov	r4, r7
 8013118:	687f      	ldr	r7, [r7, #4]
 801311a:	e7b6      	b.n	801308a <_malloc_r+0x4a>
 801311c:	461a      	mov	r2, r3
 801311e:	685b      	ldr	r3, [r3, #4]
 8013120:	42a3      	cmp	r3, r4
 8013122:	d1fb      	bne.n	801311c <_malloc_r+0xdc>
 8013124:	2300      	movs	r3, #0
 8013126:	6053      	str	r3, [r2, #4]
 8013128:	e7de      	b.n	80130e8 <_malloc_r+0xa8>
 801312a:	230c      	movs	r3, #12
 801312c:	6033      	str	r3, [r6, #0]
 801312e:	4630      	mov	r0, r6
 8013130:	f000 f80c 	bl	801314c <__malloc_unlock>
 8013134:	e794      	b.n	8013060 <_malloc_r+0x20>
 8013136:	6005      	str	r5, [r0, #0]
 8013138:	e7d6      	b.n	80130e8 <_malloc_r+0xa8>
 801313a:	bf00      	nop
 801313c:	2000439c 	.word	0x2000439c

08013140 <__malloc_lock>:
 8013140:	4801      	ldr	r0, [pc, #4]	@ (8013148 <__malloc_lock+0x8>)
 8013142:	f7ff bef8 	b.w	8012f36 <__retarget_lock_acquire_recursive>
 8013146:	bf00      	nop
 8013148:	20004394 	.word	0x20004394

0801314c <__malloc_unlock>:
 801314c:	4801      	ldr	r0, [pc, #4]	@ (8013154 <__malloc_unlock+0x8>)
 801314e:	f7ff bef3 	b.w	8012f38 <__retarget_lock_release_recursive>
 8013152:	bf00      	nop
 8013154:	20004394 	.word	0x20004394

08013158 <__sfputc_r>:
 8013158:	6893      	ldr	r3, [r2, #8]
 801315a:	3b01      	subs	r3, #1
 801315c:	2b00      	cmp	r3, #0
 801315e:	b410      	push	{r4}
 8013160:	6093      	str	r3, [r2, #8]
 8013162:	da08      	bge.n	8013176 <__sfputc_r+0x1e>
 8013164:	6994      	ldr	r4, [r2, #24]
 8013166:	42a3      	cmp	r3, r4
 8013168:	db01      	blt.n	801316e <__sfputc_r+0x16>
 801316a:	290a      	cmp	r1, #10
 801316c:	d103      	bne.n	8013176 <__sfputc_r+0x1e>
 801316e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013172:	f7ff bd7c 	b.w	8012c6e <__swbuf_r>
 8013176:	6813      	ldr	r3, [r2, #0]
 8013178:	1c58      	adds	r0, r3, #1
 801317a:	6010      	str	r0, [r2, #0]
 801317c:	7019      	strb	r1, [r3, #0]
 801317e:	4608      	mov	r0, r1
 8013180:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013184:	4770      	bx	lr

08013186 <__sfputs_r>:
 8013186:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013188:	4606      	mov	r6, r0
 801318a:	460f      	mov	r7, r1
 801318c:	4614      	mov	r4, r2
 801318e:	18d5      	adds	r5, r2, r3
 8013190:	42ac      	cmp	r4, r5
 8013192:	d101      	bne.n	8013198 <__sfputs_r+0x12>
 8013194:	2000      	movs	r0, #0
 8013196:	e007      	b.n	80131a8 <__sfputs_r+0x22>
 8013198:	f814 1b01 	ldrb.w	r1, [r4], #1
 801319c:	463a      	mov	r2, r7
 801319e:	4630      	mov	r0, r6
 80131a0:	f7ff ffda 	bl	8013158 <__sfputc_r>
 80131a4:	1c43      	adds	r3, r0, #1
 80131a6:	d1f3      	bne.n	8013190 <__sfputs_r+0xa>
 80131a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080131ac <_vfiprintf_r>:
 80131ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131b0:	460d      	mov	r5, r1
 80131b2:	b09d      	sub	sp, #116	@ 0x74
 80131b4:	4614      	mov	r4, r2
 80131b6:	4698      	mov	r8, r3
 80131b8:	4606      	mov	r6, r0
 80131ba:	b118      	cbz	r0, 80131c4 <_vfiprintf_r+0x18>
 80131bc:	6a03      	ldr	r3, [r0, #32]
 80131be:	b90b      	cbnz	r3, 80131c4 <_vfiprintf_r+0x18>
 80131c0:	f7ff fb36 	bl	8012830 <__sinit>
 80131c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131c6:	07d9      	lsls	r1, r3, #31
 80131c8:	d405      	bmi.n	80131d6 <_vfiprintf_r+0x2a>
 80131ca:	89ab      	ldrh	r3, [r5, #12]
 80131cc:	059a      	lsls	r2, r3, #22
 80131ce:	d402      	bmi.n	80131d6 <_vfiprintf_r+0x2a>
 80131d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80131d2:	f7ff feb0 	bl	8012f36 <__retarget_lock_acquire_recursive>
 80131d6:	89ab      	ldrh	r3, [r5, #12]
 80131d8:	071b      	lsls	r3, r3, #28
 80131da:	d501      	bpl.n	80131e0 <_vfiprintf_r+0x34>
 80131dc:	692b      	ldr	r3, [r5, #16]
 80131de:	b99b      	cbnz	r3, 8013208 <_vfiprintf_r+0x5c>
 80131e0:	4629      	mov	r1, r5
 80131e2:	4630      	mov	r0, r6
 80131e4:	f7ff fd82 	bl	8012cec <__swsetup_r>
 80131e8:	b170      	cbz	r0, 8013208 <_vfiprintf_r+0x5c>
 80131ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131ec:	07dc      	lsls	r4, r3, #31
 80131ee:	d504      	bpl.n	80131fa <_vfiprintf_r+0x4e>
 80131f0:	f04f 30ff 	mov.w	r0, #4294967295
 80131f4:	b01d      	add	sp, #116	@ 0x74
 80131f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131fa:	89ab      	ldrh	r3, [r5, #12]
 80131fc:	0598      	lsls	r0, r3, #22
 80131fe:	d4f7      	bmi.n	80131f0 <_vfiprintf_r+0x44>
 8013200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013202:	f7ff fe99 	bl	8012f38 <__retarget_lock_release_recursive>
 8013206:	e7f3      	b.n	80131f0 <_vfiprintf_r+0x44>
 8013208:	2300      	movs	r3, #0
 801320a:	9309      	str	r3, [sp, #36]	@ 0x24
 801320c:	2320      	movs	r3, #32
 801320e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013212:	f8cd 800c 	str.w	r8, [sp, #12]
 8013216:	2330      	movs	r3, #48	@ 0x30
 8013218:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80133c8 <_vfiprintf_r+0x21c>
 801321c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013220:	f04f 0901 	mov.w	r9, #1
 8013224:	4623      	mov	r3, r4
 8013226:	469a      	mov	sl, r3
 8013228:	f813 2b01 	ldrb.w	r2, [r3], #1
 801322c:	b10a      	cbz	r2, 8013232 <_vfiprintf_r+0x86>
 801322e:	2a25      	cmp	r2, #37	@ 0x25
 8013230:	d1f9      	bne.n	8013226 <_vfiprintf_r+0x7a>
 8013232:	ebba 0b04 	subs.w	fp, sl, r4
 8013236:	d00b      	beq.n	8013250 <_vfiprintf_r+0xa4>
 8013238:	465b      	mov	r3, fp
 801323a:	4622      	mov	r2, r4
 801323c:	4629      	mov	r1, r5
 801323e:	4630      	mov	r0, r6
 8013240:	f7ff ffa1 	bl	8013186 <__sfputs_r>
 8013244:	3001      	adds	r0, #1
 8013246:	f000 80a7 	beq.w	8013398 <_vfiprintf_r+0x1ec>
 801324a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801324c:	445a      	add	r2, fp
 801324e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013250:	f89a 3000 	ldrb.w	r3, [sl]
 8013254:	2b00      	cmp	r3, #0
 8013256:	f000 809f 	beq.w	8013398 <_vfiprintf_r+0x1ec>
 801325a:	2300      	movs	r3, #0
 801325c:	f04f 32ff 	mov.w	r2, #4294967295
 8013260:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013264:	f10a 0a01 	add.w	sl, sl, #1
 8013268:	9304      	str	r3, [sp, #16]
 801326a:	9307      	str	r3, [sp, #28]
 801326c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013270:	931a      	str	r3, [sp, #104]	@ 0x68
 8013272:	4654      	mov	r4, sl
 8013274:	2205      	movs	r2, #5
 8013276:	f814 1b01 	ldrb.w	r1, [r4], #1
 801327a:	4853      	ldr	r0, [pc, #332]	@ (80133c8 <_vfiprintf_r+0x21c>)
 801327c:	f7f8 fee0 	bl	800c040 <memchr>
 8013280:	9a04      	ldr	r2, [sp, #16]
 8013282:	b9d8      	cbnz	r0, 80132bc <_vfiprintf_r+0x110>
 8013284:	06d1      	lsls	r1, r2, #27
 8013286:	bf44      	itt	mi
 8013288:	2320      	movmi	r3, #32
 801328a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801328e:	0713      	lsls	r3, r2, #28
 8013290:	bf44      	itt	mi
 8013292:	232b      	movmi	r3, #43	@ 0x2b
 8013294:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013298:	f89a 3000 	ldrb.w	r3, [sl]
 801329c:	2b2a      	cmp	r3, #42	@ 0x2a
 801329e:	d015      	beq.n	80132cc <_vfiprintf_r+0x120>
 80132a0:	9a07      	ldr	r2, [sp, #28]
 80132a2:	4654      	mov	r4, sl
 80132a4:	2000      	movs	r0, #0
 80132a6:	f04f 0c0a 	mov.w	ip, #10
 80132aa:	4621      	mov	r1, r4
 80132ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80132b0:	3b30      	subs	r3, #48	@ 0x30
 80132b2:	2b09      	cmp	r3, #9
 80132b4:	d94b      	bls.n	801334e <_vfiprintf_r+0x1a2>
 80132b6:	b1b0      	cbz	r0, 80132e6 <_vfiprintf_r+0x13a>
 80132b8:	9207      	str	r2, [sp, #28]
 80132ba:	e014      	b.n	80132e6 <_vfiprintf_r+0x13a>
 80132bc:	eba0 0308 	sub.w	r3, r0, r8
 80132c0:	fa09 f303 	lsl.w	r3, r9, r3
 80132c4:	4313      	orrs	r3, r2
 80132c6:	9304      	str	r3, [sp, #16]
 80132c8:	46a2      	mov	sl, r4
 80132ca:	e7d2      	b.n	8013272 <_vfiprintf_r+0xc6>
 80132cc:	9b03      	ldr	r3, [sp, #12]
 80132ce:	1d19      	adds	r1, r3, #4
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	9103      	str	r1, [sp, #12]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	bfbb      	ittet	lt
 80132d8:	425b      	neglt	r3, r3
 80132da:	f042 0202 	orrlt.w	r2, r2, #2
 80132de:	9307      	strge	r3, [sp, #28]
 80132e0:	9307      	strlt	r3, [sp, #28]
 80132e2:	bfb8      	it	lt
 80132e4:	9204      	strlt	r2, [sp, #16]
 80132e6:	7823      	ldrb	r3, [r4, #0]
 80132e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80132ea:	d10a      	bne.n	8013302 <_vfiprintf_r+0x156>
 80132ec:	7863      	ldrb	r3, [r4, #1]
 80132ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80132f0:	d132      	bne.n	8013358 <_vfiprintf_r+0x1ac>
 80132f2:	9b03      	ldr	r3, [sp, #12]
 80132f4:	1d1a      	adds	r2, r3, #4
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	9203      	str	r2, [sp, #12]
 80132fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80132fe:	3402      	adds	r4, #2
 8013300:	9305      	str	r3, [sp, #20]
 8013302:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80133d8 <_vfiprintf_r+0x22c>
 8013306:	7821      	ldrb	r1, [r4, #0]
 8013308:	2203      	movs	r2, #3
 801330a:	4650      	mov	r0, sl
 801330c:	f7f8 fe98 	bl	800c040 <memchr>
 8013310:	b138      	cbz	r0, 8013322 <_vfiprintf_r+0x176>
 8013312:	9b04      	ldr	r3, [sp, #16]
 8013314:	eba0 000a 	sub.w	r0, r0, sl
 8013318:	2240      	movs	r2, #64	@ 0x40
 801331a:	4082      	lsls	r2, r0
 801331c:	4313      	orrs	r3, r2
 801331e:	3401      	adds	r4, #1
 8013320:	9304      	str	r3, [sp, #16]
 8013322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013326:	4829      	ldr	r0, [pc, #164]	@ (80133cc <_vfiprintf_r+0x220>)
 8013328:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801332c:	2206      	movs	r2, #6
 801332e:	f7f8 fe87 	bl	800c040 <memchr>
 8013332:	2800      	cmp	r0, #0
 8013334:	d03f      	beq.n	80133b6 <_vfiprintf_r+0x20a>
 8013336:	4b26      	ldr	r3, [pc, #152]	@ (80133d0 <_vfiprintf_r+0x224>)
 8013338:	bb1b      	cbnz	r3, 8013382 <_vfiprintf_r+0x1d6>
 801333a:	9b03      	ldr	r3, [sp, #12]
 801333c:	3307      	adds	r3, #7
 801333e:	f023 0307 	bic.w	r3, r3, #7
 8013342:	3308      	adds	r3, #8
 8013344:	9303      	str	r3, [sp, #12]
 8013346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013348:	443b      	add	r3, r7
 801334a:	9309      	str	r3, [sp, #36]	@ 0x24
 801334c:	e76a      	b.n	8013224 <_vfiprintf_r+0x78>
 801334e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013352:	460c      	mov	r4, r1
 8013354:	2001      	movs	r0, #1
 8013356:	e7a8      	b.n	80132aa <_vfiprintf_r+0xfe>
 8013358:	2300      	movs	r3, #0
 801335a:	3401      	adds	r4, #1
 801335c:	9305      	str	r3, [sp, #20]
 801335e:	4619      	mov	r1, r3
 8013360:	f04f 0c0a 	mov.w	ip, #10
 8013364:	4620      	mov	r0, r4
 8013366:	f810 2b01 	ldrb.w	r2, [r0], #1
 801336a:	3a30      	subs	r2, #48	@ 0x30
 801336c:	2a09      	cmp	r2, #9
 801336e:	d903      	bls.n	8013378 <_vfiprintf_r+0x1cc>
 8013370:	2b00      	cmp	r3, #0
 8013372:	d0c6      	beq.n	8013302 <_vfiprintf_r+0x156>
 8013374:	9105      	str	r1, [sp, #20]
 8013376:	e7c4      	b.n	8013302 <_vfiprintf_r+0x156>
 8013378:	fb0c 2101 	mla	r1, ip, r1, r2
 801337c:	4604      	mov	r4, r0
 801337e:	2301      	movs	r3, #1
 8013380:	e7f0      	b.n	8013364 <_vfiprintf_r+0x1b8>
 8013382:	ab03      	add	r3, sp, #12
 8013384:	9300      	str	r3, [sp, #0]
 8013386:	462a      	mov	r2, r5
 8013388:	4b12      	ldr	r3, [pc, #72]	@ (80133d4 <_vfiprintf_r+0x228>)
 801338a:	a904      	add	r1, sp, #16
 801338c:	4630      	mov	r0, r6
 801338e:	f3af 8000 	nop.w
 8013392:	4607      	mov	r7, r0
 8013394:	1c78      	adds	r0, r7, #1
 8013396:	d1d6      	bne.n	8013346 <_vfiprintf_r+0x19a>
 8013398:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801339a:	07d9      	lsls	r1, r3, #31
 801339c:	d405      	bmi.n	80133aa <_vfiprintf_r+0x1fe>
 801339e:	89ab      	ldrh	r3, [r5, #12]
 80133a0:	059a      	lsls	r2, r3, #22
 80133a2:	d402      	bmi.n	80133aa <_vfiprintf_r+0x1fe>
 80133a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80133a6:	f7ff fdc7 	bl	8012f38 <__retarget_lock_release_recursive>
 80133aa:	89ab      	ldrh	r3, [r5, #12]
 80133ac:	065b      	lsls	r3, r3, #25
 80133ae:	f53f af1f 	bmi.w	80131f0 <_vfiprintf_r+0x44>
 80133b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80133b4:	e71e      	b.n	80131f4 <_vfiprintf_r+0x48>
 80133b6:	ab03      	add	r3, sp, #12
 80133b8:	9300      	str	r3, [sp, #0]
 80133ba:	462a      	mov	r2, r5
 80133bc:	4b05      	ldr	r3, [pc, #20]	@ (80133d4 <_vfiprintf_r+0x228>)
 80133be:	a904      	add	r1, sp, #16
 80133c0:	4630      	mov	r0, r6
 80133c2:	f000 f879 	bl	80134b8 <_printf_i>
 80133c6:	e7e4      	b.n	8013392 <_vfiprintf_r+0x1e6>
 80133c8:	08013e60 	.word	0x08013e60
 80133cc:	08013e6a 	.word	0x08013e6a
 80133d0:	00000000 	.word	0x00000000
 80133d4:	08013187 	.word	0x08013187
 80133d8:	08013e66 	.word	0x08013e66

080133dc <_printf_common>:
 80133dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133e0:	4616      	mov	r6, r2
 80133e2:	4698      	mov	r8, r3
 80133e4:	688a      	ldr	r2, [r1, #8]
 80133e6:	690b      	ldr	r3, [r1, #16]
 80133e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80133ec:	4293      	cmp	r3, r2
 80133ee:	bfb8      	it	lt
 80133f0:	4613      	movlt	r3, r2
 80133f2:	6033      	str	r3, [r6, #0]
 80133f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80133f8:	4607      	mov	r7, r0
 80133fa:	460c      	mov	r4, r1
 80133fc:	b10a      	cbz	r2, 8013402 <_printf_common+0x26>
 80133fe:	3301      	adds	r3, #1
 8013400:	6033      	str	r3, [r6, #0]
 8013402:	6823      	ldr	r3, [r4, #0]
 8013404:	0699      	lsls	r1, r3, #26
 8013406:	bf42      	ittt	mi
 8013408:	6833      	ldrmi	r3, [r6, #0]
 801340a:	3302      	addmi	r3, #2
 801340c:	6033      	strmi	r3, [r6, #0]
 801340e:	6825      	ldr	r5, [r4, #0]
 8013410:	f015 0506 	ands.w	r5, r5, #6
 8013414:	d106      	bne.n	8013424 <_printf_common+0x48>
 8013416:	f104 0a19 	add.w	sl, r4, #25
 801341a:	68e3      	ldr	r3, [r4, #12]
 801341c:	6832      	ldr	r2, [r6, #0]
 801341e:	1a9b      	subs	r3, r3, r2
 8013420:	42ab      	cmp	r3, r5
 8013422:	dc26      	bgt.n	8013472 <_printf_common+0x96>
 8013424:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013428:	6822      	ldr	r2, [r4, #0]
 801342a:	3b00      	subs	r3, #0
 801342c:	bf18      	it	ne
 801342e:	2301      	movne	r3, #1
 8013430:	0692      	lsls	r2, r2, #26
 8013432:	d42b      	bmi.n	801348c <_printf_common+0xb0>
 8013434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013438:	4641      	mov	r1, r8
 801343a:	4638      	mov	r0, r7
 801343c:	47c8      	blx	r9
 801343e:	3001      	adds	r0, #1
 8013440:	d01e      	beq.n	8013480 <_printf_common+0xa4>
 8013442:	6823      	ldr	r3, [r4, #0]
 8013444:	6922      	ldr	r2, [r4, #16]
 8013446:	f003 0306 	and.w	r3, r3, #6
 801344a:	2b04      	cmp	r3, #4
 801344c:	bf02      	ittt	eq
 801344e:	68e5      	ldreq	r5, [r4, #12]
 8013450:	6833      	ldreq	r3, [r6, #0]
 8013452:	1aed      	subeq	r5, r5, r3
 8013454:	68a3      	ldr	r3, [r4, #8]
 8013456:	bf0c      	ite	eq
 8013458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801345c:	2500      	movne	r5, #0
 801345e:	4293      	cmp	r3, r2
 8013460:	bfc4      	itt	gt
 8013462:	1a9b      	subgt	r3, r3, r2
 8013464:	18ed      	addgt	r5, r5, r3
 8013466:	2600      	movs	r6, #0
 8013468:	341a      	adds	r4, #26
 801346a:	42b5      	cmp	r5, r6
 801346c:	d11a      	bne.n	80134a4 <_printf_common+0xc8>
 801346e:	2000      	movs	r0, #0
 8013470:	e008      	b.n	8013484 <_printf_common+0xa8>
 8013472:	2301      	movs	r3, #1
 8013474:	4652      	mov	r2, sl
 8013476:	4641      	mov	r1, r8
 8013478:	4638      	mov	r0, r7
 801347a:	47c8      	blx	r9
 801347c:	3001      	adds	r0, #1
 801347e:	d103      	bne.n	8013488 <_printf_common+0xac>
 8013480:	f04f 30ff 	mov.w	r0, #4294967295
 8013484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013488:	3501      	adds	r5, #1
 801348a:	e7c6      	b.n	801341a <_printf_common+0x3e>
 801348c:	18e1      	adds	r1, r4, r3
 801348e:	1c5a      	adds	r2, r3, #1
 8013490:	2030      	movs	r0, #48	@ 0x30
 8013492:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013496:	4422      	add	r2, r4
 8013498:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801349c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80134a0:	3302      	adds	r3, #2
 80134a2:	e7c7      	b.n	8013434 <_printf_common+0x58>
 80134a4:	2301      	movs	r3, #1
 80134a6:	4622      	mov	r2, r4
 80134a8:	4641      	mov	r1, r8
 80134aa:	4638      	mov	r0, r7
 80134ac:	47c8      	blx	r9
 80134ae:	3001      	adds	r0, #1
 80134b0:	d0e6      	beq.n	8013480 <_printf_common+0xa4>
 80134b2:	3601      	adds	r6, #1
 80134b4:	e7d9      	b.n	801346a <_printf_common+0x8e>
	...

080134b8 <_printf_i>:
 80134b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80134bc:	7e0f      	ldrb	r7, [r1, #24]
 80134be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80134c0:	2f78      	cmp	r7, #120	@ 0x78
 80134c2:	4691      	mov	r9, r2
 80134c4:	4680      	mov	r8, r0
 80134c6:	460c      	mov	r4, r1
 80134c8:	469a      	mov	sl, r3
 80134ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80134ce:	d807      	bhi.n	80134e0 <_printf_i+0x28>
 80134d0:	2f62      	cmp	r7, #98	@ 0x62
 80134d2:	d80a      	bhi.n	80134ea <_printf_i+0x32>
 80134d4:	2f00      	cmp	r7, #0
 80134d6:	f000 80d2 	beq.w	801367e <_printf_i+0x1c6>
 80134da:	2f58      	cmp	r7, #88	@ 0x58
 80134dc:	f000 80b9 	beq.w	8013652 <_printf_i+0x19a>
 80134e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80134e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80134e8:	e03a      	b.n	8013560 <_printf_i+0xa8>
 80134ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80134ee:	2b15      	cmp	r3, #21
 80134f0:	d8f6      	bhi.n	80134e0 <_printf_i+0x28>
 80134f2:	a101      	add	r1, pc, #4	@ (adr r1, 80134f8 <_printf_i+0x40>)
 80134f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80134f8:	08013551 	.word	0x08013551
 80134fc:	08013565 	.word	0x08013565
 8013500:	080134e1 	.word	0x080134e1
 8013504:	080134e1 	.word	0x080134e1
 8013508:	080134e1 	.word	0x080134e1
 801350c:	080134e1 	.word	0x080134e1
 8013510:	08013565 	.word	0x08013565
 8013514:	080134e1 	.word	0x080134e1
 8013518:	080134e1 	.word	0x080134e1
 801351c:	080134e1 	.word	0x080134e1
 8013520:	080134e1 	.word	0x080134e1
 8013524:	08013665 	.word	0x08013665
 8013528:	0801358f 	.word	0x0801358f
 801352c:	0801361f 	.word	0x0801361f
 8013530:	080134e1 	.word	0x080134e1
 8013534:	080134e1 	.word	0x080134e1
 8013538:	08013687 	.word	0x08013687
 801353c:	080134e1 	.word	0x080134e1
 8013540:	0801358f 	.word	0x0801358f
 8013544:	080134e1 	.word	0x080134e1
 8013548:	080134e1 	.word	0x080134e1
 801354c:	08013627 	.word	0x08013627
 8013550:	6833      	ldr	r3, [r6, #0]
 8013552:	1d1a      	adds	r2, r3, #4
 8013554:	681b      	ldr	r3, [r3, #0]
 8013556:	6032      	str	r2, [r6, #0]
 8013558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801355c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013560:	2301      	movs	r3, #1
 8013562:	e09d      	b.n	80136a0 <_printf_i+0x1e8>
 8013564:	6833      	ldr	r3, [r6, #0]
 8013566:	6820      	ldr	r0, [r4, #0]
 8013568:	1d19      	adds	r1, r3, #4
 801356a:	6031      	str	r1, [r6, #0]
 801356c:	0606      	lsls	r6, r0, #24
 801356e:	d501      	bpl.n	8013574 <_printf_i+0xbc>
 8013570:	681d      	ldr	r5, [r3, #0]
 8013572:	e003      	b.n	801357c <_printf_i+0xc4>
 8013574:	0645      	lsls	r5, r0, #25
 8013576:	d5fb      	bpl.n	8013570 <_printf_i+0xb8>
 8013578:	f9b3 5000 	ldrsh.w	r5, [r3]
 801357c:	2d00      	cmp	r5, #0
 801357e:	da03      	bge.n	8013588 <_printf_i+0xd0>
 8013580:	232d      	movs	r3, #45	@ 0x2d
 8013582:	426d      	negs	r5, r5
 8013584:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013588:	4859      	ldr	r0, [pc, #356]	@ (80136f0 <_printf_i+0x238>)
 801358a:	230a      	movs	r3, #10
 801358c:	e011      	b.n	80135b2 <_printf_i+0xfa>
 801358e:	6821      	ldr	r1, [r4, #0]
 8013590:	6833      	ldr	r3, [r6, #0]
 8013592:	0608      	lsls	r0, r1, #24
 8013594:	f853 5b04 	ldr.w	r5, [r3], #4
 8013598:	d402      	bmi.n	80135a0 <_printf_i+0xe8>
 801359a:	0649      	lsls	r1, r1, #25
 801359c:	bf48      	it	mi
 801359e:	b2ad      	uxthmi	r5, r5
 80135a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80135a2:	4853      	ldr	r0, [pc, #332]	@ (80136f0 <_printf_i+0x238>)
 80135a4:	6033      	str	r3, [r6, #0]
 80135a6:	bf14      	ite	ne
 80135a8:	230a      	movne	r3, #10
 80135aa:	2308      	moveq	r3, #8
 80135ac:	2100      	movs	r1, #0
 80135ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80135b2:	6866      	ldr	r6, [r4, #4]
 80135b4:	60a6      	str	r6, [r4, #8]
 80135b6:	2e00      	cmp	r6, #0
 80135b8:	bfa2      	ittt	ge
 80135ba:	6821      	ldrge	r1, [r4, #0]
 80135bc:	f021 0104 	bicge.w	r1, r1, #4
 80135c0:	6021      	strge	r1, [r4, #0]
 80135c2:	b90d      	cbnz	r5, 80135c8 <_printf_i+0x110>
 80135c4:	2e00      	cmp	r6, #0
 80135c6:	d04b      	beq.n	8013660 <_printf_i+0x1a8>
 80135c8:	4616      	mov	r6, r2
 80135ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80135ce:	fb03 5711 	mls	r7, r3, r1, r5
 80135d2:	5dc7      	ldrb	r7, [r0, r7]
 80135d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80135d8:	462f      	mov	r7, r5
 80135da:	42bb      	cmp	r3, r7
 80135dc:	460d      	mov	r5, r1
 80135de:	d9f4      	bls.n	80135ca <_printf_i+0x112>
 80135e0:	2b08      	cmp	r3, #8
 80135e2:	d10b      	bne.n	80135fc <_printf_i+0x144>
 80135e4:	6823      	ldr	r3, [r4, #0]
 80135e6:	07df      	lsls	r7, r3, #31
 80135e8:	d508      	bpl.n	80135fc <_printf_i+0x144>
 80135ea:	6923      	ldr	r3, [r4, #16]
 80135ec:	6861      	ldr	r1, [r4, #4]
 80135ee:	4299      	cmp	r1, r3
 80135f0:	bfde      	ittt	le
 80135f2:	2330      	movle	r3, #48	@ 0x30
 80135f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80135f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80135fc:	1b92      	subs	r2, r2, r6
 80135fe:	6122      	str	r2, [r4, #16]
 8013600:	f8cd a000 	str.w	sl, [sp]
 8013604:	464b      	mov	r3, r9
 8013606:	aa03      	add	r2, sp, #12
 8013608:	4621      	mov	r1, r4
 801360a:	4640      	mov	r0, r8
 801360c:	f7ff fee6 	bl	80133dc <_printf_common>
 8013610:	3001      	adds	r0, #1
 8013612:	d14a      	bne.n	80136aa <_printf_i+0x1f2>
 8013614:	f04f 30ff 	mov.w	r0, #4294967295
 8013618:	b004      	add	sp, #16
 801361a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801361e:	6823      	ldr	r3, [r4, #0]
 8013620:	f043 0320 	orr.w	r3, r3, #32
 8013624:	6023      	str	r3, [r4, #0]
 8013626:	4833      	ldr	r0, [pc, #204]	@ (80136f4 <_printf_i+0x23c>)
 8013628:	2778      	movs	r7, #120	@ 0x78
 801362a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801362e:	6823      	ldr	r3, [r4, #0]
 8013630:	6831      	ldr	r1, [r6, #0]
 8013632:	061f      	lsls	r7, r3, #24
 8013634:	f851 5b04 	ldr.w	r5, [r1], #4
 8013638:	d402      	bmi.n	8013640 <_printf_i+0x188>
 801363a:	065f      	lsls	r7, r3, #25
 801363c:	bf48      	it	mi
 801363e:	b2ad      	uxthmi	r5, r5
 8013640:	6031      	str	r1, [r6, #0]
 8013642:	07d9      	lsls	r1, r3, #31
 8013644:	bf44      	itt	mi
 8013646:	f043 0320 	orrmi.w	r3, r3, #32
 801364a:	6023      	strmi	r3, [r4, #0]
 801364c:	b11d      	cbz	r5, 8013656 <_printf_i+0x19e>
 801364e:	2310      	movs	r3, #16
 8013650:	e7ac      	b.n	80135ac <_printf_i+0xf4>
 8013652:	4827      	ldr	r0, [pc, #156]	@ (80136f0 <_printf_i+0x238>)
 8013654:	e7e9      	b.n	801362a <_printf_i+0x172>
 8013656:	6823      	ldr	r3, [r4, #0]
 8013658:	f023 0320 	bic.w	r3, r3, #32
 801365c:	6023      	str	r3, [r4, #0]
 801365e:	e7f6      	b.n	801364e <_printf_i+0x196>
 8013660:	4616      	mov	r6, r2
 8013662:	e7bd      	b.n	80135e0 <_printf_i+0x128>
 8013664:	6833      	ldr	r3, [r6, #0]
 8013666:	6825      	ldr	r5, [r4, #0]
 8013668:	6961      	ldr	r1, [r4, #20]
 801366a:	1d18      	adds	r0, r3, #4
 801366c:	6030      	str	r0, [r6, #0]
 801366e:	062e      	lsls	r6, r5, #24
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	d501      	bpl.n	8013678 <_printf_i+0x1c0>
 8013674:	6019      	str	r1, [r3, #0]
 8013676:	e002      	b.n	801367e <_printf_i+0x1c6>
 8013678:	0668      	lsls	r0, r5, #25
 801367a:	d5fb      	bpl.n	8013674 <_printf_i+0x1bc>
 801367c:	8019      	strh	r1, [r3, #0]
 801367e:	2300      	movs	r3, #0
 8013680:	6123      	str	r3, [r4, #16]
 8013682:	4616      	mov	r6, r2
 8013684:	e7bc      	b.n	8013600 <_printf_i+0x148>
 8013686:	6833      	ldr	r3, [r6, #0]
 8013688:	1d1a      	adds	r2, r3, #4
 801368a:	6032      	str	r2, [r6, #0]
 801368c:	681e      	ldr	r6, [r3, #0]
 801368e:	6862      	ldr	r2, [r4, #4]
 8013690:	2100      	movs	r1, #0
 8013692:	4630      	mov	r0, r6
 8013694:	f7f8 fcd4 	bl	800c040 <memchr>
 8013698:	b108      	cbz	r0, 801369e <_printf_i+0x1e6>
 801369a:	1b80      	subs	r0, r0, r6
 801369c:	6060      	str	r0, [r4, #4]
 801369e:	6863      	ldr	r3, [r4, #4]
 80136a0:	6123      	str	r3, [r4, #16]
 80136a2:	2300      	movs	r3, #0
 80136a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80136a8:	e7aa      	b.n	8013600 <_printf_i+0x148>
 80136aa:	6923      	ldr	r3, [r4, #16]
 80136ac:	4632      	mov	r2, r6
 80136ae:	4649      	mov	r1, r9
 80136b0:	4640      	mov	r0, r8
 80136b2:	47d0      	blx	sl
 80136b4:	3001      	adds	r0, #1
 80136b6:	d0ad      	beq.n	8013614 <_printf_i+0x15c>
 80136b8:	6823      	ldr	r3, [r4, #0]
 80136ba:	079b      	lsls	r3, r3, #30
 80136bc:	d413      	bmi.n	80136e6 <_printf_i+0x22e>
 80136be:	68e0      	ldr	r0, [r4, #12]
 80136c0:	9b03      	ldr	r3, [sp, #12]
 80136c2:	4298      	cmp	r0, r3
 80136c4:	bfb8      	it	lt
 80136c6:	4618      	movlt	r0, r3
 80136c8:	e7a6      	b.n	8013618 <_printf_i+0x160>
 80136ca:	2301      	movs	r3, #1
 80136cc:	4632      	mov	r2, r6
 80136ce:	4649      	mov	r1, r9
 80136d0:	4640      	mov	r0, r8
 80136d2:	47d0      	blx	sl
 80136d4:	3001      	adds	r0, #1
 80136d6:	d09d      	beq.n	8013614 <_printf_i+0x15c>
 80136d8:	3501      	adds	r5, #1
 80136da:	68e3      	ldr	r3, [r4, #12]
 80136dc:	9903      	ldr	r1, [sp, #12]
 80136de:	1a5b      	subs	r3, r3, r1
 80136e0:	42ab      	cmp	r3, r5
 80136e2:	dcf2      	bgt.n	80136ca <_printf_i+0x212>
 80136e4:	e7eb      	b.n	80136be <_printf_i+0x206>
 80136e6:	2500      	movs	r5, #0
 80136e8:	f104 0619 	add.w	r6, r4, #25
 80136ec:	e7f5      	b.n	80136da <_printf_i+0x222>
 80136ee:	bf00      	nop
 80136f0:	08013e71 	.word	0x08013e71
 80136f4:	08013e82 	.word	0x08013e82

080136f8 <__sflush_r>:
 80136f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80136fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013700:	0716      	lsls	r6, r2, #28
 8013702:	4605      	mov	r5, r0
 8013704:	460c      	mov	r4, r1
 8013706:	d454      	bmi.n	80137b2 <__sflush_r+0xba>
 8013708:	684b      	ldr	r3, [r1, #4]
 801370a:	2b00      	cmp	r3, #0
 801370c:	dc02      	bgt.n	8013714 <__sflush_r+0x1c>
 801370e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013710:	2b00      	cmp	r3, #0
 8013712:	dd48      	ble.n	80137a6 <__sflush_r+0xae>
 8013714:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013716:	2e00      	cmp	r6, #0
 8013718:	d045      	beq.n	80137a6 <__sflush_r+0xae>
 801371a:	2300      	movs	r3, #0
 801371c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013720:	682f      	ldr	r7, [r5, #0]
 8013722:	6a21      	ldr	r1, [r4, #32]
 8013724:	602b      	str	r3, [r5, #0]
 8013726:	d030      	beq.n	801378a <__sflush_r+0x92>
 8013728:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801372a:	89a3      	ldrh	r3, [r4, #12]
 801372c:	0759      	lsls	r1, r3, #29
 801372e:	d505      	bpl.n	801373c <__sflush_r+0x44>
 8013730:	6863      	ldr	r3, [r4, #4]
 8013732:	1ad2      	subs	r2, r2, r3
 8013734:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013736:	b10b      	cbz	r3, 801373c <__sflush_r+0x44>
 8013738:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801373a:	1ad2      	subs	r2, r2, r3
 801373c:	2300      	movs	r3, #0
 801373e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013740:	6a21      	ldr	r1, [r4, #32]
 8013742:	4628      	mov	r0, r5
 8013744:	47b0      	blx	r6
 8013746:	1c43      	adds	r3, r0, #1
 8013748:	89a3      	ldrh	r3, [r4, #12]
 801374a:	d106      	bne.n	801375a <__sflush_r+0x62>
 801374c:	6829      	ldr	r1, [r5, #0]
 801374e:	291d      	cmp	r1, #29
 8013750:	d82b      	bhi.n	80137aa <__sflush_r+0xb2>
 8013752:	4a2a      	ldr	r2, [pc, #168]	@ (80137fc <__sflush_r+0x104>)
 8013754:	410a      	asrs	r2, r1
 8013756:	07d6      	lsls	r6, r2, #31
 8013758:	d427      	bmi.n	80137aa <__sflush_r+0xb2>
 801375a:	2200      	movs	r2, #0
 801375c:	6062      	str	r2, [r4, #4]
 801375e:	04d9      	lsls	r1, r3, #19
 8013760:	6922      	ldr	r2, [r4, #16]
 8013762:	6022      	str	r2, [r4, #0]
 8013764:	d504      	bpl.n	8013770 <__sflush_r+0x78>
 8013766:	1c42      	adds	r2, r0, #1
 8013768:	d101      	bne.n	801376e <__sflush_r+0x76>
 801376a:	682b      	ldr	r3, [r5, #0]
 801376c:	b903      	cbnz	r3, 8013770 <__sflush_r+0x78>
 801376e:	6560      	str	r0, [r4, #84]	@ 0x54
 8013770:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013772:	602f      	str	r7, [r5, #0]
 8013774:	b1b9      	cbz	r1, 80137a6 <__sflush_r+0xae>
 8013776:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801377a:	4299      	cmp	r1, r3
 801377c:	d002      	beq.n	8013784 <__sflush_r+0x8c>
 801377e:	4628      	mov	r0, r5
 8013780:	f7ff fbea 	bl	8012f58 <_free_r>
 8013784:	2300      	movs	r3, #0
 8013786:	6363      	str	r3, [r4, #52]	@ 0x34
 8013788:	e00d      	b.n	80137a6 <__sflush_r+0xae>
 801378a:	2301      	movs	r3, #1
 801378c:	4628      	mov	r0, r5
 801378e:	47b0      	blx	r6
 8013790:	4602      	mov	r2, r0
 8013792:	1c50      	adds	r0, r2, #1
 8013794:	d1c9      	bne.n	801372a <__sflush_r+0x32>
 8013796:	682b      	ldr	r3, [r5, #0]
 8013798:	2b00      	cmp	r3, #0
 801379a:	d0c6      	beq.n	801372a <__sflush_r+0x32>
 801379c:	2b1d      	cmp	r3, #29
 801379e:	d001      	beq.n	80137a4 <__sflush_r+0xac>
 80137a0:	2b16      	cmp	r3, #22
 80137a2:	d11e      	bne.n	80137e2 <__sflush_r+0xea>
 80137a4:	602f      	str	r7, [r5, #0]
 80137a6:	2000      	movs	r0, #0
 80137a8:	e022      	b.n	80137f0 <__sflush_r+0xf8>
 80137aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137ae:	b21b      	sxth	r3, r3
 80137b0:	e01b      	b.n	80137ea <__sflush_r+0xf2>
 80137b2:	690f      	ldr	r7, [r1, #16]
 80137b4:	2f00      	cmp	r7, #0
 80137b6:	d0f6      	beq.n	80137a6 <__sflush_r+0xae>
 80137b8:	0793      	lsls	r3, r2, #30
 80137ba:	680e      	ldr	r6, [r1, #0]
 80137bc:	bf08      	it	eq
 80137be:	694b      	ldreq	r3, [r1, #20]
 80137c0:	600f      	str	r7, [r1, #0]
 80137c2:	bf18      	it	ne
 80137c4:	2300      	movne	r3, #0
 80137c6:	eba6 0807 	sub.w	r8, r6, r7
 80137ca:	608b      	str	r3, [r1, #8]
 80137cc:	f1b8 0f00 	cmp.w	r8, #0
 80137d0:	dde9      	ble.n	80137a6 <__sflush_r+0xae>
 80137d2:	6a21      	ldr	r1, [r4, #32]
 80137d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80137d6:	4643      	mov	r3, r8
 80137d8:	463a      	mov	r2, r7
 80137da:	4628      	mov	r0, r5
 80137dc:	47b0      	blx	r6
 80137de:	2800      	cmp	r0, #0
 80137e0:	dc08      	bgt.n	80137f4 <__sflush_r+0xfc>
 80137e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137ea:	81a3      	strh	r3, [r4, #12]
 80137ec:	f04f 30ff 	mov.w	r0, #4294967295
 80137f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137f4:	4407      	add	r7, r0
 80137f6:	eba8 0800 	sub.w	r8, r8, r0
 80137fa:	e7e7      	b.n	80137cc <__sflush_r+0xd4>
 80137fc:	dfbffffe 	.word	0xdfbffffe

08013800 <_fflush_r>:
 8013800:	b538      	push	{r3, r4, r5, lr}
 8013802:	690b      	ldr	r3, [r1, #16]
 8013804:	4605      	mov	r5, r0
 8013806:	460c      	mov	r4, r1
 8013808:	b913      	cbnz	r3, 8013810 <_fflush_r+0x10>
 801380a:	2500      	movs	r5, #0
 801380c:	4628      	mov	r0, r5
 801380e:	bd38      	pop	{r3, r4, r5, pc}
 8013810:	b118      	cbz	r0, 801381a <_fflush_r+0x1a>
 8013812:	6a03      	ldr	r3, [r0, #32]
 8013814:	b90b      	cbnz	r3, 801381a <_fflush_r+0x1a>
 8013816:	f7ff f80b 	bl	8012830 <__sinit>
 801381a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801381e:	2b00      	cmp	r3, #0
 8013820:	d0f3      	beq.n	801380a <_fflush_r+0xa>
 8013822:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013824:	07d0      	lsls	r0, r2, #31
 8013826:	d404      	bmi.n	8013832 <_fflush_r+0x32>
 8013828:	0599      	lsls	r1, r3, #22
 801382a:	d402      	bmi.n	8013832 <_fflush_r+0x32>
 801382c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801382e:	f7ff fb82 	bl	8012f36 <__retarget_lock_acquire_recursive>
 8013832:	4628      	mov	r0, r5
 8013834:	4621      	mov	r1, r4
 8013836:	f7ff ff5f 	bl	80136f8 <__sflush_r>
 801383a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801383c:	07da      	lsls	r2, r3, #31
 801383e:	4605      	mov	r5, r0
 8013840:	d4e4      	bmi.n	801380c <_fflush_r+0xc>
 8013842:	89a3      	ldrh	r3, [r4, #12]
 8013844:	059b      	lsls	r3, r3, #22
 8013846:	d4e1      	bmi.n	801380c <_fflush_r+0xc>
 8013848:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801384a:	f7ff fb75 	bl	8012f38 <__retarget_lock_release_recursive>
 801384e:	e7dd      	b.n	801380c <_fflush_r+0xc>

08013850 <__swhatbuf_r>:
 8013850:	b570      	push	{r4, r5, r6, lr}
 8013852:	460c      	mov	r4, r1
 8013854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013858:	2900      	cmp	r1, #0
 801385a:	b096      	sub	sp, #88	@ 0x58
 801385c:	4615      	mov	r5, r2
 801385e:	461e      	mov	r6, r3
 8013860:	da0d      	bge.n	801387e <__swhatbuf_r+0x2e>
 8013862:	89a3      	ldrh	r3, [r4, #12]
 8013864:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013868:	f04f 0100 	mov.w	r1, #0
 801386c:	bf14      	ite	ne
 801386e:	2340      	movne	r3, #64	@ 0x40
 8013870:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013874:	2000      	movs	r0, #0
 8013876:	6031      	str	r1, [r6, #0]
 8013878:	602b      	str	r3, [r5, #0]
 801387a:	b016      	add	sp, #88	@ 0x58
 801387c:	bd70      	pop	{r4, r5, r6, pc}
 801387e:	466a      	mov	r2, sp
 8013880:	f000 f848 	bl	8013914 <_fstat_r>
 8013884:	2800      	cmp	r0, #0
 8013886:	dbec      	blt.n	8013862 <__swhatbuf_r+0x12>
 8013888:	9901      	ldr	r1, [sp, #4]
 801388a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801388e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013892:	4259      	negs	r1, r3
 8013894:	4159      	adcs	r1, r3
 8013896:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801389a:	e7eb      	b.n	8013874 <__swhatbuf_r+0x24>

0801389c <__smakebuf_r>:
 801389c:	898b      	ldrh	r3, [r1, #12]
 801389e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80138a0:	079d      	lsls	r5, r3, #30
 80138a2:	4606      	mov	r6, r0
 80138a4:	460c      	mov	r4, r1
 80138a6:	d507      	bpl.n	80138b8 <__smakebuf_r+0x1c>
 80138a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80138ac:	6023      	str	r3, [r4, #0]
 80138ae:	6123      	str	r3, [r4, #16]
 80138b0:	2301      	movs	r3, #1
 80138b2:	6163      	str	r3, [r4, #20]
 80138b4:	b003      	add	sp, #12
 80138b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80138b8:	ab01      	add	r3, sp, #4
 80138ba:	466a      	mov	r2, sp
 80138bc:	f7ff ffc8 	bl	8013850 <__swhatbuf_r>
 80138c0:	9f00      	ldr	r7, [sp, #0]
 80138c2:	4605      	mov	r5, r0
 80138c4:	4639      	mov	r1, r7
 80138c6:	4630      	mov	r0, r6
 80138c8:	f7ff fbba 	bl	8013040 <_malloc_r>
 80138cc:	b948      	cbnz	r0, 80138e2 <__smakebuf_r+0x46>
 80138ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138d2:	059a      	lsls	r2, r3, #22
 80138d4:	d4ee      	bmi.n	80138b4 <__smakebuf_r+0x18>
 80138d6:	f023 0303 	bic.w	r3, r3, #3
 80138da:	f043 0302 	orr.w	r3, r3, #2
 80138de:	81a3      	strh	r3, [r4, #12]
 80138e0:	e7e2      	b.n	80138a8 <__smakebuf_r+0xc>
 80138e2:	89a3      	ldrh	r3, [r4, #12]
 80138e4:	6020      	str	r0, [r4, #0]
 80138e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80138ea:	81a3      	strh	r3, [r4, #12]
 80138ec:	9b01      	ldr	r3, [sp, #4]
 80138ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80138f2:	b15b      	cbz	r3, 801390c <__smakebuf_r+0x70>
 80138f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80138f8:	4630      	mov	r0, r6
 80138fa:	f000 f81d 	bl	8013938 <_isatty_r>
 80138fe:	b128      	cbz	r0, 801390c <__smakebuf_r+0x70>
 8013900:	89a3      	ldrh	r3, [r4, #12]
 8013902:	f023 0303 	bic.w	r3, r3, #3
 8013906:	f043 0301 	orr.w	r3, r3, #1
 801390a:	81a3      	strh	r3, [r4, #12]
 801390c:	89a3      	ldrh	r3, [r4, #12]
 801390e:	431d      	orrs	r5, r3
 8013910:	81a5      	strh	r5, [r4, #12]
 8013912:	e7cf      	b.n	80138b4 <__smakebuf_r+0x18>

08013914 <_fstat_r>:
 8013914:	b538      	push	{r3, r4, r5, lr}
 8013916:	4d07      	ldr	r5, [pc, #28]	@ (8013934 <_fstat_r+0x20>)
 8013918:	2300      	movs	r3, #0
 801391a:	4604      	mov	r4, r0
 801391c:	4608      	mov	r0, r1
 801391e:	4611      	mov	r1, r2
 8013920:	602b      	str	r3, [r5, #0]
 8013922:	f7fa fa87 	bl	800de34 <_fstat>
 8013926:	1c43      	adds	r3, r0, #1
 8013928:	d102      	bne.n	8013930 <_fstat_r+0x1c>
 801392a:	682b      	ldr	r3, [r5, #0]
 801392c:	b103      	cbz	r3, 8013930 <_fstat_r+0x1c>
 801392e:	6023      	str	r3, [r4, #0]
 8013930:	bd38      	pop	{r3, r4, r5, pc}
 8013932:	bf00      	nop
 8013934:	20004390 	.word	0x20004390

08013938 <_isatty_r>:
 8013938:	b538      	push	{r3, r4, r5, lr}
 801393a:	4d06      	ldr	r5, [pc, #24]	@ (8013954 <_isatty_r+0x1c>)
 801393c:	2300      	movs	r3, #0
 801393e:	4604      	mov	r4, r0
 8013940:	4608      	mov	r0, r1
 8013942:	602b      	str	r3, [r5, #0]
 8013944:	f7fa f9e4 	bl	800dd10 <_isatty>
 8013948:	1c43      	adds	r3, r0, #1
 801394a:	d102      	bne.n	8013952 <_isatty_r+0x1a>
 801394c:	682b      	ldr	r3, [r5, #0]
 801394e:	b103      	cbz	r3, 8013952 <_isatty_r+0x1a>
 8013950:	6023      	str	r3, [r4, #0]
 8013952:	bd38      	pop	{r3, r4, r5, pc}
 8013954:	20004390 	.word	0x20004390

08013958 <_sbrk_r>:
 8013958:	b538      	push	{r3, r4, r5, lr}
 801395a:	4d06      	ldr	r5, [pc, #24]	@ (8013974 <_sbrk_r+0x1c>)
 801395c:	2300      	movs	r3, #0
 801395e:	4604      	mov	r4, r0
 8013960:	4608      	mov	r0, r1
 8013962:	602b      	str	r3, [r5, #0]
 8013964:	f7fa fc18 	bl	800e198 <_sbrk>
 8013968:	1c43      	adds	r3, r0, #1
 801396a:	d102      	bne.n	8013972 <_sbrk_r+0x1a>
 801396c:	682b      	ldr	r3, [r5, #0]
 801396e:	b103      	cbz	r3, 8013972 <_sbrk_r+0x1a>
 8013970:	6023      	str	r3, [r4, #0]
 8013972:	bd38      	pop	{r3, r4, r5, pc}
 8013974:	20004390 	.word	0x20004390

08013978 <_init>:
 8013978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801397a:	bf00      	nop
 801397c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801397e:	bc08      	pop	{r3}
 8013980:	469e      	mov	lr, r3
 8013982:	4770      	bx	lr

08013984 <_fini>:
 8013984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013986:	bf00      	nop
 8013988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801398a:	bc08      	pop	{r3}
 801398c:	469e      	mov	lr, r3
 801398e:	4770      	bx	lr
