*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 2 and distance = 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2593123 heartbeat IPC: 3.85635 cumulative IPC: 3.85635 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5181425 heartbeat IPC: 3.86354 cumulative IPC: 3.85994 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6475866 (Simulation time: 0 hr 0 min 42 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30088871 heartbeat IPC: 0.401486 cumulative IPC: 0.211748 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77338744 heartbeat IPC: 0.211641 cumulative IPC: 0.211676 (Simulation time: 0 hr 3 min 48 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125575506 heartbeat IPC: 0.207311 cumulative IPC: 0.209908 (Simulation time: 0 hr 5 min 57 sec) 
Finished CPU 0 instructions: 25000000 cycles: 119099640 cumulative IPC: 0.209908 (Simulation time: 0 hr 5 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.209908 instructions: 25000000 cycles: 119099640
cpu0_DTLB TOTAL     ACCESS:    4423980  HIT:    4389933  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1951548  HIT:    1946927  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2472432  HIT:    2443006  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 525.959 cycles
cpu0_ITLB TOTAL     ACCESS:     471544  HIT:     471544  MISS:          0
cpu0_ITLB LOAD      ACCESS:     471544  HIT:     471544  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     549516  HIT:     549516  MISS:          0
cpu0_L1I LOAD      ACCESS:     549516  HIT:     549516  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 952.479 cycles
cpu0_L1D TOTAL     ACCESS:    5869932  HIT:    3919359  MISS:    1950573
cpu0_L1D LOAD      ACCESS:    1364063  HIT:    1068514  MISS:     295549
cpu0_L1D RFO       ACCESS:    4488347  HIT:    2833332  MISS:    1655015
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17522  HIT:      17513  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 761.631 cycles
cpu0_L2C TOTAL     ACCESS:    3616376  HIT:    2406549  MISS:    1209827
cpu0_L2C LOAD      ACCESS:     295549  HIT:      10692  MISS:     284857
cpu0_L2C RFO       ACCESS:    1655015  HIT:     740808  MISS:     914207
cpu0_L2C PREFETCH  ACCESS:      10765  HIT:         68  MISS:      10697
cpu0_L2C WRITEBACK ACCESS:    1655038  HIT:    1654981  MISS:         57
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:      52069  ISSUED:      52069  USEFUL:      41602  USELESS:          6
cpu0_L2C AVERAGE MISS LATENCY: 1200.39 cycles
LLC TOTAL     ACCESS:    2127886  HIT:     945698  MISS:    1182188
LLC LOAD      ACCESS:     253946  HIT:       3788  MISS:     250158
LLC RFO       ACCESS:     914163  HIT:      27582  MISS:     886581
LLC PREFETCH  ACCESS:      45398  HIT:          0  MISS:      45398
LLC WRITEBACK ACCESS:     914370  HIT:     914328  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1245.62 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      38023  ROW_BUFFER_MISS:    1144123
 DBUS AVG_CONGESTED_CYCLE:    4.00138
 WQ ROW_BUFFER_HIT:      18314  ROW_BUFFER_MISS:     868493  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 257.695
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
