Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/COA_LAB_4/dcoderbm_tb_isim_beh.exe -prj C:/Xilinx/COA_LAB_4/dcoderbm_tb_beh.prj work.dcoderbm_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/COA_LAB_4/decoder_2to4_behavioral.v" into library work
WARNING:HDLCompiler:751 - "C:/Xilinx/COA_LAB_4/decoder_2to4_behavioral.v" Line 26: Redeclaration of ansi port out is not allowed
Analyzing Verilog file "C:/Xilinx/COA_LAB_4/dcoderbm_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module decoder_2to4_behavioral
Compiling module dcoderbm_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/COA_LAB_4/dcoderbm_tb_isim_beh.exe
Fuse Memory Usage: 27252 KB
Fuse CPU Usage: 280 ms
