{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1430914206504 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Example_3_Both_Buffers EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Example_3_Both_Buffers\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430914206537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430914206569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430914206570 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] port" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 151 -1 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1343 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430914206663 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 151 -1 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1343 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430914206663 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1922 9684 10422 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1430914206664 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1923 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430914206665 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1922 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430914206665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430914207374 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1430914207390 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430914207622 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430914207622 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12257 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430914207645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12259 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430914207645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12261 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430914207645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12263 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430914207645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12265 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430914207645 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430914207645 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1430914207654 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430914207723 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 139 " "No exact pin location assignment(s) for 6 pins of 139 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1430914208939 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 " "The input ports of the PLL Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 and the PLL Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 ARESET " "PLL Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 and PLL Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1922 9684 10422 0} { 0 { 0 ""} 0 1343 9684 10422 0}  }  } } { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 193 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|Video_System_sdram_clk_altpll_l942:sd1|wire_pll7_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1430914209002 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1922 9684 10422 0} { 0 { 0 ""} 0 1343 9684 10422 0}  }  } } { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 193 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|Video_System_sdram_clk_altpll_l942:sd1|wire_pll7_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1430914209002 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } } { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1922 9684 10422 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1430914209078 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430914210180 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1430914210180 ""}
{ "Info" "ISTA_SDC_FOUND" "Example_3_Both_Buffers.out.sdc " "Reading SDC File: 'Example_3_Both_Buffers.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430914210230 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1430914210230 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430914210264 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/Video_System_CPU.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/Video_System_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430914210276 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_addr\[0\] CLOCK_50 " "Register Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1430914210293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1430914210293 "|Example_3_Both_Buffers|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:PS2\|reg_11:reg_A\|Data_Out\[2\] PS2_CLK " "Register keyboard:PS2\|reg_11:reg_A\|Data_Out\[2\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1430914210293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1430914210293 "|Example_3_Both_Buffers|PS2_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Char_Buffer_System\|sdram_clk\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Char_Buffer_System\|sdram_clk\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210348 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Char_Buffer_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Char_Buffer_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210348 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1430914210348 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1430914210349 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1430914210349 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1430914210349 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1430914210349 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210349 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210349 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430914210349 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1430914210349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211057 ""}  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 111 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12239 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 193 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|Video_System_sdram_clk_altpll_l942:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1343 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1922 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""}  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 11804 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6467 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|W_rf_wren " "Destination node Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|W_rf_wren" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3741 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_CPU:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 4297 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_CPU:cpu|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 3451 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430914211058 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 510 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_rnw~3 " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_rnw~3" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 213 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6241 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_cs_n~0 " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_cs_n~0" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 210 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6254 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[0\] " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[0\]" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1614 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[2\] " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[2\]" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1612 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[1\] " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[1\]" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1613 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430914211058 ""}  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 4420 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2100 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2101 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2102 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2103 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2104 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2105 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2106 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2107 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2108 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_ea7.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_ea7.tdf" 80 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2129 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430914211059 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430914211059 ""}  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|merged_reset~0  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211060 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_004|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6271 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211060 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6788 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|prev_reset  " "Automatically promoted node Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430914211060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|readdata\[0\]~1 " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|readdata\[0\]~1" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 234 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 7455 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430914211060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430914211060 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 245 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1374 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430914211060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430914212458 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430914212483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430914212484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430914212506 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12362 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212620 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12362 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212620 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12365 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212621 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12365 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212621 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12368 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212621 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12368 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212621 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12371 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212621 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12371 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212621 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12374 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212622 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12374 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212622 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12377 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212622 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12377 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212622 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12380 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212622 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12380 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212622 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12383 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212622 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12383 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212622 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12386 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212623 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12386 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212623 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12389 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212623 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12389 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212623 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12392 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212623 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12392 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212623 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12395 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212623 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12395 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212623 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12398 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212623 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12398 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212623 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12401 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212624 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12401 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212624 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12404 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212624 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12404 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212624 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12407 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212624 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12407 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212624 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[16]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12410 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212624 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[16]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12410 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212624 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[17]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12413 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212625 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[17]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12413 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212625 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[18]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12416 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212625 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[18]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12416 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212625 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[19]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12419 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212625 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[19]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12419 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212625 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[20]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12422 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212625 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[20]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12422 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212625 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[21]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12425 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212625 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[21]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12425 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212625 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[22]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12428 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212626 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[22]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12428 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212626 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[23]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12431 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212626 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[23]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12431 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212626 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[24]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12434 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212626 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[24]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12434 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212626 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[25]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12437 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212626 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[25]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12437 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212626 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[26]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12440 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212627 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[26]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12440 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212627 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[27]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12443 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212627 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[27]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12443 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212627 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[28]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12446 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212627 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[28]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12446 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212627 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[29]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12449 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212627 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[29]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12449 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212627 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[30]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12452 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212628 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[30]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12452 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212628 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[31]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12455 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430914212628 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[31]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12455 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430914212628 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1430914212642 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1430914212642 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1430914212642 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1430914212642 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1430914212642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430914212642 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430914212680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430914212680 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430914212698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430914213855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 I/O Input Buffer " "Packed 50 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1430914213874 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "154 I/O Output Buffer " "Packed 154 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1430914213874 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1430914213874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430914213874 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1430914213956 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1430914213956 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1430914213956 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 39 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 61 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 61 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 48 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 71 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430914213958 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1430914213958 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1430914213958 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 147 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1430914214127 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430914214337 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1430914214359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430914219526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430914221729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430914221838 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430914225196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430914225196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430914226635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430914232627 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430914232627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430914233424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430914233427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1430914233427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430914233427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430914233628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430914233752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430914235365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430914235428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430914237295 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430914239073 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1430914239524 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "55 Cyclone IV E " "55 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 280 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 281 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 283 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 284 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 285 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 288 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 289 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 290 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 291 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 292 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 293 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 294 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 295 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 296 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 297 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 298 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 299 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 300 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 301 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 302 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 303 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 304 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 305 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 306 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 307 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 308 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 309 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 310 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 311 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 312 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 328 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 329 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 111 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 143 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 144 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430914239579 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1430914239579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.fit.smsg " "Generated suppressed messages file /home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430914240226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1110 " "Peak virtual memory: 1110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430914241500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  6 07:10:41 2015 " "Processing ended: Wed May  6 07:10:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430914241500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430914241500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430914241500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430914241500 ""}
