library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FULLADDER is
    port (
        A, B, Cin : in STD_LOGIC;
        Sum, Cout : out STD_LOGIC
    );
end entity;

architecture structural of FULLADDER is
    signal S1, C1, C2 : STD_LOGIC;
begin
    -- First Half Adder
    HA1: entity work.HALFADDER
        port map (
            A => A,
            B => B,
            S => S1,
            C => C1
        );

    -- Second Half Adder
    HA2: entity work.HALFADDER
        port map (
            A => S1,
            B => Cin,
            S => Sum,
            C => C2
        );

    -- Carry output
    Cout <= C1 or C2;
end architecture;

