Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c1f0db720af4cc1b43e204ef9c0830c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FA_behav xil_defaultlib.tb_FA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AD
Compiling module xil_defaultlib.dreg(WIDTH=4)
Compiling module xil_defaultlib.dreg(WIDTH=1)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.comparator(WIDTH=4)
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fact_DP
Compiling module xil_defaultlib.fact_CU
Compiling module xil_defaultlib.fact
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.tb_FA
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FA_behav
