head	1.4;
access;
symbols
	OPENBSD_5_8:1.3.0.36
	OPENBSD_5_8_BASE:1.3
	OPENBSD_5_7:1.3.0.28
	OPENBSD_5_7_BASE:1.3
	OPENBSD_5_6:1.3.0.32
	OPENBSD_5_6_BASE:1.3
	OPENBSD_5_5:1.3.0.30
	OPENBSD_5_5_BASE:1.3
	OPENBSD_5_4:1.3.0.26
	OPENBSD_5_4_BASE:1.3
	OPENBSD_5_3:1.3.0.24
	OPENBSD_5_3_BASE:1.3
	OPENBSD_5_2:1.3.0.22
	OPENBSD_5_2_BASE:1.3
	OPENBSD_5_1_BASE:1.3
	OPENBSD_5_1:1.3.0.20
	OPENBSD_5_0:1.3.0.18
	OPENBSD_5_0_BASE:1.3
	OPENBSD_4_9:1.3.0.16
	OPENBSD_4_9_BASE:1.3
	OPENBSD_4_8:1.3.0.14
	OPENBSD_4_8_BASE:1.3
	OPENBSD_4_7:1.3.0.10
	OPENBSD_4_7_BASE:1.3
	OPENBSD_4_6:1.3.0.12
	OPENBSD_4_6_BASE:1.3
	OPENBSD_4_5:1.3.0.8
	OPENBSD_4_5_BASE:1.3
	OPENBSD_4_4:1.3.0.6
	OPENBSD_4_4_BASE:1.3
	OPENBSD_4_3:1.3.0.4
	OPENBSD_4_3_BASE:1.3
	OPENBSD_4_2:1.3.0.2
	OPENBSD_4_2_BASE:1.3
	OPENBSD_4_1:1.2.0.4
	OPENBSD_4_1_BASE:1.2
	OPENBSD_4_0:1.2.0.2
	OPENBSD_4_0_BASE:1.2
	AV400_20060509:1.1.1.1
	miod:1.1.1;
locks; strict;
comment	@ * @;


1.4
date	2015.12.01.07.50.03;	author deraadt;	state dead;
branches;
next	1.3;
commitid	Rh8AZFtVMVCiwPts;

1.3
date	2007.04.10.17.47.54;	author miod;	state Exp;
branches;
next	1.2;

1.2
date	2006.05.21.12.22.02;	author miod;	state Exp;
branches;
next	1.1;

1.1
date	2006.04.25.09.19.52;	author miod;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2006.04.25.09.19.52;	author miod;	state Exp;
branches;
next	;


desc
@@


1.4
log
@Send Aviion to same place as Nova II
discussed with jsg
@
text
@/*	$OpenBSD: nvramreg.h,v 1.3 2007/04/10 17:47:54 miod Exp $ */

/*
 * Copyright (c) 1992, 1993
 *	The Regents of the University of California.  All rights reserved.
 *
 * This software was developed by the Computer Systems Engineering group
 * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
 * contributed to Berkeley.
 *
 * All advertising materials mentioning features or use of this software
 * must display the following acknowledgement:
 *	This product includes software developed by the University of
 *	California, Lawrence Berkeley Laboratory.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@@(#)clockreg.h	8.1 (Berkeley) 6/11/93
 */

/*
 * Mostek TOD clock/NVRAM
 */

/*
 * Mostek MK48T08 clock.
 *
 * This chip is 8k in size.
 * The first TOD clock starts at offset 0x1FF8. The following structure
 * describes last 2K of its 8K address space. The first 6K of the NVRAM
 * space is used for various things as follows:
 * 	0000-0fff	User Area
 *	1000-10ff	Networking Area
 *	1100-16f7	Operating System Area
 *	16f8-1ef7	ROM Debugger Area
 *	1ef8-1ff7	Configuration Area (Ethernet address etc)
 *	1ff8-1fff	TOD clock
 */

/*
 * On the AViiON, these offsets need shifting two bits, as they are 32 bit
 * registers.
 */
#define	CLK_CSR		0		/* control register */
#define	CLK_SEC		1		/* seconds (0..59; BCD) */
#define	CLK_MIN		2		/* minutes (0..59; BCD) */
#define	CLK_HOUR	3		/* hour (0..23; BCD) */
#define	CLK_WDAY	4		/* weekday (1..7) */
#define	CLK_DAY		5		/* day in month (1..31; BCD) */
#define	CLK_MONTH	6		/* month (1..12; BCD) */
#define	CLK_YEAR	7		/* year (0..99; BCD) */
#define	CLK_NREG	8

/* csr bits */
#define	CLK_WRITE	0x80		/* want to write */
#define	CLK_READ	0x40		/* want to read (freeze clock) */

/*
 * Data General, following Motorola, chose the year `1900' as their base count.
 * It has already wrapped by now...
 */
#define	YEAR0	00

#define AV_NVRAM_TOD_OFF	0x1fe0 /* offset of tod in NVRAM space */
#define MK48T02_SIZE	2 * 1024
@


1.3
log
@``it's'' -> ``its'' when the grammar gods require this change.
@
text
@d1 1
a1 1
/*	$OpenBSD: nvramreg.h,v 1.2 2006/05/21 12:22:02 miod Exp $ */
@


1.2
log
@Move common definitions shared by the various 88100-based designs to their
own header file, and slowly make most of the code board-independent. No
functional change.
@
text
@d1 1
a1 1
/*	$OpenBSD: nvramreg.h,v 1.1.1.1 2006/04/25 09:19:52 miod Exp $ */
d52 1
a52 1
 * describes last 2K of it's 8K address space. The first 6K of the NVRAM
@


1.1
log
@Enter OpenBSD/aviion, a port to the m88k-based Data General AViiON workstations. Currently restricted to diskless serial console, tested on AV410 only; many thanks to Chris Tribo for documentation and testing.
@
text
@d1 1
a1 1
/*	$OpenBSD: nvramreg.h,v 1.7 2004/04/24 19:51:48 miod Exp $ */
d63 1
a63 1
 * On AV400, these offsets need shifting two bits, as they are 32 bit
d86 1
a86 1
#define AV400_NVRAM_TOD_OFF	0x1fe0 /* offset of tod in NVRAM space */
@


1.1.1.1
log
@Oops, correct import this time.
@
text
@@
