/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif --output multi_clocks_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map multi_clocks.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml --write_repack multi_clocks_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/config.json
