

================================================================
== Vitis HLS Report for 'Block_entry_split_proc'
================================================================
* Date:           Fri Jan  9 14:27:25 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|      0 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       72|     -|
|Register             |        -|      -|       66|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       66|       74|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   8|          2|    1|          2|
    |ap_return_0  |  32|          2|   32|         64|
    |ap_return_1  |  32|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|          6|   65|        130|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  66|   0|   66|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------+-----+-----+------------+------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|nRows        |   in|   32|     ap_none|                   nRows|        scalar|
|nCols        |   in|   32|     ap_none|                   nCols|        scalar|
+-------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%muxLogicCE_to_nCols_read = muxlogic"   --->   Operation 2 'muxlogic' 'muxLogicCE_to_nCols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%nCols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nCols" [Infeasi_Res_S2.cpp:45]   --->   Operation 3 'read' 'nCols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%muxLogicCE_to_nRows_read = muxlogic"   --->   Operation 4 'muxlogic' 'muxLogicCE_to_nRows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%nRows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nRows" [Infeasi_Res_S2.cpp:45]   --->   Operation 5 'read' 'nRows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %nRows_read" [Infeasi_Res_S2.cpp:45]   --->   Operation 6 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %nCols_read" [Infeasi_Res_S2.cpp:45]   --->   Operation 7 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i64 %mrv_1" [Infeasi_Res_S2.cpp:45]   --->   Operation 8 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nRows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nCols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_nCols_read (muxlogic   ) [ 00]
nCols_read               (read       ) [ 00]
muxLogicCE_to_nRows_read (muxlogic   ) [ 00]
nRows_read               (read       ) [ 00]
mrv                      (insertvalue) [ 00]
mrv_1                    (insertvalue) [ 00]
ret_ln45                 (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nRows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nRows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nCols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="nCols_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="32" slack="0"/>
<pin id="10" dir="0" index="1" bw="32" slack="0"/>
<pin id="11" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nCols_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="nRows_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nRows_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="muxLogicCE_to_nCols_read_fu_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_nCols_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="muxLogicCE_to_nRows_read_fu_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_nRows_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="mrv_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="64" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="mrv_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="14" pin="2"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="24" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="2"/><net_sink comp="30" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry.split_proc : nRows | {1 }
	Port: Block_entry.split_proc : nCols | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		ret_ln45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
|   read   |      nCols_read_read_fu_8      |
|          |      nRows_read_read_fu_14     |
|----------|--------------------------------|
| muxlogic | muxLogicCE_to_nCols_read_fu_20 |
|          | muxLogicCE_to_nRows_read_fu_22 |
|----------|--------------------------------|
|insertvalue|            mrv_fu_24           |
|          |           mrv_1_fu_30          |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
