==============================================================
File generated on Fri Jul 31 23:21:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.734 ; gain = 18.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.734 ; gain = 18.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 114.570 ; gain = 29.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 117.723 ; gain = 32.738
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:125) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:126) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:133) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:161) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:155:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:155:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:17:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 164.898 ; gain = 79.914
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:78:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:120:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:96:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:78:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:120:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:96:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:70:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:70:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 279.156 ; gain = 194.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:108) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:107) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:108) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:107) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:56) [34]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.546 seconds; current allocated memory: 230.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 230.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:186) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:186) [27]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 231.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 231.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:143) [61]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 233.264 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 236.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [141]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.656 seconds; current allocated memory: 237.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 237.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:186) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:130 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:140) of variable 'tmp_91', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:140 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:130.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:186) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.204 seconds; current allocated memory: 239.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 240.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.299 seconds; current allocated memory: 243.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 247.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [166]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.036 seconds; current allocated memory: 248.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 249.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.152 seconds; current allocated memory: 252.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.189 seconds; current allocated memory: 266.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [56]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.113 seconds; current allocated memory: 268.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 270.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:67) [26]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 270.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 270.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 270.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.54 seconds; current allocated memory: 272.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.605 seconds; current allocated memory: 273.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_15ns_32_1_1' to 'lenet_mul_32s_15ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 274.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.964 seconds; current allocated memory: 278.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 280.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_12ns_32_1_1' to 'lenet_mul_32s_12n4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_12n4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.482 seconds; current allocated memory: 284.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbTr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.441 seconds; current allocated memory: 289.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.044 seconds; current allocated memory: 291.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.697 seconds; current allocated memory: 296.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c9D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc8D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.705 seconds; current allocated memory: 299.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 300.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2uddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdgE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 301.983 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_15ncud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_dEe_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_CeG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s3i2_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_12n4jc_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbTr_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s5jm_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s6jw_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bYs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bZs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb0s_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb1s_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc8D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cOA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cPA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_dcE_U(start_for_SMM_1u_dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uddE_U(start_for_pool_2uddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8deE_U(start_for_FC_1u_8deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dfE_U(start_for_FC_1u_5dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdgE_U(start_for_AXI_DMAdgE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 424.223 ; gain = 339.238
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 96.751 seconds; peak allocated memory: 301.983 MB.
==============================================================
File generated on Sat Aug 01 07:46:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.766 ; gain = 19.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.766 ; gain = 19.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 114.477 ; gain = 29.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 117.832 ; gain = 33.250
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:128) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:135) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:140) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:163) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:146:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:157:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:146:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:157:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 163.711 ; gain = 79.129
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:71:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:71:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:112).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:112).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 278.652 ; gain = 194.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:108) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:108) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:57) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:57) [34]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.904 seconds; current allocated memory: 230.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 230.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:188) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:188) [27]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 231.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 231.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [61]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.388 seconds; current allocated memory: 233.294 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 236.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [141]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.653 seconds; current allocated memory: 237.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 238.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:188) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:146) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:132 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:142) of variable 'tmp_91', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:142 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:132.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:141).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:188) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.252 seconds; current allocated memory: 239.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 240.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.904 seconds; current allocated memory: 243.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.541 seconds; current allocated memory: 247.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [166]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.457 seconds; current allocated memory: 248.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 249.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.671 seconds; current allocated memory: 252.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.396 seconds; current allocated memory: 266.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [56]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.301 seconds; current allocated memory: 268.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 270.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:68) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:68) [26]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.453 seconds; current allocated memory: 270.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 270.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 270.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.385 seconds; current allocated memory: 272.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 2.836 seconds; current allocated memory: 273.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_15ns_32_1_1' to 'lenet_mul_32s_15ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 274.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.333 seconds; current allocated memory: 278.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 280.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_12ns_32_1_1' to 'lenet_mul_32s_12n4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_12n4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.728 seconds; current allocated memory: 284.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbTr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.892 seconds; current allocated memory: 289.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 4.126 seconds; current allocated memory: 291.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 4.723 seconds; current allocated memory: 296.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c9D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc8D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 5.117 seconds; current allocated memory: 299.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 2.278 seconds; current allocated memory: 300.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2uddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdgE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 301.999 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_15ncud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_dEe_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_CeG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s3i2_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_12n4jc_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbTr_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s5jm_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s6jw_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bYs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bZs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb0s_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb1s_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc8D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cOA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cPA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_dcE_U(start_for_SMM_1u_dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uddE_U(start_for_pool_2uddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8deE_U(start_for_FC_1u_8deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dfE_U(start_for_FC_1u_5dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdgE_U(start_for_AXI_DMAdgE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:01:50 . Memory (MB): peak = 423.109 ; gain = 338.527
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 109.995 seconds; peak allocated memory: 301.999 MB.
==============================================================
File generated on Sat Aug 01 09:21:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Aug 01 09:22:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.836 ; gain = 18.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.836 ; gain = 18.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 114.758 ; gain = 29.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 117.906 ; gain = 32.441
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:142) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:147) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:165) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:159:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:159:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 163.773 ; gain = 78.309
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 278.691 ; gain = 193.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:57) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:57) [34]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.388 seconds; current allocated memory: 230.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 230.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) [27]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 231.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 231.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [61]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.351 seconds; current allocated memory: 233.250 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 236.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [141]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.629 seconds; current allocated memory: 237.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 237.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) of variable 'tmp_91', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.178 seconds; current allocated memory: 239.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 240.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.311 seconds; current allocated memory: 243.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 247.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [166]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.051 seconds; current allocated memory: 248.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 249.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.115 seconds; current allocated memory: 252.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 266.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [56]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.114 seconds; current allocated memory: 268.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 270.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:68) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:68) [26]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 270.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 270.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 270.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.759 seconds; current allocated memory: 272.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.674 seconds; current allocated memory: 273.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_15ns_32_1_1' to 'lenet_mul_32s_15ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 274.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.003 seconds; current allocated memory: 278.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.255 seconds; current allocated memory: 280.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_12ns_32_1_1' to 'lenet_mul_32s_12n4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_12n4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.547 seconds; current allocated memory: 284.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbTr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.367 seconds; current allocated memory: 289.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.086 seconds; current allocated memory: 291.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.624 seconds; current allocated memory: 296.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c9D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc8D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.79 seconds; current allocated memory: 299.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.944 seconds; current allocated memory: 300.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2uddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdgE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 301.977 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_15ncud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_dEe_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_CeG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s3i2_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_12n4jc_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbTr_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s5jm_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s6jw_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bYs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bZs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb0s_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb1s_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc8D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cOA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cPA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_dcE_U(start_for_SMM_1u_dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uddE_U(start_for_pool_2uddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8deE_U(start_for_FC_1u_8deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dfE_U(start_for_FC_1u_5dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdgE_U(start_for_AXI_DMAdgE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:32 . Memory (MB): peak = 424.539 ; gain = 339.074
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 92.709 seconds; peak allocated memory: 301.977 MB.
==============================================================
File generated on Sat Aug 01 09:26:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.902 ; gain = 18.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.902 ; gain = 18.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.535 ; gain = 29.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 117.813 ; gain = 32.574
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:127) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:133) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:142) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:147) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:165) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:159:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:159:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 163.914 ; gain = 78.676
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:145:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:144:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:170:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:143:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:142:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 278.422 ; gain = 193.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.555 seconds; current allocated memory: 230.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 230.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) [27]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 230.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 231.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [61]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.268 seconds; current allocated memory: 232.981 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 236.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [141]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.545 seconds; current allocated memory: 236.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 237.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) of variable 'tmp_91', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.011 seconds; current allocated memory: 239.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 240.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.178 seconds; current allocated memory: 243.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.178 seconds; current allocated memory: 247.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:151) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:151 on array 'acc', LeNet_wrapper/../hw_library/pool.h:124 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:151) on array 'acc', LeNet_wrapper/../hw_library/pool.h:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:191) [166]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.961 seconds; current allocated memory: 248.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 249.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.048 seconds; current allocated memory: 251.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 266.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [56]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.048 seconds; current allocated memory: 267.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 269.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 270.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 270.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 270.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.333 seconds; current allocated memory: 272.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 273.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_15ns_32_1_1' to 'lenet_mul_32s_15ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 274.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.883 seconds; current allocated memory: 277.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.147 seconds; current allocated memory: 280.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_12ns_32_1_1' to 'lenet_mul_32s_12n4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_12n4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.453 seconds; current allocated memory: 283.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbTr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.404 seconds; current allocated memory: 288.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.974 seconds; current allocated memory: 291.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.639 seconds; current allocated memory: 295.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c9D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc8D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.626 seconds; current allocated memory: 299.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.818 seconds; current allocated memory: 300.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2uddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdgE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 301.486 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_15ncud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_dEe_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_CeG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s3i2_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_12n4jc_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbTr_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s5jm_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s6jw_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bYs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bZs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb0s_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb1s_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc8D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cOA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cPA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_dcE_U(start_for_SMM_1u_dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uddE_U(start_for_pool_2uddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8deE_U(start_for_FC_1u_8deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dfE_U(start_for_FC_1u_5dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdgE_U(start_for_AXI_DMAdgE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:28 . Memory (MB): peak = 422.578 ; gain = 337.340
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 87.803 seconds; peak allocated memory: 301.486 MB.
==============================================================
File generated on Sat Aug 01 09:43:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.742 ; gain = 18.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.742 ; gain = 18.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 114.625 ; gain = 29.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 117.996 ; gain = 32.371
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:142) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:147) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:165) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:159:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:159:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 165.199 ; gain = 79.574
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 278.707 ; gain = 193.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.43 seconds; current allocated memory: 230.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 230.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) [27]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 230.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 231.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [61]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.312 seconds; current allocated memory: 233.033 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 236.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:193) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:193) [141]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 236.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 237.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) of variable 'tmp_91', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:190) [28]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.121 seconds; current allocated memory: 239.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 240.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:145) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.279 seconds; current allocated memory: 243.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.239 seconds; current allocated memory: 247.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:193) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/pool.h:193) [166]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.038 seconds; current allocated memory: 248.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 249.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [86]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.101 seconds; current allocated memory: 251.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.203 seconds; current allocated memory: 266.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation ('KER_size_0', LeNet_wrapper/../hw_library/fully_connected.h:143) [56]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.122 seconds; current allocated memory: 267.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 269.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('OFM_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:51) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('OFM_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:51) [47]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 270.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 270.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 270.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 272.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 273.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_15ns_32_1_1' to 'lenet_mul_32s_15ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 274.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 278.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.283 seconds; current allocated memory: 280.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_12ns_32_1_1' to 'lenet_mul_32s_12n4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_12n4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.522 seconds; current allocated memory: 283.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbTr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 288.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.066 seconds; current allocated memory: 291.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.646 seconds; current allocated memory: 295.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c9D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc8D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.768 seconds; current allocated memory: 299.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.914 seconds; current allocated memory: 300.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2uddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdgE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 301.619 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_15ncud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_dEe_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_CeG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s3i2_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_12n4jc_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbTr_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s5jm_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s6jw_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bYs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bZs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb0s_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb1s_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc8D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cOA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cPA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_dcE_U(start_for_SMM_1u_dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uddE_U(start_for_pool_2uddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8deE_U(start_for_FC_1u_8deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dfE_U(start_for_FC_1u_5dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdgE_U(start_for_AXI_DMAdgE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:35 . Memory (MB): peak = 424.742 ; gain = 339.117
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 95.594 seconds; peak allocated memory: 301.619 MB.
==============================================================
File generated on Sat Aug 01 09:51:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.762 ; gain = 39.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.762 ; gain = 39.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 114.617 ; gain = 50.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 117.672 ; gain = 53.250
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 163.750 ; gain = 99.328
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 278.723 ; gain = 214.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/axi_dma_slave.h:58) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation ('IFM_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:42) [58]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.429 seconds; current allocated memory: 230.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 230.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:192) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('baseIterBound', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:126) [58]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 231.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 231.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:146) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:146) [62]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 233.197 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 236.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/pool.h:194) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/pool.h:194) [142]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.617 seconds; current allocated memory: 237.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 237.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:192) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_96', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('baseIterBound', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:126) [59]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.179 seconds; current allocated memory: 239.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 240.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:146) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:146) [87]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.275 seconds; current allocated memory: 243.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.267 seconds; current allocated memory: 247.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/pool.h:194) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/pool.h:194) [167]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.078 seconds; current allocated memory: 248.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 249.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fully_connected.h:144) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fully_connected.h:144) [87]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.156 seconds; current allocated memory: 252.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.217 seconds; current allocated memory: 266.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fully_connected.h:144) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/fully_connected.h:144) [57]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.151 seconds; current allocated memory: 268.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 269.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('KER_size_1', LeNet_wrapper/../hw_library/axi_dma_master.h:69) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('OFM_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:51) [51]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 270.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 270.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 270.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.603 seconds; current allocated memory: 272.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.649 seconds; current allocated memory: 273.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_15ns_32_1_1' to 'lenet_mul_32s_15ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 274.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.009 seconds; current allocated memory: 278.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.314 seconds; current allocated memory: 280.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_12ns_32_1_1' to 'lenet_mul_32s_12n4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_12n4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.538 seconds; current allocated memory: 283.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbTr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.411 seconds; current allocated memory: 289.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.093 seconds; current allocated memory: 291.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.636 seconds; current allocated memory: 296.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c9D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc8D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.782 seconds; current allocated memory: 299.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.968 seconds; current allocated memory: 300.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2uddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdgE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 301.804 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_15ncud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_dEe_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_CeG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s3i2_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_12n4jc_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbTr_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s5jm_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s6jw_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bYs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bZs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb0s_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb1s_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc8D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cOA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cPA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_dcE_U(start_for_SMM_1u_dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uddE_U(start_for_pool_2uddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8deE_U(start_for_FC_1u_8deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dfE_U(start_for_FC_1u_5dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdgE_U(start_for_AXI_DMAdgE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 423.598 ; gain = 359.176
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 95.884 seconds; peak allocated memory: 301.804 MB.
==============================================================
File generated on Sat Aug 01 09:57:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.645 ; gain = 18.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.645 ; gain = 18.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 114.652 ; gain = 29.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 117.734 ; gain = 32.828
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 164.512 ; gain = 79.605
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 277.883 ; gain = 192.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('IFM_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:42) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation ('IFM_size_0', LeNet_wrapper/../hw_library/axi_dma_slave.h:42) [54]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.429 seconds; current allocated memory: 229.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 230.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('baseIterBound', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:126) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG_1' consists of the following:
	'mul' operation ('baseIterBound', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:126) [54]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 230.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 231.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.285 seconds; current allocated memory: 232.742 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 235.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.607 seconds; current allocated memory: 236.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 237.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('baseIterBound', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:126) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_91', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SCIG' consists of the following:
	'mul' operation ('baseIterBound', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:126) [55]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.133 seconds; current allocated memory: 238.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 240.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.298 seconds; current allocated memory: 242.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 247.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.015 seconds; current allocated memory: 248.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 248.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.138 seconds; current allocated memory: 251.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.192 seconds; current allocated memory: 266.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.156 seconds; current allocated memory: 267.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 269.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('OFM_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:51) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('OFM_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:51) [47]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 269.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 269.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 270.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.635 seconds; current allocated memory: 272.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.632 seconds; current allocated memory: 273.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_15ns_32_1_1' to 'lenet_mul_32s_15ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_15ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 274.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.935 seconds; current allocated memory: 277.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s3i2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.257 seconds; current allocated memory: 279.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_12ns_32_1_1' to 'lenet_mul_32s_12n4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_12n4jc': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.518 seconds; current allocated memory: 283.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbTr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.298 seconds; current allocated memory: 288.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bZs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.082 seconds; current allocated memory: 290.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scNA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.523 seconds; current allocated memory: 295.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c9D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bUr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c9D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc8D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.761 seconds; current allocated memory: 298.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 300.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2uddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdgE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 301.004 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_15ncud_Mul_LUT_1'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_dEe_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_CeG_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s3i2_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_12n4jc_Mul_LUT_2'
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbTr_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s5jm_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s6jw_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bYs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bZs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb0s_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sb1s_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc8D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cOA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cPA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_dcE_U(start_for_SMM_1u_dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uddE_U(start_for_pool_2uddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8deE_U(start_for_FC_1u_8deE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dfE_U(start_for_FC_1u_5dfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdgE_U(start_for_AXI_DMAdgE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 421.984 ; gain = 337.078
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 91.053 seconds; peak allocated memory: 301.004 MB.
==============================================================
File generated on Sat Aug 01 10:04:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.480 ; gain = 18.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.480 ; gain = 18.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 114.348 ; gain = 29.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 117.465 ; gain = 32.492
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 164.520 ; gain = 79.547
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 277.988 ; gain = 193.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('IFM_size_1', LeNet_wrapper/../hw_library/axi_dma_slave.h:43) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation ('IFM_size_1', LeNet_wrapper/../hw_library/axi_dma_slave.h:43) [55]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.337 seconds; current allocated memory: 229.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 230.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 230.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 231.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 232.693 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 235.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.475 seconds; current allocated memory: 236.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 237.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.269 seconds; current allocated memory: 238.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 240.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.252 seconds; current allocated memory: 242.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 247.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.132 seconds; current allocated memory: 248.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 248.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.105 seconds; current allocated memory: 251.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.207 seconds; current allocated memory: 266.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.081 seconds; current allocated memory: 267.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 269.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (12.6ns) of 'mul' operation ('OFM_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:51) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.592ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation ('OFM_size_0', LeNet_wrapper/../hw_library/axi_dma_master.h:51) [47]  (12.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 269.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 269.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 270.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.579 seconds; current allocated memory: 272.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_mul_32s_32s_32_1_1' to 'lenet_mul_32s_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 273.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 274.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_0iy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.825 seconds; current allocated memory: 277.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s2iS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.256 seconds; current allocated memory: 279.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.518 seconds; current allocated memory: 283.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbVr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bTr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbVr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbRq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.451 seconds; current allocated memory: 288.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bXr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.035 seconds; current allocated memory: 290.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scLz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bTr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.528 seconds; current allocated memory: 295.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c7D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bTr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c7D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbVr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc6D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.674 seconds; current allocated memory: 298.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_32s_32sbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.942 seconds; current allocated memory: 300.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_c8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2uc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2udbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdeE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 301.045 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_mul_32s_32sbkb_Mul_LUT_0'
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_cud_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_Bew_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s1iI_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s2iS_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbRq_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s3i2_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s4jc_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bWr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bXr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbYs_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbZs_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc6D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cMA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cNA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c8D_U(start_for_SMM_1u_c8D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uc9D_U(start_for_pool_2uc9D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_daE_U(start_for_SMM_1u_daE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udbE_U(start_for_pool_2udbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8dcE_U(start_for_FC_1u_8dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5ddE_U(start_for_FC_1u_5ddE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdeE_U(start_for_AXI_DMAdeE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:30 . Memory (MB): peak = 421.395 ; gain = 336.422
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 90.094 seconds; peak allocated memory: 301.045 MB.
==============================================================
File generated on Sat Aug 01 10:07:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.852 ; gain = 18.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.852 ; gain = 18.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.563 ; gain = 29.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 118.035 ; gain = 33.109
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 163.375 ; gain = 78.449
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 278.383 ; gain = 193.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.538 seconds; current allocated memory: 229.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 230.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 230.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 230.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.217 seconds; current allocated memory: 232.592 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 235.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 236.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 237.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.981 seconds; current allocated memory: 238.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 240.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 242.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 247.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.908 seconds; current allocated memory: 247.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 248.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.063 seconds; current allocated memory: 251.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.172 seconds; current allocated memory: 266.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.084 seconds; current allocated memory: 267.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 269.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 269.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 269.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 270.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.222 seconds; current allocated memory: 271.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.516 seconds; current allocated memory: 272.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 273.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.834 seconds; current allocated memory: 277.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.164 seconds; current allocated memory: 279.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.408 seconds; current allocated memory: 283.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.183 seconds; current allocated memory: 288.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.959 seconds; current allocated memory: 290.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.436 seconds; current allocated memory: 295.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c6D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c6D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc5D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.538 seconds; current allocated memory: 298.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 299.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2uc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2udaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAddE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 300.666 MB.
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_bkb_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_Aem_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s0iy_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s1iI_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbQq_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s2iS_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s3i2_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bVr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bWr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbXr_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbYs_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc5D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cLz_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cMA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c7D_U(start_for_SMM_1u_c7D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uc8D_U(start_for_pool_2uc8D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c9D_U(start_for_SMM_1u_c9D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udaE_U(start_for_pool_2udaE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8dbE_U(start_for_FC_1u_8dbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dcE_U(start_for_FC_1u_5dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAddE_U(start_for_AXI_DMAddE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:26 . Memory (MB): peak = 421.250 ; gain = 336.324
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 86.674 seconds; peak allocated memory: 300.666 MB.
==============================================================
File generated on Sat Aug 01 10:16:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.742 ; gain = 18.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.742 ; gain = 18.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.336 ; gain = 29.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.688 ; gain = 32.867
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 164.082 ; gain = 79.262
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 278.293 ; gain = 193.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.388 seconds; current allocated memory: 229.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 230.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 230.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 230.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 232.592 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 235.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.489 seconds; current allocated memory: 236.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 237.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.004 seconds; current allocated memory: 238.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 240.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.159 seconds; current allocated memory: 242.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 247.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.976 seconds; current allocated memory: 247.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 248.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.003 seconds; current allocated memory: 251.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 266.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.047 seconds; current allocated memory: 267.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 269.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 269.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 269.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 270.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 271.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.509 seconds; current allocated memory: 272.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 273.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.838 seconds; current allocated memory: 277.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.127 seconds; current allocated memory: 279.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 283.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.161 seconds; current allocated memory: 288.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.897 seconds; current allocated memory: 290.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.491 seconds; current allocated memory: 295.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c6D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c6D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc5D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.481 seconds; current allocated memory: 298.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 299.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2uc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2udaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAddE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 300.667 MB.
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_bkb_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_Aem_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s0iy_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s1iI_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbQq_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s2iS_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s3i2_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bVr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bWr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbXr_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbYs_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc5D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cLz_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cMA_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c7D_U(start_for_SMM_1u_c7D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uc8D_U(start_for_pool_2uc8D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c9D_U(start_for_SMM_1u_c9D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udaE_U(start_for_pool_2udaE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8dbE_U(start_for_FC_1u_8dbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dcE_U(start_for_FC_1u_5dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAddE_U(start_for_AXI_DMAddE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:26 . Memory (MB): peak = 422.594 ; gain = 337.773
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 86.071 seconds; peak allocated memory: 300.667 MB.
==============================================================
File generated on Sat Aug 01 10:20:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.789 ; gain = 18.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.789 ; gain = 18.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.180 ; gain = 29.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.039 ; gain = 31.918
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 163.305 ; gain = 78.184
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 278.531 ; gain = 193.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.007 seconds; current allocated memory: 229.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 230.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 230.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 230.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 232.590 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 235.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.491 seconds; current allocated memory: 236.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 237.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.933 seconds; current allocated memory: 238.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 240.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.159 seconds; current allocated memory: 242.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.218 seconds; current allocated memory: 247.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.917 seconds; current allocated memory: 247.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 248.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.025 seconds; current allocated memory: 251.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 266.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.016 seconds; current allocated memory: 267.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 269.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 269.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 269.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 270.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.227 seconds; current allocated memory: 271.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.505 seconds; current allocated memory: 272.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 273.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.799 seconds; current allocated memory: 277.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.132 seconds; current allocated memory: 279.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.369 seconds; current allocated memory: 283.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.184 seconds; current allocated memory: 288.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.925 seconds; current allocated memory: 290.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.401 seconds; current allocated memory: 295.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c6D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c6D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc5D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.502 seconds; current allocated memory: 298.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.811 seconds; current allocated memory: 299.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2uc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2udaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAddE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 300.658 MB.
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_bkb_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_Aem_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s0iy_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s1iI_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbQq_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s2iS_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s3i2_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bVr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bWr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbXr_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbYs_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc5D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cLz_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cMA_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c7D_U(start_for_SMM_1u_c7D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uc8D_U(start_for_pool_2uc8D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c9D_U(start_for_SMM_1u_c9D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udaE_U(start_for_pool_2udaE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8dbE_U(start_for_FC_1u_8dbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dcE_U(start_for_FC_1u_5dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAddE_U(start_for_AXI_DMAddE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 421.914 ; gain = 336.793
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 85.561 seconds; peak allocated memory: 300.658 MB.
==============================================================
File generated on Sat Aug 01 10:23:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.820 ; gain = 19.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.820 ; gain = 19.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.344 ; gain = 29.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.168 ; gain = 32.473
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 163.359 ; gain = 78.664
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 278.031 ; gain = 193.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.851 seconds; current allocated memory: 229.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 230.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 230.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 230.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 232.591 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 235.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.502 seconds; current allocated memory: 236.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 237.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.952 seconds; current allocated memory: 238.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 240.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.183 seconds; current allocated memory: 242.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 247.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.908 seconds; current allocated memory: 247.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 248.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.018 seconds; current allocated memory: 251.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 266.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.028 seconds; current allocated memory: 267.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 269.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 269.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 269.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 270.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.351 seconds; current allocated memory: 271.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.552 seconds; current allocated memory: 272.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 273.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 277.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.181 seconds; current allocated memory: 279.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 283.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.202 seconds; current allocated memory: 288.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.051 seconds; current allocated memory: 290.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.469 seconds; current allocated memory: 295.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c6D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c6D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc5D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.509 seconds; current allocated memory: 298.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.829 seconds; current allocated memory: 299.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2uc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2udaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAddE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 300.653 MB.
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_bkb_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_Aem_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s0iy_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s1iI_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbQq_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s3i2_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bVr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bWr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbXr_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbYs_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc5D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cLz_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cMA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c7D_U(start_for_SMM_1u_c7D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uc8D_U(start_for_pool_2uc8D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c9D_U(start_for_SMM_1u_c9D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udaE_U(start_for_pool_2udaE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8dbE_U(start_for_FC_1u_8dbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dcE_U(start_for_FC_1u_5dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAddE_U(start_for_AXI_DMAddE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:26 . Memory (MB): peak = 421.938 ; gain = 337.242
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 86.304 seconds; peak allocated memory: 300.653 MB.
==============================================================
File generated on Sat Aug 01 10:27:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.773 ; gain = 18.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.773 ; gain = 18.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 114.504 ; gain = 29.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 117.520 ; gain = 32.586
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 164.473 ; gain = 79.539
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 277.664 ; gain = 192.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.057 seconds; current allocated memory: 229.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 230.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 230.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 230.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.226 seconds; current allocated memory: 232.590 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 235.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.488 seconds; current allocated memory: 236.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 237.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 238.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 240.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.158 seconds; current allocated memory: 242.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 247.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.895 seconds; current allocated memory: 247.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 248.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.014 seconds; current allocated memory: 251.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.132 seconds; current allocated memory: 266.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.039 seconds; current allocated memory: 267.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 269.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.053 seconds; current allocated memory: 269.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 269.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 270.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 271.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.514 seconds; current allocated memory: 272.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 273.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.781 seconds; current allocated memory: 277.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.095 seconds; current allocated memory: 279.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.369 seconds; current allocated memory: 283.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 288.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.855 seconds; current allocated memory: 290.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.534 seconds; current allocated memory: 295.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c6D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c6D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc5D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.582 seconds; current allocated memory: 298.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.839 seconds; current allocated memory: 299.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2uc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2udaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAddE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 300.693 MB.
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_bkb_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_Aem_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s0iy_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s1iI_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbQq_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s3i2_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bVr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bWr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbXr_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbYs_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc5D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cLz_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cMA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c7D_U(start_for_SMM_1u_c7D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uc8D_U(start_for_pool_2uc8D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c9D_U(start_for_SMM_1u_c9D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udaE_U(start_for_pool_2udaE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8dbE_U(start_for_FC_1u_8dbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dcE_U(start_for_FC_1u_5dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAddE_U(start_for_AXI_DMAddE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:25 . Memory (MB): peak = 420.855 ; gain = 335.922
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 85.548 seconds; peak allocated memory: 300.693 MB.
==============================================================
File generated on Sat Aug 01 10:33:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper/LeNet_wrapper.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: LeNet_wrapper/LeNet_wrapper.cpp:14:23
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file LeNet_wrapper/LeNet_wrapper.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.938 ; gain = 18.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.938 ; gain = 18.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.578 ; gain = 29.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.758 ; gain = 32.375
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 500u, 50u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 800u, 500u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (LeNet_wrapper/../hw_library/fully_connected.h:124) in function 'FC<1u, 500u, 10u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 50u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 50u, 8u>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/pool.h:129) in function 'pool<2u, 20u, 24u>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:135) in function 'pool<2u, 20u, 24u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L3' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126) in function 'SMM<1u, 25u, 20u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:138) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:143) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:148) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:166) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 800u, 500u>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'L4' (LeNet_wrapper/../hw_library/fully_connected.h:126) in function 'FC<1u, 500u, 10u>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 2 with a block factor 25.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 2 with a block factor 10.
INFO: [XFORM 203-712] Applying dataflow to function 'lenet', detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149:6) to (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160:4) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 50u, 8u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool<2u, 20u, 24u>' (LeNet_wrapper/../hw_library/pool.h:72:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19:32)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (LeNet_wrapper/../hw_library/fully_connected.h:16:32)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (LeNet_wrapper/../hw_library/fully_connected.h:17:32)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (LeNet_wrapper/../hw_library/axi_dma_slave.h:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (LeNet_wrapper/../hw_library/axi_dma_master.h:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 163.734 ; gain = 78.352
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 50u, 8u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 50u, 8u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1.1.1' (LeNet_wrapper/../hw_library/pool.h:149:31) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.1.1' (LeNet_wrapper/../hw_library/pool.h:147:30) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (LeNet_wrapper/../hw_library/pool.h:146:29) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.2' (LeNet_wrapper/../hw_library/pool.h:172:33) in function 'pool<2u, 20u, 24u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (LeNet_wrapper/../hw_library/pool.h:145:28) in function 'pool<2u, 20u, 24u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/pool.h:144:32) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124:7) in function 'SMM<1u, 500u, 50u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 500u, 50u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 500u, 50u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80:15) in function 'SMM<1u, 25u, 20u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122:6) in function 'SMM<1u, 25u, 20u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98:22) in function 'SMM<1u, 25u, 20u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 800u, 500u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 800u, 500u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 800u, 500u>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (LeNet_wrapper/../hw_library/fully_connected.h:78:15) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (LeNet_wrapper/../hw_library/fully_connected.h:122:7) in function 'FC<1u, 500u, 10u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L1' (LeNet_wrapper/../hw_library/fully_connected.h:120:6) in function 'FC<1u, 500u, 10u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (LeNet_wrapper/../hw_library/fully_connected.h:96:22) in function 'FC<1u, 500u, 10u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [XFORM 203-631] Renaming function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG.1' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 278.676 ; gain = 193.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG.1' to 'SCIG_1'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110) on 'alloca' operation ('IFMPadDimSqrt', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.49 seconds; current allocated memory: 229.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 230.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 230.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 230.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.235 seconds; current allocated memory: 232.590 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 235.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_20u_24u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.563 seconds; current allocated memory: 236.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 237.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('inElem_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 and 'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134.
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
WARNING: [SCHED 204-68] The II Violation in module 'SCIG': Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) and fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.001 seconds; current allocated memory: 238.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inElem_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 240.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.172 seconds; current allocated memory: 242.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 247.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_2u_50u_8u_s': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 and 'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.946 seconds; current allocated memory: 247.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 248.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.084 seconds; current allocated memory: 251.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 266.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (10.6231ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.036 seconds; current allocated memory: 267.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 269.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 269.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 269.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 270.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.283 seconds; current allocated memory: 271.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 272.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_1'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 273.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_0' to 'SMM_1u_25u_20u_s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_1' to 'SMM_1u_25u_20u_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_2' to 'SMM_1u_25u_20u_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_3' to 'SMM_1u_25u_20u_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_4' to 'SMM_1u_25u_20u_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_5' to 'SMM_1u_25u_20u_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_6' to 'SMM_1u_25u_20u_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_7' to 'SMM_1u_25u_20u_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_8' to 'SMM_1u_25u_20u_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_9' to 'SMM_1u_25u_20u_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_10' to 'SMM_1u_25u_20u_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_11' to 'SMM_1u_25u_20u_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_12' to 'SMM_1u_25u_20u_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_13' to 'SMM_1u_25u_20u_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_14' to 'SMM_1u_25u_20u_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_15' to 'SMM_1u_25u_20u_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_16' to 'SMM_1u_25u_20u_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_17' to 'SMM_1u_25u_20u_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_18' to 'SMM_1u_25u_20u_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_19' to 'SMM_1u_25u_20u_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_20' to 'SMM_1u_25u_20u_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_21' to 'SMM_1u_25u_20u_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_22' to 'SMM_1u_25u_20u_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_23' to 'SMM_1u_25u_20u_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_B_V_2_24' to 'SMM_1u_25u_20u_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_0' to 'SMM_1u_25u_20u_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_1' to 'SMM_1u_25u_20u_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_2' to 'SMM_1u_25u_20u_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_3' to 'SMM_1u_25u_20u_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_4' to 'SMM_1u_25u_20u_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_5' to 'SMM_1u_25u_20u_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_6' to 'SMM_1u_25u_20u_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_7' to 'SMM_1u_25u_20u_s_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_8' to 'SMM_1u_25u_20u_s_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_9' to 'SMM_1u_25u_20u_s_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_10' to 'SMM_1u_25u_20u_s_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_11' to 'SMM_1u_25u_20u_s_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_12' to 'SMM_1u_25u_20u_s_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_13' to 'SMM_1u_25u_20u_s_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_14' to 'SMM_1u_25u_20u_s_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_15' to 'SMM_1u_25u_20u_s_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_16' to 'SMM_1u_25u_20u_s_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_17' to 'SMM_1u_25u_20u_s_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_18' to 'SMM_1u_25u_20u_s_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_19' to 'SMM_1u_25u_20u_s_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_20' to 'SMM_1u_25u_20u_s_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_21' to 'SMM_1u_25u_20u_s_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_22' to 'SMM_1u_25u_20u_s_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_23' to 'SMM_1u_25u_20u_s_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_A_V_2_24' to 'SMM_1u_25u_20u_s_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_20ns_20_1_1' to 'lenet_mac_muladd_Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mux_255_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.821 seconds; current allocated memory: 277.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_buf' to 'pool_2u_20u_24u_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_20u_24u_s_acc' to 'pool_2u_20u_24u_s1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.152 seconds; current allocated memory: 279.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG'.
INFO: [HLS 200-111]  Elapsed time: 1.421 seconds; current allocated memory: 283.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_0' to 'SMM_1u_500u_50u_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_0' to 'SMM_1u_500u_50u_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_1' to 'SMM_1u_500u_50u_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_1' to 'SMM_1u_500u_50u_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_2' to 'SMM_1u_500u_50u_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_2' to 'SMM_1u_500u_50u_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_3' to 'SMM_1u_500u_50u_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_3' to 'SMM_1u_500u_50u_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_4' to 'SMM_1u_500u_50u_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_4' to 'SMM_1u_500u_50u_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_5' to 'SMM_1u_500u_50u_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_5' to 'SMM_1u_500u_50u_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_6' to 'SMM_1u_500u_50u_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_6' to 'SMM_1u_500u_50u_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_7' to 'SMM_1u_500u_50u_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_7' to 'SMM_1u_500u_50u_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_8' to 'SMM_1u_500u_50u_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_8' to 'SMM_1u_500u_50u_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_9' to 'SMM_1u_500u_50u_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_9' to 'SMM_1u_500u_50u_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_10' to 'SMM_1u_500u_50u_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_10' to 'SMM_1u_500u_50u_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_11' to 'SMM_1u_500u_50u_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_11' to 'SMM_1u_500u_50u_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_12' to 'SMM_1u_500u_50u_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_12' to 'SMM_1u_500u_50u_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_13' to 'SMM_1u_500u_50u_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_13' to 'SMM_1u_500u_50u_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_14' to 'SMM_1u_500u_50u_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_14' to 'SMM_1u_500u_50u_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_15' to 'SMM_1u_500u_50u_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_15' to 'SMM_1u_500u_50u_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_16' to 'SMM_1u_500u_50u_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_16' to 'SMM_1u_500u_50u_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_17' to 'SMM_1u_500u_50u_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_17' to 'SMM_1u_500u_50u_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_18' to 'SMM_1u_500u_50u_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_18' to 'SMM_1u_500u_50u_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_19' to 'SMM_1u_500u_50u_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_19' to 'SMM_1u_500u_50u_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_20' to 'SMM_1u_500u_50u_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_20' to 'SMM_1u_500u_50u_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_21' to 'SMM_1u_500u_50u_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_21' to 'SMM_1u_500u_50u_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_22' to 'SMM_1u_500u_50u_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_22' to 'SMM_1u_500u_50u_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_23' to 'SMM_1u_500u_50u_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_23' to 'SMM_1u_500u_50u_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_A_V_3_24' to 'SMM_1u_500u_50u_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_B_V_3_24' to 'SMM_1u_500u_50u_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_6ns_9_13_1' to 'lenet_urem_9ns_6nbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_16s_17_1_1' to 'lenet_mac_muladd_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_8s_17s_17_1_1' to 'lenet_mac_muladd_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_9ns_11ns_20_1_1' to 'lenet_mul_mul_9nsbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mul_mul_11ns_9ns_20_1_1' to 'lenet_mul_mul_11nbUr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_6nbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.148 seconds; current allocated memory: 288.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_buf' to 'pool_2u_50u_8u_s_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_2u_50u_8u_s_acc' to 'pool_2u_50u_8u_s_bWr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.861 seconds; current allocated memory: 290.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_0' to 'FC_1u_800u_500u_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_0' to 'FC_1u_800u_500u_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_1' to 'FC_1u_800u_500u_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_1' to 'FC_1u_800u_500u_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_2' to 'FC_1u_800u_500u_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_2' to 'FC_1u_800u_500u_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_3' to 'FC_1u_800u_500u_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_3' to 'FC_1u_800u_500u_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_4' to 'FC_1u_800u_500u_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_4' to 'FC_1u_800u_500u_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_5' to 'FC_1u_800u_500u_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_5' to 'FC_1u_800u_500u_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_6' to 'FC_1u_800u_500u_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_6' to 'FC_1u_800u_500u_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_7' to 'FC_1u_800u_500u_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_7' to 'FC_1u_800u_500u_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_8' to 'FC_1u_800u_500u_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_8' to 'FC_1u_800u_500u_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_9' to 'FC_1u_800u_500u_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_9' to 'FC_1u_800u_500u_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_10' to 'FC_1u_800u_500u_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_10' to 'FC_1u_800u_500u_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_11' to 'FC_1u_800u_500u_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_11' to 'FC_1u_800u_500u_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_12' to 'FC_1u_800u_500u_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_12' to 'FC_1u_800u_500u_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_13' to 'FC_1u_800u_500u_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_13' to 'FC_1u_800u_500u_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_14' to 'FC_1u_800u_500u_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_14' to 'FC_1u_800u_500u_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_15' to 'FC_1u_800u_500u_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_15' to 'FC_1u_800u_500u_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_16' to 'FC_1u_800u_500u_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_16' to 'FC_1u_800u_500u_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_17' to 'FC_1u_800u_500u_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_17' to 'FC_1u_800u_500u_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_18' to 'FC_1u_800u_500u_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_18' to 'FC_1u_800u_500u_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_19' to 'FC_1u_800u_500u_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_19' to 'FC_1u_800u_500u_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_20' to 'FC_1u_800u_500u_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_20' to 'FC_1u_800u_500u_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_21' to 'FC_1u_800u_500u_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_21' to 'FC_1u_800u_500u_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_22' to 'FC_1u_800u_500u_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_22' to 'FC_1u_800u_500u_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_23' to 'FC_1u_800u_500u_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_23' to 'FC_1u_800u_500u_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_A_V_1_24' to 'FC_1u_800u_500u_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_B_V_1_24' to 'FC_1u_800u_500u_scKz' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.419 seconds; current allocated memory: 295.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_ROW_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_0' to 'FC_1u_500u_10u_s_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_0' to 'FC_1u_500u_10u_s_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_196' to 'FC_1u_500u_10u_s_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_199' to 'FC_1u_500u_10u_s_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_297' to 'FC_1u_500u_10u_s_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_2100' to 'FC_1u_500u_10u_s_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_398' to 'FC_1u_500u_10u_s_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_3101' to 'FC_1u_500u_10u_s_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_4' to 'FC_1u_500u_10u_s_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_4' to 'FC_1u_500u_10u_s_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_5' to 'FC_1u_500u_10u_s_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_5' to 'FC_1u_500u_10u_s_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_6' to 'FC_1u_500u_10u_s_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_6' to 'FC_1u_500u_10u_s_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_7' to 'FC_1u_500u_10u_s_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_7' to 'FC_1u_500u_10u_s_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_8' to 'FC_1u_500u_10u_s_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_8' to 'FC_1u_500u_10u_s_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_A_V_9' to 'FC_1u_500u_10u_s_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_B_V_9' to 'FC_1u_500u_10u_s_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_urem_9ns_7ns_9_13_1' to 'lenet_urem_9ns_7nc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_7ns_10s_6ns_10_1_1' to 'lenet_mac_muladd_c6D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bRq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_bSr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_c6D': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_11nbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mul_mul_9nsbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_urem_9ns_7nc5D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 3.656 seconds; current allocated memory: 298.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111]  Elapsed time: 1.853 seconds; current allocated memory: 299.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_stream_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_25u_20u_U0' to 'start_for_SMM_1u_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_20u_24u_U0' to 'start_for_pool_2uc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SMM_1u_500u_50u_U0' to 'start_for_SMM_1u_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pool_2u_50u_8u_U0' to 'start_for_pool_2udaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_800u_500u_U0' to 'start_for_FC_1u_8dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1u_500u_10u_U0' to 'start_for_FC_1u_5dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAddE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 300.653 MB.
INFO: [RTMG 210-278] Implementing memory 'SCIG_1_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_bkb_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_25u_20u_s_Aem_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s0iy_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_20u_24u_s1iI_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SCIG_inElem_V_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_6nbQq_div'
INFO: [RTMG 210-278] Implementing memory 'SMM_1u_500u_50u_s3i2_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bVr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'pool_2u_50u_8u_s_bWr_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbXr_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_800u_500u_sbYs_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_urem_9ns_7nc5D_div'
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cLz_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1u_500u_10u_s_cMA_ram (RAM_S2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_V_V_U(fifo_w32_d50_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_1_U0_U(start_for_SCIG_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c7D_U(start_for_SMM_1u_c7D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2uc8D_U(start_for_pool_2uc8D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_U0_U(start_for_SCIG_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_c9D_U(start_for_SMM_1u_c9D)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2udaE_U(start_for_pool_2udaE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_8dbE_U(start_for_FC_1u_8dbE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_5dcE_U(start_for_FC_1u_5dcE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAddE_U(start_for_AXI_DMAddE)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:26 . Memory (MB): peak = 421.895 ; gain = 336.512
INFO: [SYSC 207-301] Generating SystemC RTL for lenet.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 86.418 seconds; peak allocated memory: 300.653 MB.
==============================================================
File generated on Sat Aug 01 10:43:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
