module ADD16(s,co,A,B,ci);
input [15:0] A,B;
input  ci;
output co;
output [15:0] s;
wire [3:0] w;
ADD4 u1([3:0] s,w[0],[3:0] A,[3:0] B,ci);
ADD4 u2([7:4] s,w[1],[7:4] A,[7:4] B,w[0]);
ADD4 u3([11:8] s,w[2],[11:8] A,[11:8] B,w[1]);
ADD4 u4([15:12] s,co,[15:12] A,[15:12] B,w[2]);
endmodule
module ADD16_tb;
  wire [15:0] s;
  wire co;
  reg  [15:0] A,B;
  reg   ci;
  ADD16 i_ADD16(s,co,A,B,ci);
  initial 
  begin
   $monitor("At time %0t - s=%b  , co=%b , A=%b , B=%b, ci=%b",$time,s,co,A,B,ci);
  A=16'b0000000000000000;
  B=16'b0000000000000000;
  ci=1'b1;
end
 always #5  A=$random;
 always #10 B=$random;
 always #15 ci=~ci; 
  initial #2000 $finish;
endmodule 