#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 14 12:47:03 2023
# Process ID: 13948
# Current directory: D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/synth_1
# Command line: vivado.exe -log keyboard_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source keyboard_driver.tcl
# Log file: D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/synth_1/keyboard_driver.vds
# Journal file: D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/synth_1\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
source keyboard_driver.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 432.242 ; gain = 164.949
Command: read_checkpoint -auto_incremental -incremental {D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/utils_1/imports/synth_1/keyboard_driver.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/utils_1/imports/synth_1/keyboard_driver.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top keyboard_driver -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14364
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/keyboard_driver.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.523 ; gain = 411.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'keyboard_driver' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/keyboard_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'ps2_rx' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/ps2_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/ps2_rx.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ps2_rx' (0#1) [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/ps2_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'scanToAscii' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/scanToAscii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'scanToAscii' (0#1) [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/scanToAscii.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/Memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'Screen_Memory' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/Screen_Memory.v:22]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'display.mem'; please make sure the file is added to project and has read permission, ignoring [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/Screen_Memory.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Screen_Memory' (0#1) [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/Screen_Memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/RAM.v:24]
INFO: [Synth 8-3876] $readmem data file 'ram.mem' is read successfully [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/RAM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/RAM.v:24]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/ROM.v:21]
INFO: [Synth 8-3876] $readmem data file 'os.mem' is read successfully [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/ROM.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/ROM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/Memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_driver' (0#1) [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/keyboard_driver.v:23]
WARNING: [Synth 8-6014] Unused sequential element dample_reg was removed.  [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/Memory.v:73]
WARNING: [Synth 8-3848] Net clk in module/entity keyboard_driver does not have driver. [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/sources_1/new/keyboard_driver.v:85]
WARNING: [Synth 8-3917] design keyboard_driver has port led[2] driven by constant 0
WARNING: [Synth 8-7129] Port clock in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port byteRead in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module Screen_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module Screen_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[16] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ps2_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ps2_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_en in module ps2_rx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.742 ; gain = 543.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.742 ; gain = 543.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.742 ; gain = 543.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1384.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc]
WARNING: [Vivado 12-507] No nets matched 'ps2c_IBUF'. [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/keyboard_driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/keyboard_driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1487.871 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	              75K Bit	(2400 X 32 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design keyboard_driver has port led[2] driven by constant 0
WARNING: [Synth 8-7129] Port displayAddr[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[16] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ps2_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ps2_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_en in module ps2_rx is either unconnected or has no load
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "keyboard_driver/my_mem_unit/ram/byte_write[1].RAM_reg"
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "keyboard_driver/my_mem_unit/disMem/memory_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "keyboard_driver/my_mem_unit/disMem/memory_reg",trying to implement using LUTRAM
WARNING: [Synth 8-3332] Sequential element (my_mem_unit/ram/byte_write[1].RAM_reg_mux_sel_b_pos_3) is unused and will be removed from module keyboard_driver.
WARNING: [Synth 8-3332] Sequential element (my_mem_unit/ram/byte_write[1].RAM_reg_mux_sel_b_pos_2) is unused and will be removed from module keyboard_driver.
WARNING: [Synth 8-3332] Sequential element (my_mem_unit/ram/byte_write[1].RAM_reg_mux_sel_b_pos_1) is unused and will be removed from module keyboard_driver.
WARNING: [Synth 8-3332] Sequential element (my_mem_unit/ram/byte_write[1].RAM_reg_mux_sel_b_pos_0) is unused and will be removed from module keyboard_driver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|scanToAscii | ascii_code | 128x7         | LUT            | 
|scanToAscii | ascii_code | 128x7         | LUT            | 
|ROM         | ROM        | 32768x1       | LUT            | 
|scanToAscii | ascii_code | 128x7         | LUT            | 
|Memory      | p_0_out    | 32768x1       | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|keyboard_driver | my_mem_unit/ram/byte_write[1].RAM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+----------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|keyboard_driver | my_mem_unit/ram/byte_write[1].RAM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+----------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance my_mem_unit/ram/byte_write[1].RAM_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |RAMB36E1 |     1|
|3     |FDRE     |     1|
|4     |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 1487.871 ; gain = 543.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1487.871 ; gain = 646.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c50cbd74
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 58 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1487.871 ; gain = 1028.203
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/synth_1/keyboard_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file keyboard_driver_utilization_synth.rpt -pb keyboard_driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 12:48:12 2023...
