# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/Ps2Interface.vhd" \

# Do not sort compile order
nosort
