#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5578c7d846f0 .scope module, "ALU" "ALU" 2 42;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_i";
    .port_info 1 /INPUT 16 "y_i";
    .port_info 2 /INPUT 1 "zx_i";
    .port_info 3 /INPUT 1 "nx_i";
    .port_info 4 /INPUT 1 "zy_i";
    .port_info 5 /INPUT 1 "ny_i";
    .port_info 6 /INPUT 1 "f_i";
    .port_info 7 /INPUT 1 "no_i";
    .port_info 8 /OUTPUT 16 "out_o";
    .port_info 9 /OUTPUT 1 "zr_o";
    .port_info 10 /OUTPUT 1 "ng_o";
L_0x5578c7de4990 .functor BUFZ 16, L_0x5578c7dff920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5578c7dffb80 .functor NOT 1, L_0x5578c7dffa50, C4<0>, C4<0>, C4<0>;
v0x5578c7dad050_0 .net *"_ivl_11", 0 0, L_0x5578c7dffbf0;  1 drivers
L_0x7f87e95b70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5578c7dad150_0 .net/2u *"_ivl_12", 0 0, L_0x7f87e95b70a8;  1 drivers
L_0x7f87e95b70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7dad230_0 .net/2u *"_ivl_14", 0 0, L_0x7f87e95b70f0;  1 drivers
v0x5578c7dad2f0_0 .net *"_ivl_7", 0 0, L_0x5578c7dffa50;  1 drivers
v0x5578c7dad3b0_0 .net "and_tmp", 15 0, L_0x5578c7dff5f0;  1 drivers
o0x7f87e985b1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dad510_0 .net "f_i", 0 0, o0x7f87e985b1e8;  0 drivers
v0x5578c7dad5b0_0 .net "ng_o", 0 0, L_0x5578c7dffc90;  1 drivers
o0x7f87e9854108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dad650_0 .net "no_i", 0 0, o0x7f87e9854108;  0 drivers
v0x5578c7dad6f0_0 .net "notout_tmp", 15 0, L_0x5578c7dff8b0;  1 drivers
v0x5578c7dad840_0 .net "notx_tmp", 15 0, L_0x5578c7df4cc0;  1 drivers
v0x5578c7dad950_0 .net "noty_tmp", 15 0, L_0x5578c7df5130;  1 drivers
o0x7f87e9854438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dada60_0 .net "nx_i", 0 0, o0x7f87e9854438;  0 drivers
o0x7f87e9854768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dadb00_0 .net "ny_i", 0 0, o0x7f87e9854768;  0 drivers
v0x5578c7dadba0_0 .net "out_buf", 15 0, L_0x5578c7dff920;  1 drivers
v0x5578c7dadc40_0 .net "out_o", 15 0, L_0x5578c7de4990;  1 drivers
v0x5578c7dadce0_0 .net "out_tmp", 15 0, L_0x5578c7dff660;  1 drivers
v0x5578c7dadda0_0 .net "sum_tmp", 15 0, L_0x5578c7dfece0;  1 drivers
o0x7f87e98541f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7dadeb0_0 .net "x_i", 15 0, o0x7f87e98541f8;  0 drivers
v0x5578c7dadf70_0 .net "x_tmp", 15 0, L_0x5578c7df4d70;  1 drivers
o0x7f87e9854528 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7dae010_0 .net "y_i", 15 0, o0x7f87e9854528;  0 drivers
v0x5578c7dae0d0_0 .net "y_tmp", 15 0, L_0x5578c7df51c0;  1 drivers
v0x5578c7dae170_0 .net "zr_o", 0 0, L_0x5578c7dffb80;  1 drivers
o0x7f87e9854288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dae230_0 .net "zx_i", 0 0, o0x7f87e9854288;  0 drivers
v0x5578c7dae300_0 .net "zx_tmp", 15 0, L_0x5578c7de4a80;  1 drivers
o0x7f87e98545b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dae3a0_0 .net "zy_i", 0 0, o0x7f87e98545b8;  0 drivers
v0x5578c7dae470_0 .net "zy_tmp", 15 0, L_0x5578c7df4f70;  1 drivers
L_0x5578c7dffa50 .reduce/or L_0x5578c7dff920;
L_0x5578c7dffbf0 .part L_0x5578c7dff920, 15, 1;
L_0x5578c7dffc90 .functor MUXZ 1, L_0x7f87e95b70f0, L_0x7f87e95b70a8, L_0x5578c7dffbf0, C4<>;
S_0x5578c7d57150 .scope module, "u10_Not16" "Not16" 2 85, 3 10 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in_i";
    .port_info 1 /OUTPUT 16 "out_o";
L_0x5578c7dff8b0 .functor NOT 16, L_0x5578c7dff660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5578c7c494b0_0 .net "in_i", 15 0, L_0x5578c7dff660;  alias, 1 drivers
v0x5578c7c516d0_0 .net "out_o", 15 0, L_0x5578c7dff8b0;  alias, 1 drivers
S_0x5578c7d553d0 .scope module, "u11_Mux16" "Mux16" 2 86, 4 12 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 16 "out_o";
v0x5578c7c62160_0 .net "a_i", 15 0, L_0x5578c7dff660;  alias, 1 drivers
v0x5578c7c40bd0_0 .net "b_i", 15 0, L_0x5578c7dff8b0;  alias, 1 drivers
v0x5578c7c614a0_0 .net "out_o", 15 0, L_0x5578c7dff920;  alias, 1 drivers
v0x5578c7d47bd0_0 .net "sel_i", 0 0, o0x7f87e9854108;  alias, 0 drivers
L_0x5578c7dff920 .functor MUXZ 16, L_0x5578c7dff660, L_0x5578c7dff8b0, o0x7f87e9854108, C4<>;
S_0x5578c7d53a80 .scope module, "u1_Mux16" "Mux16" 2 70, 4 12 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 16 "out_o";
v0x5578c7d85600_0 .net "a_i", 15 0, o0x7f87e98541f8;  alias, 0 drivers
L_0x7f87e95b7018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5578c7d35b60_0 .net "b_i", 15 0, L_0x7f87e95b7018;  1 drivers
v0x5578c7d32f20_0 .net "out_o", 15 0, L_0x5578c7de4a80;  alias, 1 drivers
v0x5578c7d30bc0_0 .net "sel_i", 0 0, o0x7f87e9854288;  alias, 0 drivers
L_0x5578c7de4a80 .functor MUXZ 16, o0x7f87e98541f8, L_0x7f87e95b7018, o0x7f87e9854288, C4<>;
S_0x5578c7d52130 .scope module, "u2_Not16" "Not16" 2 71, 3 10 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in_i";
    .port_info 1 /OUTPUT 16 "out_o";
L_0x5578c7df4cc0 .functor NOT 16, L_0x5578c7de4a80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5578c7d30300_0 .net "in_i", 15 0, L_0x5578c7de4a80;  alias, 1 drivers
v0x5578c7d20320_0 .net "out_o", 15 0, L_0x5578c7df4cc0;  alias, 1 drivers
S_0x5578c7d507e0 .scope module, "u3_Mux16" "Mux16" 2 72, 4 12 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 16 "out_o";
v0x5578c7d2dff0_0 .net "a_i", 15 0, L_0x5578c7de4a80;  alias, 1 drivers
v0x5578c7d2d6e0_0 .net "b_i", 15 0, L_0x5578c7df4cc0;  alias, 1 drivers
v0x5578c7d2d7a0_0 .net "out_o", 15 0, L_0x5578c7df4d70;  alias, 1 drivers
v0x5578c7d2b380_0 .net "sel_i", 0 0, o0x7f87e9854438;  alias, 0 drivers
L_0x5578c7df4d70 .functor MUXZ 16, L_0x5578c7de4a80, L_0x5578c7df4cc0, o0x7f87e9854438, C4<>;
S_0x5578c7d4a680 .scope module, "u4_Mux16" "Mux16" 2 75, 4 12 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 16 "out_o";
v0x5578c7d2ab10_0 .net "a_i", 15 0, o0x7f87e9854528;  alias, 0 drivers
L_0x7f87e95b7060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5578c7d28760_0 .net "b_i", 15 0, L_0x7f87e95b7060;  1 drivers
v0x5578c7d27ea0_0 .net "out_o", 15 0, L_0x5578c7df4f70;  alias, 1 drivers
v0x5578c7d27f60_0 .net "sel_i", 0 0, o0x7f87e98545b8;  alias, 0 drivers
L_0x5578c7df4f70 .functor MUXZ 16, o0x7f87e9854528, L_0x7f87e95b7060, o0x7f87e98545b8, C4<>;
S_0x5578c7d41480 .scope module, "u5_Not16" "Not16" 2 76, 3 10 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in_i";
    .port_info 1 /OUTPUT 16 "out_o";
L_0x5578c7df5130 .functor NOT 16, L_0x5578c7df4f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5578c7d1fe40_0 .net "in_i", 15 0, L_0x5578c7df4f70;  alias, 1 drivers
v0x5578c7d25b60_0 .net "out_o", 15 0, L_0x5578c7df5130;  alias, 1 drivers
S_0x5578c7d862f0 .scope module, "u6_Mux16" "Mux16" 2 77, 4 12 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 16 "out_o";
v0x5578c7d252d0_0 .net "a_i", 15 0, L_0x5578c7df4f70;  alias, 1 drivers
v0x5578c7d22f20_0 .net "b_i", 15 0, L_0x5578c7df5130;  alias, 1 drivers
v0x5578c7d22fe0_0 .net "out_o", 15 0, L_0x5578c7df51c0;  alias, 1 drivers
v0x5578c7d488c0_0 .net "sel_i", 0 0, o0x7f87e9854768;  alias, 0 drivers
L_0x5578c7df51c0 .functor MUXZ 16, L_0x5578c7df4f70, L_0x5578c7df5130, o0x7f87e9854768, C4<>;
S_0x5578c7d76580 .scope module, "u7_Add16" "Add16" 2 80, 5 12 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /OUTPUT 16 "out_o";
v0x5578c7dac070_0 .net "a_i", 15 0, L_0x5578c7df4d70;  alias, 1 drivers
v0x5578c7dac150_0 .net "b_i", 15 0, L_0x5578c7df51c0;  alias, 1 drivers
v0x5578c7dac220_0 .net "carry", 14 0, L_0x5578c7dfdf30;  1 drivers
v0x5578c7dac2f0_0 .net "out_o", 15 0, L_0x5578c7dfece0;  alias, 1 drivers
L_0x5578c7df5690 .part L_0x5578c7df4d70, 0, 1;
L_0x5578c7df5750 .part L_0x5578c7df51c0, 0, 1;
L_0x5578c7df5f40 .part L_0x5578c7df4d70, 1, 1;
L_0x5578c7df5fe0 .part L_0x5578c7df51c0, 1, 1;
L_0x5578c7df6080 .part L_0x5578c7dfdf30, 0, 1;
L_0x5578c7df67a0 .part L_0x5578c7df4d70, 2, 1;
L_0x5578c7df6880 .part L_0x5578c7df51c0, 2, 1;
L_0x5578c7df6920 .part L_0x5578c7dfdf30, 1, 1;
L_0x5578c7df7080 .part L_0x5578c7df4d70, 3, 1;
L_0x5578c7df7230 .part L_0x5578c7df51c0, 3, 1;
L_0x5578c7df7440 .part L_0x5578c7dfdf30, 2, 1;
L_0x5578c7df7a80 .part L_0x5578c7df4d70, 4, 1;
L_0x5578c7df7b90 .part L_0x5578c7df51c0, 4, 1;
L_0x5578c7df7c30 .part L_0x5578c7dfdf30, 3, 1;
L_0x5578c7df8430 .part L_0x5578c7df4d70, 5, 1;
L_0x5578c7df84d0 .part L_0x5578c7df51c0, 5, 1;
L_0x5578c7df8600 .part L_0x5578c7dfdf30, 4, 1;
L_0x5578c7df8d60 .part L_0x5578c7df4d70, 6, 1;
L_0x5578c7df8ea0 .part L_0x5578c7df51c0, 6, 1;
L_0x5578c7df8f40 .part L_0x5578c7dfdf30, 5, 1;
L_0x5578c7df8e00 .part L_0x5578c7df4d70, 7, 1;
L_0x5578c7df96c0 .part L_0x5578c7df51c0, 7, 1;
L_0x5578c7df9820 .part L_0x5578c7dfdf30, 6, 1;
L_0x5578c7df9f80 .part L_0x5578c7df4d70, 8, 1;
L_0x5578c7dfa0f0 .part L_0x5578c7df51c0, 8, 1;
L_0x5578c7dfa190 .part L_0x5578c7dfdf30, 7, 1;
L_0x5578c7dfaa50 .part L_0x5578c7df4d70, 9, 1;
L_0x5578c7dfaaf0 .part L_0x5578c7df51c0, 9, 1;
L_0x5578c7dfac80 .part L_0x5578c7dfdf30, 8, 1;
L_0x5578c7dfb3e0 .part L_0x5578c7df4d70, 10, 1;
L_0x5578c7dfb580 .part L_0x5578c7df51c0, 10, 1;
L_0x5578c7dfb620 .part L_0x5578c7dfdf30, 9, 1;
L_0x5578c7dfbe90 .part L_0x5578c7df4d70, 11, 1;
L_0x5578c7dfc140 .part L_0x5578c7df51c0, 11, 1;
L_0x5578c7dfc510 .part L_0x5578c7dfdf30, 10, 1;
L_0x5578c7dfcb60 .part L_0x5578c7df4d70, 12, 1;
L_0x5578c7dfc3f0 .part L_0x5578c7df51c0, 12, 1;
L_0x5578c7dfcd30 .part L_0x5578c7dfdf30, 11, 1;
L_0x5578c7dfd2e0 .part L_0x5578c7df4d70, 13, 1;
L_0x5578c7dfd380 .part L_0x5578c7df51c0, 13, 1;
L_0x5578c7dfd570 .part L_0x5578c7dfdf30, 12, 1;
L_0x5578c7dfda80 .part L_0x5578c7df4d70, 14, 1;
L_0x5578c7dfdc80 .part L_0x5578c7df51c0, 14, 1;
L_0x5578c7dfdd20 .part L_0x5578c7dfdf30, 13, 1;
LS_0x5578c7dfdf30_0_0 .concat8 [ 1 1 1 1], L_0x5578c7df5470, L_0x5578c7df5e90, L_0x5578c7df66f0, L_0x5578c7df6fd0;
LS_0x5578c7dfdf30_0_4 .concat8 [ 1 1 1 1], L_0x5578c7df79d0, L_0x5578c7df8380, L_0x5578c7df8cb0, L_0x5578c7df9610;
LS_0x5578c7dfdf30_0_8 .concat8 [ 1 1 1 1], L_0x5578c7df9ed0, L_0x5578c7dfa9a0, L_0x5578c7dfb330, L_0x5578c7dfbde0;
LS_0x5578c7dfdf30_0_12 .concat8 [ 1 1 1 0], L_0x5578c7dfcab0, L_0x5578c7dfd270, L_0x5578c7dfda10;
L_0x5578c7dfdf30 .concat8 [ 4 4 4 3], LS_0x5578c7dfdf30_0_0, LS_0x5578c7dfdf30_0_4, LS_0x5578c7dfdf30_0_8, LS_0x5578c7dfdf30_0_12;
L_0x5578c7dfe5e0 .part L_0x5578c7df4d70, 15, 1;
L_0x5578c7dfe800 .part L_0x5578c7df51c0, 15, 1;
L_0x5578c7dfe8a0 .part L_0x5578c7dfdf30, 14, 1;
LS_0x5578c7dfece0_0_0 .concat8 [ 1 1 1 1], L_0x5578c7df53c0, L_0x5578c7df5b00, L_0x5578c7df6360, L_0x5578c7df6c40;
LS_0x5578c7dfece0_0_4 .concat8 [ 1 1 1 1], L_0x5578c7df7640, L_0x5578c7df7ff0, L_0x5578c7df8920, L_0x5578c7df9280;
LS_0x5578c7dfece0_0_8 .concat8 [ 1 1 1 1], L_0x5578c7df9b40, L_0x5578c7dfa610, L_0x5578c7dfafa0, L_0x5578c7dfba50;
LS_0x5578c7dfece0_0_12 .concat8 [ 1 1 1 1], L_0x5578c7dfc830, L_0x5578c7dfd070, L_0x5578c7dfd810, L_0x5578c7dfe260;
L_0x5578c7dfece0 .concat8 [ 4 4 4 4], LS_0x5578c7dfece0_0_0, LS_0x5578c7dfece0_0_4, LS_0x5578c7dfece0_0_8, LS_0x5578c7dfece0_0_12;
S_0x5578c7d73960 .scope module, "u10_FullAdder" "FullAdder" 5 30, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d44540_0 .net "a_i", 0 0, L_0x5578c7dfb3e0;  1 drivers
v0x5578c7d445e0_0 .net "b_i", 0 0, L_0x5578c7dfb580;  1 drivers
v0x5578c7d41920_0 .net "c_i", 0 0, L_0x5578c7dfb620;  1 drivers
v0x5578c7d419c0_0 .net "carry_o", 0 0, L_0x5578c7dfb330;  1 drivers
v0x5578c7d3ed00_0 .net "sum_o", 0 0, L_0x5578c7dfafa0;  1 drivers
v0x5578c7d3c0e0_0 .net "tmp_carry1", 0 0, L_0x5578c7dfae60;  1 drivers
v0x5578c7d3c180_0 .net "tmp_carry2", 0 0, L_0x5578c7dfb0e0;  1 drivers
v0x5578c7d394c0_0 .net "tmp_sum", 0 0, L_0x5578c7dfad20;  1 drivers
S_0x5578c7d70d40 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d73960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d22660_0 .net "a_i", 0 0, L_0x5578c7dfb3e0;  alias, 1 drivers
v0x5578c7d22700_0 .net "b_i", 0 0, L_0x5578c7dfb580;  alias, 1 drivers
v0x5578c7d3bc90_0 .net "carry_o", 0 0, L_0x5578c7dfae60;  alias, 1 drivers
v0x5578c7d3b380_0 .net "sum_o", 0 0, L_0x5578c7dfad20;  alias, 1 drivers
S_0x5578c7d6e120 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d70d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfae60 .functor AND 1, L_0x5578c7dfb3e0, L_0x5578c7dfb580, C4<1>, C4<1>;
v0x5578c7d437e0_0 .net "a_i", 0 0, L_0x5578c7dfb3e0;  alias, 1 drivers
v0x5578c7d40bc0_0 .net "b_i", 0 0, L_0x5578c7dfb580;  alias, 1 drivers
v0x5578c7d40c80_0 .net "out_o", 0 0, L_0x5578c7dfae60;  alias, 1 drivers
S_0x5578c7d6b500 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d70d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfad20 .functor XOR 1, L_0x5578c7dfb3e0, L_0x5578c7dfb580, C4<0>, C4<0>;
v0x5578c7d3e860_0 .net "a_i", 0 0, L_0x5578c7dfb3e0;  alias, 1 drivers
v0x5578c7d3e920_0 .net "b_i", 0 0, L_0x5578c7dfb580;  alias, 1 drivers
v0x5578c7d3dfa0_0 .net "out_o", 0 0, L_0x5578c7dfad20;  alias, 1 drivers
S_0x5578c7d688e0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d73960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d2e490_0 .net "a_i", 0 0, L_0x5578c7dfb620;  alias, 1 drivers
v0x5578c7d2b820_0 .net "b_i", 0 0, L_0x5578c7dfad20;  alias, 1 drivers
v0x5578c7d28c00_0 .net "carry_o", 0 0, L_0x5578c7dfb0e0;  alias, 1 drivers
v0x5578c7d25fe0_0 .net "sum_o", 0 0, L_0x5578c7dfafa0;  alias, 1 drivers
S_0x5578c7d65cc0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d688e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfb0e0 .functor AND 1, L_0x5578c7dfb620, L_0x5578c7dfad20, C4<1>, C4<1>;
v0x5578c7d1ecc0_0 .net "a_i", 0 0, L_0x5578c7dfb620;  alias, 1 drivers
v0x5578c7d368a0_0 .net "b_i", 0 0, L_0x5578c7dfad20;  alias, 1 drivers
v0x5578c7d36960_0 .net "out_o", 0 0, L_0x5578c7dfb0e0;  alias, 1 drivers
S_0x5578c7d630a0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d688e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfafa0 .functor XOR 1, L_0x5578c7dfb620, L_0x5578c7dfad20, C4<0>, C4<0>;
v0x5578c7d33d20_0 .net "a_i", 0 0, L_0x5578c7dfb620;  alias, 1 drivers
v0x5578c7d31060_0 .net "b_i", 0 0, L_0x5578c7dfad20;  alias, 1 drivers
v0x5578c7d31100_0 .net "out_o", 0 0, L_0x5578c7dfafa0;  alias, 1 drivers
S_0x5578c7d60480 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d73960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfb330 .functor OR 1, L_0x5578c7dfae60, L_0x5578c7dfb0e0, C4<0>, C4<0>;
v0x5578c7d233c0_0 .net "a_i", 0 0, L_0x5578c7dfae60;  alias, 1 drivers
v0x5578c7d207a0_0 .net "b_i", 0 0, L_0x5578c7dfb0e0;  alias, 1 drivers
v0x5578c7d20860_0 .net "out_o", 0 0, L_0x5578c7dfb330;  alias, 1 drivers
S_0x5578c7d84220 .scope module, "u11_FullAdder" "FullAdder" 5 31, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d710a0_0 .net "a_i", 0 0, L_0x5578c7dfbe90;  1 drivers
v0x5578c7d33570_0 .net "b_i", 0 0, L_0x5578c7dfc140;  1 drivers
v0x5578c7d33630_0 .net "c_i", 0 0, L_0x5578c7dfc510;  1 drivers
v0x5578c7d337e0_0 .net "carry_o", 0 0, L_0x5578c7dfbde0;  1 drivers
v0x5578c7d338b0_0 .net "sum_o", 0 0, L_0x5578c7dfba50;  1 drivers
v0x5578c7d471a0_0 .net "tmp_carry1", 0 0, L_0x5578c7dfb910;  1 drivers
v0x5578c7d47240_0 .net "tmp_carry2", 0 0, L_0x5578c7dfbb90;  1 drivers
v0x5578c7d472e0_0 .net "tmp_sum", 0 0, L_0x5578c7dfb7d0;  1 drivers
S_0x5578c7d81600 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d84220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d38b50_0 .net "a_i", 0 0, L_0x5578c7dfbe90;  alias, 1 drivers
v0x5578c7d38c40_0 .net "b_i", 0 0, L_0x5578c7dfc140;  alias, 1 drivers
v0x5578c7d35f80_0 .net "carry_o", 0 0, L_0x5578c7dfb910;  alias, 1 drivers
v0x5578c7d36050_0 .net "sum_o", 0 0, L_0x5578c7dfb7d0;  alias, 1 drivers
S_0x5578c7d7e9e0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d81600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfb910 .functor AND 1, L_0x5578c7dfbe90, L_0x5578c7dfc140, C4<1>, C4<1>;
v0x5578c7d8bfb0_0 .net "a_i", 0 0, L_0x5578c7dfbe90;  alias, 1 drivers
v0x5578c7d1c460_0 .net "b_i", 0 0, L_0x5578c7dfc140;  alias, 1 drivers
v0x5578c7d1c520_0 .net "out_o", 0 0, L_0x5578c7dfb910;  alias, 1 drivers
S_0x5578c7d7bdc0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d81600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfb7d0 .functor XOR 1, L_0x5578c7dfbe90, L_0x5578c7dfc140, C4<0>, C4<0>;
v0x5578c7d5c700_0 .net "a_i", 0 0, L_0x5578c7dfbe90;  alias, 1 drivers
v0x5578c7d791a0_0 .net "b_i", 0 0, L_0x5578c7dfc140;  alias, 1 drivers
v0x5578c7d79270_0 .net "out_o", 0 0, L_0x5578c7dfb7d0;  alias, 1 drivers
S_0x5578c7d33340 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d84220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d46920_0 .net "a_i", 0 0, L_0x5578c7dfc510;  alias, 1 drivers
v0x5578c7d43bd0_0 .net "b_i", 0 0, L_0x5578c7dfb7d0;  alias, 1 drivers
v0x5578c7d43d00_0 .net "carry_o", 0 0, L_0x5578c7dfbb90;  alias, 1 drivers
v0x5578c7d40fb0_0 .net "sum_o", 0 0, L_0x5578c7dfba50;  alias, 1 drivers
S_0x5578c7d2dad0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d33340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfbb90 .functor AND 1, L_0x5578c7dfc510, L_0x5578c7dfb7d0, C4<1>, C4<1>;
v0x5578c7d2aeb0_0 .net "a_i", 0 0, L_0x5578c7dfc510;  alias, 1 drivers
v0x5578c7d2af90_0 .net "b_i", 0 0, L_0x5578c7dfb7d0;  alias, 1 drivers
v0x5578c7d28290_0 .net "out_o", 0 0, L_0x5578c7dfbb90;  alias, 1 drivers
S_0x5578c7d25670 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d33340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfba50 .functor XOR 1, L_0x5578c7dfc510, L_0x5578c7dfb7d0, C4<0>, C4<0>;
v0x5578c7d22a50_0 .net "a_i", 0 0, L_0x5578c7dfc510;  alias, 1 drivers
v0x5578c7d22b10_0 .net "b_i", 0 0, L_0x5578c7dfb7d0;  alias, 1 drivers
v0x5578c7d467f0_0 .net "out_o", 0 0, L_0x5578c7dfba50;  alias, 1 drivers
S_0x5578c7d3e390 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d84220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfbde0 .functor OR 1, L_0x5578c7dfb910, L_0x5578c7dfbb90, C4<0>, C4<0>;
v0x5578c7d3b770_0 .net "a_i", 0 0, L_0x5578c7dfb910;  alias, 1 drivers
v0x5578c7d3b880_0 .net "b_i", 0 0, L_0x5578c7dfbb90;  alias, 1 drivers
v0x5578c7d70fa0_0 .net "out_o", 0 0, L_0x5578c7dfbde0;  alias, 1 drivers
S_0x5578c7d48f30 .scope module, "u12_FullAdder" "FullAdder" 5 32, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7c62880_0 .net "a_i", 0 0, L_0x5578c7dfcb60;  1 drivers
v0x5578c7c62920_0 .net "b_i", 0 0, L_0x5578c7dfc3f0;  1 drivers
v0x5578c7c629e0_0 .net "c_i", 0 0, L_0x5578c7dfcd30;  1 drivers
v0x5578c7c62ab0_0 .net "carry_o", 0 0, L_0x5578c7dfcab0;  1 drivers
v0x5578c7c62b80_0 .net "sum_o", 0 0, L_0x5578c7dfc830;  1 drivers
v0x5578c7c3df60_0 .net "tmp_carry1", 0 0, L_0x5578c7dfc6f0;  1 drivers
v0x5578c7c3e000_0 .net "tmp_carry2", 0 0, L_0x5578c7dfc970;  1 drivers
v0x5578c7c3e0a0_0 .net "tmp_sum", 0 0, L_0x5578c7dfc5b0;  1 drivers
S_0x5578c7d84c50 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d48f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7c53cf0_0 .net "a_i", 0 0, L_0x5578c7dfcb60;  alias, 1 drivers
v0x5578c7c4f8f0_0 .net "b_i", 0 0, L_0x5578c7dfc3f0;  alias, 1 drivers
v0x5578c7c4f9e0_0 .net "carry_o", 0 0, L_0x5578c7dfc6f0;  alias, 1 drivers
v0x5578c7c4fa80_0 .net "sum_o", 0 0, L_0x5578c7dfc5b0;  alias, 1 drivers
S_0x5578c7d869d0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d84c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfc6f0 .functor AND 1, L_0x5578c7dfcb60, L_0x5578c7dfc3f0, C4<1>, C4<1>;
v0x5578c7c53a00_0 .net "a_i", 0 0, L_0x5578c7dfcb60;  alias, 1 drivers
v0x5578c7c53ae0_0 .net "b_i", 0 0, L_0x5578c7dfc3f0;  alias, 1 drivers
v0x5578c7c53ba0_0 .net "out_o", 0 0, L_0x5578c7dfc6f0;  alias, 1 drivers
S_0x5578c7c398e0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d84c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfc5b0 .functor XOR 1, L_0x5578c7dfcb60, L_0x5578c7dfc3f0, C4<0>, C4<0>;
v0x5578c7c39b10_0 .net "a_i", 0 0, L_0x5578c7dfcb60;  alias, 1 drivers
v0x5578c7c39c00_0 .net "b_i", 0 0, L_0x5578c7dfc3f0;  alias, 1 drivers
v0x5578c7c39cd0_0 .net "out_o", 0 0, L_0x5578c7dfc5b0;  alias, 1 drivers
S_0x5578c7c4fb80 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d48f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7c69210_0 .net "a_i", 0 0, L_0x5578c7dfcd30;  alias, 1 drivers
v0x5578c7c69300_0 .net "b_i", 0 0, L_0x5578c7dfc5b0;  alias, 1 drivers
v0x5578c7c69450_0 .net "carry_o", 0 0, L_0x5578c7dfc970;  alias, 1 drivers
v0x5578c7c66110_0 .net "sum_o", 0 0, L_0x5578c7dfc830;  alias, 1 drivers
S_0x5578c7c3cbe0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7c4fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfc970 .functor AND 1, L_0x5578c7dfcd30, L_0x5578c7dfc5b0, C4<1>, C4<1>;
v0x5578c7c3ce30_0 .net "a_i", 0 0, L_0x5578c7dfcd30;  alias, 1 drivers
v0x5578c7c3cf10_0 .net "b_i", 0 0, L_0x5578c7dfc5b0;  alias, 1 drivers
v0x5578c7c375a0_0 .net "out_o", 0 0, L_0x5578c7dfc970;  alias, 1 drivers
S_0x5578c7c37680 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7c4fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfc830 .functor XOR 1, L_0x5578c7dfcd30, L_0x5578c7dfc5b0, C4<0>, C4<0>;
v0x5578c7c378b0_0 .net "a_i", 0 0, L_0x5578c7dfcd30;  alias, 1 drivers
v0x5578c7c69040_0 .net "b_i", 0 0, L_0x5578c7dfc5b0;  alias, 1 drivers
v0x5578c7c690e0_0 .net "out_o", 0 0, L_0x5578c7dfc830;  alias, 1 drivers
S_0x5578c7c66210 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d48f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfcab0 .functor OR 1, L_0x5578c7dfc6f0, L_0x5578c7dfc970, C4<0>, C4<0>;
v0x5578c7c663f0_0 .net "a_i", 0 0, L_0x5578c7dfc6f0;  alias, 1 drivers
v0x5578c7c66500_0 .net "b_i", 0 0, L_0x5578c7dfc970;  alias, 1 drivers
v0x5578c7c62780_0 .net "out_o", 0 0, L_0x5578c7dfcab0;  alias, 1 drivers
S_0x5578c7c3e180 .scope module, "u13_FullAdder" "FullAdder" 5 33, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7c404b0_0 .net "a_i", 0 0, L_0x5578c7dfd2e0;  1 drivers
v0x5578c7c40550_0 .net "b_i", 0 0, L_0x5578c7dfd380;  1 drivers
v0x5578c7c40610_0 .net "c_i", 0 0, L_0x5578c7dfd570;  1 drivers
v0x5578c7c406b0_0 .net "carry_o", 0 0, L_0x5578c7dfd270;  1 drivers
v0x5578c7c40780_0 .net "sum_o", 0 0, L_0x5578c7dfd070;  1 drivers
v0x5578c7c389b0_0 .net "tmp_carry1", 0 0, L_0x5578c7d23480;  1 drivers
v0x5578c7c38a50_0 .net "tmp_carry2", 0 0, L_0x5578c7dfd170;  1 drivers
v0x5578c7c38af0_0 .net "tmp_sum", 0 0, L_0x5578c7dfc490;  1 drivers
S_0x5578c7c52280 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7c3e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7c511e0_0 .net "a_i", 0 0, L_0x5578c7dfd2e0;  alias, 1 drivers
v0x5578c7c35c80_0 .net "b_i", 0 0, L_0x5578c7dfd380;  alias, 1 drivers
v0x5578c7c35d70_0 .net "carry_o", 0 0, L_0x5578c7d23480;  alias, 1 drivers
v0x5578c7c35e10_0 .net "sum_o", 0 0, L_0x5578c7dfc490;  alias, 1 drivers
S_0x5578c7c524f0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7c52280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7d23480 .functor AND 1, L_0x5578c7dfd2e0, L_0x5578c7dfd380, C4<1>, C4<1>;
v0x5578c7c50f20_0 .net "a_i", 0 0, L_0x5578c7dfd2e0;  alias, 1 drivers
v0x5578c7c51000_0 .net "b_i", 0 0, L_0x5578c7dfd380;  alias, 1 drivers
v0x5578c7c510c0_0 .net "out_o", 0 0, L_0x5578c7d23480;  alias, 1 drivers
S_0x5578c7c3a890 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7c52280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfc490 .functor XOR 1, L_0x5578c7dfd2e0, L_0x5578c7dfd380, C4<0>, C4<0>;
v0x5578c7c3aac0_0 .net "a_i", 0 0, L_0x5578c7dfd2e0;  alias, 1 drivers
v0x5578c7c3abb0_0 .net "b_i", 0 0, L_0x5578c7dfd380;  alias, 1 drivers
v0x5578c7c3ac80_0 .net "out_o", 0 0, L_0x5578c7dfc490;  alias, 1 drivers
S_0x5578c7c35f10 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7c3e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7c415e0_0 .net "a_i", 0 0, L_0x5578c7dfd570;  alias, 1 drivers
v0x5578c7c416d0_0 .net "b_i", 0 0, L_0x5578c7dfc490;  alias, 1 drivers
v0x5578c7c41790_0 .net "carry_o", 0 0, L_0x5578c7dfd170;  alias, 1 drivers
v0x5578c7c61ac0_0 .net "sum_o", 0 0, L_0x5578c7dfd070;  alias, 1 drivers
S_0x5578c7c5e3c0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7c35f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfd170 .functor AND 1, L_0x5578c7dfd570, L_0x5578c7dfc490, C4<1>, C4<1>;
v0x5578c7c5e610_0 .net "a_i", 0 0, L_0x5578c7dfd570;  alias, 1 drivers
v0x5578c7c5e6f0_0 .net "b_i", 0 0, L_0x5578c7dfc490;  alias, 1 drivers
v0x5578c7c4a970_0 .net "out_o", 0 0, L_0x5578c7dfd170;  alias, 1 drivers
S_0x5578c7c4aa70 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7c35f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfd070 .functor XOR 1, L_0x5578c7dfd570, L_0x5578c7dfc490, C4<0>, C4<0>;
v0x5578c7c4aca0_0 .net "a_i", 0 0, L_0x5578c7dfd570;  alias, 1 drivers
v0x5578c7c41410_0 .net "b_i", 0 0, L_0x5578c7dfc490;  alias, 1 drivers
v0x5578c7c414b0_0 .net "out_o", 0 0, L_0x5578c7dfd070;  alias, 1 drivers
S_0x5578c7c61bc0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7c3e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfd270 .functor OR 1, L_0x5578c7d23480, L_0x5578c7dfd170, C4<0>, C4<0>;
v0x5578c7c61da0_0 .net "a_i", 0 0, L_0x5578c7d23480;  alias, 1 drivers
v0x5578c7c61eb0_0 .net "b_i", 0 0, L_0x5578c7dfd170;  alias, 1 drivers
v0x5578c7c403b0_0 .net "out_o", 0 0, L_0x5578c7dfd270;  alias, 1 drivers
S_0x5578c7c38bd0 .scope module, "u14_FullAdder" "FullAdder" 5 34, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d8d700_0 .net "a_i", 0 0, L_0x5578c7dfda80;  1 drivers
v0x5578c7d8d7a0_0 .net "b_i", 0 0, L_0x5578c7dfdc80;  1 drivers
v0x5578c7d8d860_0 .net "c_i", 0 0, L_0x5578c7dfdd20;  1 drivers
v0x5578c7d8d900_0 .net "carry_o", 0 0, L_0x5578c7dfda10;  1 drivers
v0x5578c7d8d9d0_0 .net "sum_o", 0 0, L_0x5578c7dfd810;  1 drivers
v0x5578c7d8db10_0 .net "tmp_carry1", 0 0, L_0x5578c7dfd710;  1 drivers
v0x5578c7d8dbb0_0 .net "tmp_carry2", 0 0, L_0x5578c7dfd910;  1 drivers
v0x5578c7d8dc50_0 .net "tmp_sum", 0 0, L_0x5578c7dfd610;  1 drivers
S_0x5578c7c34780 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7c38bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7c349f0_0 .net "a_i", 0 0, L_0x5578c7dfda80;  alias, 1 drivers
v0x5578c7c42430_0 .net "b_i", 0 0, L_0x5578c7dfdc80;  alias, 1 drivers
v0x5578c7c42520_0 .net "carry_o", 0 0, L_0x5578c7dfd710;  alias, 1 drivers
v0x5578c7c425c0_0 .net "sum_o", 0 0, L_0x5578c7dfd610;  alias, 1 drivers
S_0x5578c7c60c10 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7c34780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfd710 .functor AND 1, L_0x5578c7dfda80, L_0x5578c7dfdc80, C4<1>, C4<1>;
v0x5578c7c60e80_0 .net "a_i", 0 0, L_0x5578c7dfda80;  alias, 1 drivers
v0x5578c7c60f60_0 .net "b_i", 0 0, L_0x5578c7dfdc80;  alias, 1 drivers
v0x5578c7c61020_0 .net "out_o", 0 0, L_0x5578c7dfd710;  alias, 1 drivers
S_0x5578c7c3bb50 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7c34780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfd610 .functor XOR 1, L_0x5578c7dfda80, L_0x5578c7dfdc80, C4<0>, C4<0>;
v0x5578c7c3bd80_0 .net "a_i", 0 0, L_0x5578c7dfda80;  alias, 1 drivers
v0x5578c7c3be70_0 .net "b_i", 0 0, L_0x5578c7dfdc80;  alias, 1 drivers
v0x5578c7c3bf40_0 .net "out_o", 0 0, L_0x5578c7dfd610;  alias, 1 drivers
S_0x5578c7c426c0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7c38bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d8cdf0_0 .net "a_i", 0 0, L_0x5578c7dfdd20;  alias, 1 drivers
v0x5578c7d8cee0_0 .net "b_i", 0 0, L_0x5578c7dfd610;  alias, 1 drivers
v0x5578c7d8d030_0 .net "carry_o", 0 0, L_0x5578c7dfd910;  alias, 1 drivers
v0x5578c7d8d100_0 .net "sum_o", 0 0, L_0x5578c7dfd810;  alias, 1 drivers
S_0x5578c7d8c3e0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7c426c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfd910 .functor AND 1, L_0x5578c7dfdd20, L_0x5578c7dfd610, C4<1>, C4<1>;
v0x5578c7d8c610_0 .net "a_i", 0 0, L_0x5578c7dfdd20;  alias, 1 drivers
v0x5578c7d8c6f0_0 .net "b_i", 0 0, L_0x5578c7dfd610;  alias, 1 drivers
v0x5578c7d8c800_0 .net "out_o", 0 0, L_0x5578c7dfd910;  alias, 1 drivers
S_0x5578c7d8c900 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7c426c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfd810 .functor XOR 1, L_0x5578c7dfdd20, L_0x5578c7dfd610, C4<0>, C4<0>;
v0x5578c7d8cb30_0 .net "a_i", 0 0, L_0x5578c7dfdd20;  alias, 1 drivers
v0x5578c7d8cc20_0 .net "b_i", 0 0, L_0x5578c7dfd610;  alias, 1 drivers
v0x5578c7d8ccc0_0 .net "out_o", 0 0, L_0x5578c7dfd810;  alias, 1 drivers
S_0x5578c7d8d200 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7c38bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfda10 .functor OR 1, L_0x5578c7dfd710, L_0x5578c7dfd910, C4<0>, C4<0>;
v0x5578c7d8d3e0_0 .net "a_i", 0 0, L_0x5578c7dfd710;  alias, 1 drivers
v0x5578c7d8d4f0_0 .net "b_i", 0 0, L_0x5578c7dfd910;  alias, 1 drivers
v0x5578c7d8d600_0 .net "out_o", 0 0, L_0x5578c7dfda10;  alias, 1 drivers
S_0x5578c7d8dd30 .scope module, "u15_FullAdder" "FullAdder" 5 35, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d905b0_0 .net "a_i", 0 0, L_0x5578c7dfe5e0;  1 drivers
v0x5578c7d90650_0 .net "b_i", 0 0, L_0x5578c7dfe800;  1 drivers
v0x5578c7d90710_0 .net "c_i", 0 0, L_0x5578c7dfe8a0;  1 drivers
v0x5578c7d907b0_0 .net "carry_o", 0 0, L_0x5578c7dfe570;  1 drivers
v0x5578c7d90880_0 .net "sum_o", 0 0, L_0x5578c7dfe260;  1 drivers
v0x5578c7d909c0_0 .net "tmp_carry1", 0 0, L_0x5578c7dfe160;  1 drivers
v0x5578c7d90a60_0 .net "tmp_carry2", 0 0, L_0x5578c7dfe360;  1 drivers
v0x5578c7d90b00_0 .net "tmp_sum", 0 0, L_0x5578c7dfdfd0;  1 drivers
S_0x5578c7d8df90 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d8dd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d8ec60_0 .net "a_i", 0 0, L_0x5578c7dfe5e0;  alias, 1 drivers
v0x5578c7d8ed50_0 .net "b_i", 0 0, L_0x5578c7dfe800;  alias, 1 drivers
v0x5578c7d8ee60_0 .net "carry_o", 0 0, L_0x5578c7dfe160;  alias, 1 drivers
v0x5578c7d8ef00_0 .net "sum_o", 0 0, L_0x5578c7dfdfd0;  alias, 1 drivers
S_0x5578c7d8e200 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d8df90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfe160 .functor AND 1, L_0x5578c7dfe5e0, L_0x5578c7dfe800, C4<1>, C4<1>;
v0x5578c7d8e470_0 .net "a_i", 0 0, L_0x5578c7dfe5e0;  alias, 1 drivers
v0x5578c7d8e550_0 .net "b_i", 0 0, L_0x5578c7dfe800;  alias, 1 drivers
v0x5578c7d8e610_0 .net "out_o", 0 0, L_0x5578c7dfe160;  alias, 1 drivers
S_0x5578c7d8e760 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d8df90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfdfd0 .functor XOR 1, L_0x5578c7dfe5e0, L_0x5578c7dfe800, C4<0>, C4<0>;
v0x5578c7d8e990_0 .net "a_i", 0 0, L_0x5578c7dfe5e0;  alias, 1 drivers
v0x5578c7d8ea80_0 .net "b_i", 0 0, L_0x5578c7dfe800;  alias, 1 drivers
v0x5578c7d8eb50_0 .net "out_o", 0 0, L_0x5578c7dfdfd0;  alias, 1 drivers
S_0x5578c7d8f000 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d8dd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d8fca0_0 .net "a_i", 0 0, L_0x5578c7dfe8a0;  alias, 1 drivers
v0x5578c7d8fd90_0 .net "b_i", 0 0, L_0x5578c7dfdfd0;  alias, 1 drivers
v0x5578c7d8fee0_0 .net "carry_o", 0 0, L_0x5578c7dfe360;  alias, 1 drivers
v0x5578c7d8ffb0_0 .net "sum_o", 0 0, L_0x5578c7dfe260;  alias, 1 drivers
S_0x5578c7d8f270 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d8f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfe360 .functor AND 1, L_0x5578c7dfe8a0, L_0x5578c7dfdfd0, C4<1>, C4<1>;
v0x5578c7d8f4c0_0 .net "a_i", 0 0, L_0x5578c7dfe8a0;  alias, 1 drivers
v0x5578c7d8f5a0_0 .net "b_i", 0 0, L_0x5578c7dfdfd0;  alias, 1 drivers
v0x5578c7d8f6b0_0 .net "out_o", 0 0, L_0x5578c7dfe360;  alias, 1 drivers
S_0x5578c7d8f7b0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d8f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfe260 .functor XOR 1, L_0x5578c7dfe8a0, L_0x5578c7dfdfd0, C4<0>, C4<0>;
v0x5578c7d8f9e0_0 .net "a_i", 0 0, L_0x5578c7dfe8a0;  alias, 1 drivers
v0x5578c7d8fad0_0 .net "b_i", 0 0, L_0x5578c7dfdfd0;  alias, 1 drivers
v0x5578c7d8fb70_0 .net "out_o", 0 0, L_0x5578c7dfe260;  alias, 1 drivers
S_0x5578c7d900b0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d8dd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfe570 .functor OR 1, L_0x5578c7dfe160, L_0x5578c7dfe360, C4<0>, C4<0>;
v0x5578c7d90290_0 .net "a_i", 0 0, L_0x5578c7dfe160;  alias, 1 drivers
v0x5578c7d903a0_0 .net "b_i", 0 0, L_0x5578c7dfe360;  alias, 1 drivers
v0x5578c7d904b0_0 .net "out_o", 0 0, L_0x5578c7dfe570;  alias, 1 drivers
S_0x5578c7d90be0 .scope module, "u1_FullAdder" "FullAdder" 5 21, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d93460_0 .net "a_i", 0 0, L_0x5578c7df5f40;  1 drivers
v0x5578c7d93500_0 .net "b_i", 0 0, L_0x5578c7df5fe0;  1 drivers
v0x5578c7d935c0_0 .net "c_i", 0 0, L_0x5578c7df6080;  1 drivers
v0x5578c7d93660_0 .net "carry_o", 0 0, L_0x5578c7df5e90;  1 drivers
v0x5578c7d93730_0 .net "sum_o", 0 0, L_0x5578c7df5b00;  1 drivers
v0x5578c7d93870_0 .net "tmp_carry1", 0 0, L_0x5578c7df59c0;  1 drivers
v0x5578c7d93910_0 .net "tmp_carry2", 0 0, L_0x5578c7df5c40;  1 drivers
v0x5578c7d939b0_0 .net "tmp_sum", 0 0, L_0x5578c7df57f0;  1 drivers
S_0x5578c7d90e40 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d90be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d91b10_0 .net "a_i", 0 0, L_0x5578c7df5f40;  alias, 1 drivers
v0x5578c7d91c00_0 .net "b_i", 0 0, L_0x5578c7df5fe0;  alias, 1 drivers
v0x5578c7d91d10_0 .net "carry_o", 0 0, L_0x5578c7df59c0;  alias, 1 drivers
v0x5578c7d91db0_0 .net "sum_o", 0 0, L_0x5578c7df57f0;  alias, 1 drivers
S_0x5578c7d910b0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d90e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df59c0 .functor AND 1, L_0x5578c7df5f40, L_0x5578c7df5fe0, C4<1>, C4<1>;
v0x5578c7d91320_0 .net "a_i", 0 0, L_0x5578c7df5f40;  alias, 1 drivers
v0x5578c7d91400_0 .net "b_i", 0 0, L_0x5578c7df5fe0;  alias, 1 drivers
v0x5578c7d914c0_0 .net "out_o", 0 0, L_0x5578c7df59c0;  alias, 1 drivers
S_0x5578c7d91610 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d90e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df57f0 .functor XOR 1, L_0x5578c7df5f40, L_0x5578c7df5fe0, C4<0>, C4<0>;
v0x5578c7d91840_0 .net "a_i", 0 0, L_0x5578c7df5f40;  alias, 1 drivers
v0x5578c7d91930_0 .net "b_i", 0 0, L_0x5578c7df5fe0;  alias, 1 drivers
v0x5578c7d91a00_0 .net "out_o", 0 0, L_0x5578c7df57f0;  alias, 1 drivers
S_0x5578c7d91eb0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d90be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d92b50_0 .net "a_i", 0 0, L_0x5578c7df6080;  alias, 1 drivers
v0x5578c7d92c40_0 .net "b_i", 0 0, L_0x5578c7df57f0;  alias, 1 drivers
v0x5578c7d92d90_0 .net "carry_o", 0 0, L_0x5578c7df5c40;  alias, 1 drivers
v0x5578c7d92e60_0 .net "sum_o", 0 0, L_0x5578c7df5b00;  alias, 1 drivers
S_0x5578c7d92120 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d91eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df5c40 .functor AND 1, L_0x5578c7df6080, L_0x5578c7df57f0, C4<1>, C4<1>;
v0x5578c7d92370_0 .net "a_i", 0 0, L_0x5578c7df6080;  alias, 1 drivers
v0x5578c7d92450_0 .net "b_i", 0 0, L_0x5578c7df57f0;  alias, 1 drivers
v0x5578c7d92560_0 .net "out_o", 0 0, L_0x5578c7df5c40;  alias, 1 drivers
S_0x5578c7d92660 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d91eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df5b00 .functor XOR 1, L_0x5578c7df6080, L_0x5578c7df57f0, C4<0>, C4<0>;
v0x5578c7d92890_0 .net "a_i", 0 0, L_0x5578c7df6080;  alias, 1 drivers
v0x5578c7d92980_0 .net "b_i", 0 0, L_0x5578c7df57f0;  alias, 1 drivers
v0x5578c7d92a20_0 .net "out_o", 0 0, L_0x5578c7df5b00;  alias, 1 drivers
S_0x5578c7d92f60 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d90be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df5e90 .functor OR 1, L_0x5578c7df59c0, L_0x5578c7df5c40, C4<0>, C4<0>;
v0x5578c7d93140_0 .net "a_i", 0 0, L_0x5578c7df59c0;  alias, 1 drivers
v0x5578c7d93250_0 .net "b_i", 0 0, L_0x5578c7df5c40;  alias, 1 drivers
v0x5578c7d93360_0 .net "out_o", 0 0, L_0x5578c7df5e90;  alias, 1 drivers
S_0x5578c7d93a90 .scope module, "u2_FullAdder" "FullAdder" 5 22, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d96310_0 .net "a_i", 0 0, L_0x5578c7df67a0;  1 drivers
v0x5578c7d963b0_0 .net "b_i", 0 0, L_0x5578c7df6880;  1 drivers
v0x5578c7d96470_0 .net "c_i", 0 0, L_0x5578c7df6920;  1 drivers
v0x5578c7d96510_0 .net "carry_o", 0 0, L_0x5578c7df66f0;  1 drivers
v0x5578c7d965e0_0 .net "sum_o", 0 0, L_0x5578c7df6360;  1 drivers
v0x5578c7d96720_0 .net "tmp_carry1", 0 0, L_0x5578c7df6220;  1 drivers
v0x5578c7d967c0_0 .net "tmp_carry2", 0 0, L_0x5578c7df64a0;  1 drivers
v0x5578c7d96860_0 .net "tmp_sum", 0 0, L_0x5578c7df6120;  1 drivers
S_0x5578c7d93cf0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d93a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d949c0_0 .net "a_i", 0 0, L_0x5578c7df67a0;  alias, 1 drivers
v0x5578c7d94ab0_0 .net "b_i", 0 0, L_0x5578c7df6880;  alias, 1 drivers
v0x5578c7d94bc0_0 .net "carry_o", 0 0, L_0x5578c7df6220;  alias, 1 drivers
v0x5578c7d94c60_0 .net "sum_o", 0 0, L_0x5578c7df6120;  alias, 1 drivers
S_0x5578c7d93f60 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d93cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df6220 .functor AND 1, L_0x5578c7df67a0, L_0x5578c7df6880, C4<1>, C4<1>;
v0x5578c7d941d0_0 .net "a_i", 0 0, L_0x5578c7df67a0;  alias, 1 drivers
v0x5578c7d942b0_0 .net "b_i", 0 0, L_0x5578c7df6880;  alias, 1 drivers
v0x5578c7d94370_0 .net "out_o", 0 0, L_0x5578c7df6220;  alias, 1 drivers
S_0x5578c7d944c0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d93cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df6120 .functor XOR 1, L_0x5578c7df67a0, L_0x5578c7df6880, C4<0>, C4<0>;
v0x5578c7d946f0_0 .net "a_i", 0 0, L_0x5578c7df67a0;  alias, 1 drivers
v0x5578c7d947e0_0 .net "b_i", 0 0, L_0x5578c7df6880;  alias, 1 drivers
v0x5578c7d948b0_0 .net "out_o", 0 0, L_0x5578c7df6120;  alias, 1 drivers
S_0x5578c7d94d60 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d93a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d95a00_0 .net "a_i", 0 0, L_0x5578c7df6920;  alias, 1 drivers
v0x5578c7d95af0_0 .net "b_i", 0 0, L_0x5578c7df6120;  alias, 1 drivers
v0x5578c7d95c40_0 .net "carry_o", 0 0, L_0x5578c7df64a0;  alias, 1 drivers
v0x5578c7d95d10_0 .net "sum_o", 0 0, L_0x5578c7df6360;  alias, 1 drivers
S_0x5578c7d94fd0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d94d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df64a0 .functor AND 1, L_0x5578c7df6920, L_0x5578c7df6120, C4<1>, C4<1>;
v0x5578c7d95220_0 .net "a_i", 0 0, L_0x5578c7df6920;  alias, 1 drivers
v0x5578c7d95300_0 .net "b_i", 0 0, L_0x5578c7df6120;  alias, 1 drivers
v0x5578c7d95410_0 .net "out_o", 0 0, L_0x5578c7df64a0;  alias, 1 drivers
S_0x5578c7d95510 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d94d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df6360 .functor XOR 1, L_0x5578c7df6920, L_0x5578c7df6120, C4<0>, C4<0>;
v0x5578c7d95740_0 .net "a_i", 0 0, L_0x5578c7df6920;  alias, 1 drivers
v0x5578c7d95830_0 .net "b_i", 0 0, L_0x5578c7df6120;  alias, 1 drivers
v0x5578c7d958d0_0 .net "out_o", 0 0, L_0x5578c7df6360;  alias, 1 drivers
S_0x5578c7d95e10 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d93a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df66f0 .functor OR 1, L_0x5578c7df6220, L_0x5578c7df64a0, C4<0>, C4<0>;
v0x5578c7d95ff0_0 .net "a_i", 0 0, L_0x5578c7df6220;  alias, 1 drivers
v0x5578c7d96100_0 .net "b_i", 0 0, L_0x5578c7df64a0;  alias, 1 drivers
v0x5578c7d96210_0 .net "out_o", 0 0, L_0x5578c7df66f0;  alias, 1 drivers
S_0x5578c7d96940 .scope module, "u3_FullAdder" "FullAdder" 5 23, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d99200_0 .net "a_i", 0 0, L_0x5578c7df7080;  1 drivers
v0x5578c7d992a0_0 .net "b_i", 0 0, L_0x5578c7df7230;  1 drivers
v0x5578c7d99360_0 .net "c_i", 0 0, L_0x5578c7df7440;  1 drivers
v0x5578c7d99400_0 .net "carry_o", 0 0, L_0x5578c7df6fd0;  1 drivers
v0x5578c7d994d0_0 .net "sum_o", 0 0, L_0x5578c7df6c40;  1 drivers
v0x5578c7d99610_0 .net "tmp_carry1", 0 0, L_0x5578c7df6b00;  1 drivers
v0x5578c7d996b0_0 .net "tmp_carry2", 0 0, L_0x5578c7df6d80;  1 drivers
v0x5578c7d99750_0 .net "tmp_sum", 0 0, L_0x5578c7df69c0;  1 drivers
S_0x5578c7d96c30 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d96940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d978b0_0 .net "a_i", 0 0, L_0x5578c7df7080;  alias, 1 drivers
v0x5578c7d979a0_0 .net "b_i", 0 0, L_0x5578c7df7230;  alias, 1 drivers
v0x5578c7d97ab0_0 .net "carry_o", 0 0, L_0x5578c7df6b00;  alias, 1 drivers
v0x5578c7d97b50_0 .net "sum_o", 0 0, L_0x5578c7df69c0;  alias, 1 drivers
S_0x5578c7d96e50 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d96c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df6b00 .functor AND 1, L_0x5578c7df7080, L_0x5578c7df7230, C4<1>, C4<1>;
v0x5578c7d970c0_0 .net "a_i", 0 0, L_0x5578c7df7080;  alias, 1 drivers
v0x5578c7d971a0_0 .net "b_i", 0 0, L_0x5578c7df7230;  alias, 1 drivers
v0x5578c7d97260_0 .net "out_o", 0 0, L_0x5578c7df6b00;  alias, 1 drivers
S_0x5578c7d973b0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d96c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df69c0 .functor XOR 1, L_0x5578c7df7080, L_0x5578c7df7230, C4<0>, C4<0>;
v0x5578c7d975e0_0 .net "a_i", 0 0, L_0x5578c7df7080;  alias, 1 drivers
v0x5578c7d976d0_0 .net "b_i", 0 0, L_0x5578c7df7230;  alias, 1 drivers
v0x5578c7d977a0_0 .net "out_o", 0 0, L_0x5578c7df69c0;  alias, 1 drivers
S_0x5578c7d97c50 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d96940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d988f0_0 .net "a_i", 0 0, L_0x5578c7df7440;  alias, 1 drivers
v0x5578c7d989e0_0 .net "b_i", 0 0, L_0x5578c7df69c0;  alias, 1 drivers
v0x5578c7d98b30_0 .net "carry_o", 0 0, L_0x5578c7df6d80;  alias, 1 drivers
v0x5578c7d98c00_0 .net "sum_o", 0 0, L_0x5578c7df6c40;  alias, 1 drivers
S_0x5578c7d97ec0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d97c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df6d80 .functor AND 1, L_0x5578c7df7440, L_0x5578c7df69c0, C4<1>, C4<1>;
v0x5578c7d98110_0 .net "a_i", 0 0, L_0x5578c7df7440;  alias, 1 drivers
v0x5578c7d981f0_0 .net "b_i", 0 0, L_0x5578c7df69c0;  alias, 1 drivers
v0x5578c7d98300_0 .net "out_o", 0 0, L_0x5578c7df6d80;  alias, 1 drivers
S_0x5578c7d98400 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d97c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df6c40 .functor XOR 1, L_0x5578c7df7440, L_0x5578c7df69c0, C4<0>, C4<0>;
v0x5578c7d98630_0 .net "a_i", 0 0, L_0x5578c7df7440;  alias, 1 drivers
v0x5578c7d98720_0 .net "b_i", 0 0, L_0x5578c7df69c0;  alias, 1 drivers
v0x5578c7d987c0_0 .net "out_o", 0 0, L_0x5578c7df6c40;  alias, 1 drivers
S_0x5578c7d98d00 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d96940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df6fd0 .functor OR 1, L_0x5578c7df6b00, L_0x5578c7df6d80, C4<0>, C4<0>;
v0x5578c7d98ee0_0 .net "a_i", 0 0, L_0x5578c7df6b00;  alias, 1 drivers
v0x5578c7d98ff0_0 .net "b_i", 0 0, L_0x5578c7df6d80;  alias, 1 drivers
v0x5578c7d99100_0 .net "out_o", 0 0, L_0x5578c7df6fd0;  alias, 1 drivers
S_0x5578c7d99830 .scope module, "u4_FullAdder" "FullAdder" 5 24, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d9c0b0_0 .net "a_i", 0 0, L_0x5578c7df7a80;  1 drivers
v0x5578c7d9c150_0 .net "b_i", 0 0, L_0x5578c7df7b90;  1 drivers
v0x5578c7d9c210_0 .net "c_i", 0 0, L_0x5578c7df7c30;  1 drivers
v0x5578c7d9c2b0_0 .net "carry_o", 0 0, L_0x5578c7df79d0;  1 drivers
v0x5578c7d9c380_0 .net "sum_o", 0 0, L_0x5578c7df7640;  1 drivers
v0x5578c7d9c4c0_0 .net "tmp_carry1", 0 0, L_0x5578c7df7590;  1 drivers
v0x5578c7d9c560_0 .net "tmp_carry2", 0 0, L_0x5578c7df7780;  1 drivers
v0x5578c7d9c600_0 .net "tmp_sum", 0 0, L_0x5578c7df74e0;  1 drivers
S_0x5578c7d99a90 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d99830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d9a760_0 .net "a_i", 0 0, L_0x5578c7df7a80;  alias, 1 drivers
v0x5578c7d9a850_0 .net "b_i", 0 0, L_0x5578c7df7b90;  alias, 1 drivers
v0x5578c7d9a960_0 .net "carry_o", 0 0, L_0x5578c7df7590;  alias, 1 drivers
v0x5578c7d9aa00_0 .net "sum_o", 0 0, L_0x5578c7df74e0;  alias, 1 drivers
S_0x5578c7d99d00 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d99a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df7590 .functor AND 1, L_0x5578c7df7a80, L_0x5578c7df7b90, C4<1>, C4<1>;
v0x5578c7d99f70_0 .net "a_i", 0 0, L_0x5578c7df7a80;  alias, 1 drivers
v0x5578c7d9a050_0 .net "b_i", 0 0, L_0x5578c7df7b90;  alias, 1 drivers
v0x5578c7d9a110_0 .net "out_o", 0 0, L_0x5578c7df7590;  alias, 1 drivers
S_0x5578c7d9a260 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d99a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df74e0 .functor XOR 1, L_0x5578c7df7a80, L_0x5578c7df7b90, C4<0>, C4<0>;
v0x5578c7d9a490_0 .net "a_i", 0 0, L_0x5578c7df7a80;  alias, 1 drivers
v0x5578c7d9a580_0 .net "b_i", 0 0, L_0x5578c7df7b90;  alias, 1 drivers
v0x5578c7d9a650_0 .net "out_o", 0 0, L_0x5578c7df74e0;  alias, 1 drivers
S_0x5578c7d9ab00 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d99830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d9b7a0_0 .net "a_i", 0 0, L_0x5578c7df7c30;  alias, 1 drivers
v0x5578c7d9b890_0 .net "b_i", 0 0, L_0x5578c7df74e0;  alias, 1 drivers
v0x5578c7d9b9e0_0 .net "carry_o", 0 0, L_0x5578c7df7780;  alias, 1 drivers
v0x5578c7d9bab0_0 .net "sum_o", 0 0, L_0x5578c7df7640;  alias, 1 drivers
S_0x5578c7d9ad70 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d9ab00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df7780 .functor AND 1, L_0x5578c7df7c30, L_0x5578c7df74e0, C4<1>, C4<1>;
v0x5578c7d9afc0_0 .net "a_i", 0 0, L_0x5578c7df7c30;  alias, 1 drivers
v0x5578c7d9b0a0_0 .net "b_i", 0 0, L_0x5578c7df74e0;  alias, 1 drivers
v0x5578c7d9b1b0_0 .net "out_o", 0 0, L_0x5578c7df7780;  alias, 1 drivers
S_0x5578c7d9b2b0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d9ab00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df7640 .functor XOR 1, L_0x5578c7df7c30, L_0x5578c7df74e0, C4<0>, C4<0>;
v0x5578c7d9b4e0_0 .net "a_i", 0 0, L_0x5578c7df7c30;  alias, 1 drivers
v0x5578c7d9b5d0_0 .net "b_i", 0 0, L_0x5578c7df74e0;  alias, 1 drivers
v0x5578c7d9b670_0 .net "out_o", 0 0, L_0x5578c7df7640;  alias, 1 drivers
S_0x5578c7d9bbb0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d99830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df79d0 .functor OR 1, L_0x5578c7df7590, L_0x5578c7df7780, C4<0>, C4<0>;
v0x5578c7d9bd90_0 .net "a_i", 0 0, L_0x5578c7df7590;  alias, 1 drivers
v0x5578c7d9bea0_0 .net "b_i", 0 0, L_0x5578c7df7780;  alias, 1 drivers
v0x5578c7d9bfb0_0 .net "out_o", 0 0, L_0x5578c7df79d0;  alias, 1 drivers
S_0x5578c7d9c6e0 .scope module, "u5_FullAdder" "FullAdder" 5 25, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7d9ef60_0 .net "a_i", 0 0, L_0x5578c7df8430;  1 drivers
v0x5578c7d9f000_0 .net "b_i", 0 0, L_0x5578c7df84d0;  1 drivers
v0x5578c7d9f0c0_0 .net "c_i", 0 0, L_0x5578c7df8600;  1 drivers
v0x5578c7d9f160_0 .net "carry_o", 0 0, L_0x5578c7df8380;  1 drivers
v0x5578c7d9f230_0 .net "sum_o", 0 0, L_0x5578c7df7ff0;  1 drivers
v0x5578c7d9f370_0 .net "tmp_carry1", 0 0, L_0x5578c7df7eb0;  1 drivers
v0x5578c7d9f410_0 .net "tmp_carry2", 0 0, L_0x5578c7df8130;  1 drivers
v0x5578c7d9f4b0_0 .net "tmp_sum", 0 0, L_0x5578c7df7b20;  1 drivers
S_0x5578c7d9c940 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d9c6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d9d610_0 .net "a_i", 0 0, L_0x5578c7df8430;  alias, 1 drivers
v0x5578c7d9d700_0 .net "b_i", 0 0, L_0x5578c7df84d0;  alias, 1 drivers
v0x5578c7d9d810_0 .net "carry_o", 0 0, L_0x5578c7df7eb0;  alias, 1 drivers
v0x5578c7d9d8b0_0 .net "sum_o", 0 0, L_0x5578c7df7b20;  alias, 1 drivers
S_0x5578c7d9cbb0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d9c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df7eb0 .functor AND 1, L_0x5578c7df8430, L_0x5578c7df84d0, C4<1>, C4<1>;
v0x5578c7d9ce20_0 .net "a_i", 0 0, L_0x5578c7df8430;  alias, 1 drivers
v0x5578c7d9cf00_0 .net "b_i", 0 0, L_0x5578c7df84d0;  alias, 1 drivers
v0x5578c7d9cfc0_0 .net "out_o", 0 0, L_0x5578c7df7eb0;  alias, 1 drivers
S_0x5578c7d9d110 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d9c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df7b20 .functor XOR 1, L_0x5578c7df8430, L_0x5578c7df84d0, C4<0>, C4<0>;
v0x5578c7d9d340_0 .net "a_i", 0 0, L_0x5578c7df8430;  alias, 1 drivers
v0x5578c7d9d430_0 .net "b_i", 0 0, L_0x5578c7df84d0;  alias, 1 drivers
v0x5578c7d9d500_0 .net "out_o", 0 0, L_0x5578c7df7b20;  alias, 1 drivers
S_0x5578c7d9d9b0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d9c6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7d9e650_0 .net "a_i", 0 0, L_0x5578c7df8600;  alias, 1 drivers
v0x5578c7d9e740_0 .net "b_i", 0 0, L_0x5578c7df7b20;  alias, 1 drivers
v0x5578c7d9e890_0 .net "carry_o", 0 0, L_0x5578c7df8130;  alias, 1 drivers
v0x5578c7d9e960_0 .net "sum_o", 0 0, L_0x5578c7df7ff0;  alias, 1 drivers
S_0x5578c7d9dc20 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d9d9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df8130 .functor AND 1, L_0x5578c7df8600, L_0x5578c7df7b20, C4<1>, C4<1>;
v0x5578c7d9de70_0 .net "a_i", 0 0, L_0x5578c7df8600;  alias, 1 drivers
v0x5578c7d9df50_0 .net "b_i", 0 0, L_0x5578c7df7b20;  alias, 1 drivers
v0x5578c7d9e060_0 .net "out_o", 0 0, L_0x5578c7df8130;  alias, 1 drivers
S_0x5578c7d9e160 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d9d9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df7ff0 .functor XOR 1, L_0x5578c7df8600, L_0x5578c7df7b20, C4<0>, C4<0>;
v0x5578c7d9e390_0 .net "a_i", 0 0, L_0x5578c7df8600;  alias, 1 drivers
v0x5578c7d9e480_0 .net "b_i", 0 0, L_0x5578c7df7b20;  alias, 1 drivers
v0x5578c7d9e520_0 .net "out_o", 0 0, L_0x5578c7df7ff0;  alias, 1 drivers
S_0x5578c7d9ea60 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d9c6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df8380 .functor OR 1, L_0x5578c7df7eb0, L_0x5578c7df8130, C4<0>, C4<0>;
v0x5578c7d9ec40_0 .net "a_i", 0 0, L_0x5578c7df7eb0;  alias, 1 drivers
v0x5578c7d9ed50_0 .net "b_i", 0 0, L_0x5578c7df8130;  alias, 1 drivers
v0x5578c7d9ee60_0 .net "out_o", 0 0, L_0x5578c7df8380;  alias, 1 drivers
S_0x5578c7d9f590 .scope module, "u6_FullAdder" "FullAdder" 5 26, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7da1e10_0 .net "a_i", 0 0, L_0x5578c7df8d60;  1 drivers
v0x5578c7da1eb0_0 .net "b_i", 0 0, L_0x5578c7df8ea0;  1 drivers
v0x5578c7da1f70_0 .net "c_i", 0 0, L_0x5578c7df8f40;  1 drivers
v0x5578c7da2010_0 .net "carry_o", 0 0, L_0x5578c7df8cb0;  1 drivers
v0x5578c7da20e0_0 .net "sum_o", 0 0, L_0x5578c7df8920;  1 drivers
v0x5578c7da2220_0 .net "tmp_carry1", 0 0, L_0x5578c7df87e0;  1 drivers
v0x5578c7da22c0_0 .net "tmp_carry2", 0 0, L_0x5578c7df8a60;  1 drivers
v0x5578c7da2360_0 .net "tmp_sum", 0 0, L_0x5578c7df86a0;  1 drivers
S_0x5578c7d9f7f0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7d9f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7da04c0_0 .net "a_i", 0 0, L_0x5578c7df8d60;  alias, 1 drivers
v0x5578c7da05b0_0 .net "b_i", 0 0, L_0x5578c7df8ea0;  alias, 1 drivers
v0x5578c7da06c0_0 .net "carry_o", 0 0, L_0x5578c7df87e0;  alias, 1 drivers
v0x5578c7da0760_0 .net "sum_o", 0 0, L_0x5578c7df86a0;  alias, 1 drivers
S_0x5578c7d9fa60 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7d9f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df87e0 .functor AND 1, L_0x5578c7df8d60, L_0x5578c7df8ea0, C4<1>, C4<1>;
v0x5578c7d9fcd0_0 .net "a_i", 0 0, L_0x5578c7df8d60;  alias, 1 drivers
v0x5578c7d9fdb0_0 .net "b_i", 0 0, L_0x5578c7df8ea0;  alias, 1 drivers
v0x5578c7d9fe70_0 .net "out_o", 0 0, L_0x5578c7df87e0;  alias, 1 drivers
S_0x5578c7d9ffc0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7d9f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df86a0 .functor XOR 1, L_0x5578c7df8d60, L_0x5578c7df8ea0, C4<0>, C4<0>;
v0x5578c7da01f0_0 .net "a_i", 0 0, L_0x5578c7df8d60;  alias, 1 drivers
v0x5578c7da02e0_0 .net "b_i", 0 0, L_0x5578c7df8ea0;  alias, 1 drivers
v0x5578c7da03b0_0 .net "out_o", 0 0, L_0x5578c7df86a0;  alias, 1 drivers
S_0x5578c7da0860 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7d9f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7da1500_0 .net "a_i", 0 0, L_0x5578c7df8f40;  alias, 1 drivers
v0x5578c7da15f0_0 .net "b_i", 0 0, L_0x5578c7df86a0;  alias, 1 drivers
v0x5578c7da1740_0 .net "carry_o", 0 0, L_0x5578c7df8a60;  alias, 1 drivers
v0x5578c7da1810_0 .net "sum_o", 0 0, L_0x5578c7df8920;  alias, 1 drivers
S_0x5578c7da0ad0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7da0860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df8a60 .functor AND 1, L_0x5578c7df8f40, L_0x5578c7df86a0, C4<1>, C4<1>;
v0x5578c7da0d20_0 .net "a_i", 0 0, L_0x5578c7df8f40;  alias, 1 drivers
v0x5578c7da0e00_0 .net "b_i", 0 0, L_0x5578c7df86a0;  alias, 1 drivers
v0x5578c7da0f10_0 .net "out_o", 0 0, L_0x5578c7df8a60;  alias, 1 drivers
S_0x5578c7da1010 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7da0860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df8920 .functor XOR 1, L_0x5578c7df8f40, L_0x5578c7df86a0, C4<0>, C4<0>;
v0x5578c7da1240_0 .net "a_i", 0 0, L_0x5578c7df8f40;  alias, 1 drivers
v0x5578c7da1330_0 .net "b_i", 0 0, L_0x5578c7df86a0;  alias, 1 drivers
v0x5578c7da13d0_0 .net "out_o", 0 0, L_0x5578c7df8920;  alias, 1 drivers
S_0x5578c7da1910 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7d9f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df8cb0 .functor OR 1, L_0x5578c7df87e0, L_0x5578c7df8a60, C4<0>, C4<0>;
v0x5578c7da1af0_0 .net "a_i", 0 0, L_0x5578c7df87e0;  alias, 1 drivers
v0x5578c7da1c00_0 .net "b_i", 0 0, L_0x5578c7df8a60;  alias, 1 drivers
v0x5578c7da1d10_0 .net "out_o", 0 0, L_0x5578c7df8cb0;  alias, 1 drivers
S_0x5578c7da2440 .scope module, "u7_FullAdder" "FullAdder" 5 27, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7da4cc0_0 .net "a_i", 0 0, L_0x5578c7df8e00;  1 drivers
v0x5578c7da4d60_0 .net "b_i", 0 0, L_0x5578c7df96c0;  1 drivers
v0x5578c7da4e20_0 .net "c_i", 0 0, L_0x5578c7df9820;  1 drivers
v0x5578c7da4ec0_0 .net "carry_o", 0 0, L_0x5578c7df9610;  1 drivers
v0x5578c7da4f90_0 .net "sum_o", 0 0, L_0x5578c7df9280;  1 drivers
v0x5578c7da50d0_0 .net "tmp_carry1", 0 0, L_0x5578c7df9140;  1 drivers
v0x5578c7da5170_0 .net "tmp_carry2", 0 0, L_0x5578c7df93c0;  1 drivers
v0x5578c7da5210_0 .net "tmp_sum", 0 0, L_0x5578c7df9090;  1 drivers
S_0x5578c7da26a0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7da2440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7da3370_0 .net "a_i", 0 0, L_0x5578c7df8e00;  alias, 1 drivers
v0x5578c7da3460_0 .net "b_i", 0 0, L_0x5578c7df96c0;  alias, 1 drivers
v0x5578c7da3570_0 .net "carry_o", 0 0, L_0x5578c7df9140;  alias, 1 drivers
v0x5578c7da3610_0 .net "sum_o", 0 0, L_0x5578c7df9090;  alias, 1 drivers
S_0x5578c7da2910 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7da26a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9140 .functor AND 1, L_0x5578c7df8e00, L_0x5578c7df96c0, C4<1>, C4<1>;
v0x5578c7da2b80_0 .net "a_i", 0 0, L_0x5578c7df8e00;  alias, 1 drivers
v0x5578c7da2c60_0 .net "b_i", 0 0, L_0x5578c7df96c0;  alias, 1 drivers
v0x5578c7da2d20_0 .net "out_o", 0 0, L_0x5578c7df9140;  alias, 1 drivers
S_0x5578c7da2e70 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7da26a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9090 .functor XOR 1, L_0x5578c7df8e00, L_0x5578c7df96c0, C4<0>, C4<0>;
v0x5578c7da30a0_0 .net "a_i", 0 0, L_0x5578c7df8e00;  alias, 1 drivers
v0x5578c7da3190_0 .net "b_i", 0 0, L_0x5578c7df96c0;  alias, 1 drivers
v0x5578c7da3260_0 .net "out_o", 0 0, L_0x5578c7df9090;  alias, 1 drivers
S_0x5578c7da3710 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7da2440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7da43b0_0 .net "a_i", 0 0, L_0x5578c7df9820;  alias, 1 drivers
v0x5578c7da44a0_0 .net "b_i", 0 0, L_0x5578c7df9090;  alias, 1 drivers
v0x5578c7da45f0_0 .net "carry_o", 0 0, L_0x5578c7df93c0;  alias, 1 drivers
v0x5578c7da46c0_0 .net "sum_o", 0 0, L_0x5578c7df9280;  alias, 1 drivers
S_0x5578c7da3980 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7da3710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df93c0 .functor AND 1, L_0x5578c7df9820, L_0x5578c7df9090, C4<1>, C4<1>;
v0x5578c7da3bd0_0 .net "a_i", 0 0, L_0x5578c7df9820;  alias, 1 drivers
v0x5578c7da3cb0_0 .net "b_i", 0 0, L_0x5578c7df9090;  alias, 1 drivers
v0x5578c7da3dc0_0 .net "out_o", 0 0, L_0x5578c7df93c0;  alias, 1 drivers
S_0x5578c7da3ec0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7da3710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9280 .functor XOR 1, L_0x5578c7df9820, L_0x5578c7df9090, C4<0>, C4<0>;
v0x5578c7da40f0_0 .net "a_i", 0 0, L_0x5578c7df9820;  alias, 1 drivers
v0x5578c7da41e0_0 .net "b_i", 0 0, L_0x5578c7df9090;  alias, 1 drivers
v0x5578c7da4280_0 .net "out_o", 0 0, L_0x5578c7df9280;  alias, 1 drivers
S_0x5578c7da47c0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7da2440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9610 .functor OR 1, L_0x5578c7df9140, L_0x5578c7df93c0, C4<0>, C4<0>;
v0x5578c7da49a0_0 .net "a_i", 0 0, L_0x5578c7df9140;  alias, 1 drivers
v0x5578c7da4ab0_0 .net "b_i", 0 0, L_0x5578c7df93c0;  alias, 1 drivers
v0x5578c7da4bc0_0 .net "out_o", 0 0, L_0x5578c7df9610;  alias, 1 drivers
S_0x5578c7da52f0 .scope module, "u8_FullAdder" "FullAdder" 5 28, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7da7b70_0 .net "a_i", 0 0, L_0x5578c7df9f80;  1 drivers
v0x5578c7da7c10_0 .net "b_i", 0 0, L_0x5578c7dfa0f0;  1 drivers
v0x5578c7da7cd0_0 .net "c_i", 0 0, L_0x5578c7dfa190;  1 drivers
v0x5578c7da7d70_0 .net "carry_o", 0 0, L_0x5578c7df9ed0;  1 drivers
v0x5578c7da7e40_0 .net "sum_o", 0 0, L_0x5578c7df9b40;  1 drivers
v0x5578c7da7f80_0 .net "tmp_carry1", 0 0, L_0x5578c7df9a00;  1 drivers
v0x5578c7da8020_0 .net "tmp_carry2", 0 0, L_0x5578c7df9c80;  1 drivers
v0x5578c7da80c0_0 .net "tmp_sum", 0 0, L_0x5578c7df98c0;  1 drivers
S_0x5578c7da5550 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7da52f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7da6220_0 .net "a_i", 0 0, L_0x5578c7df9f80;  alias, 1 drivers
v0x5578c7da6310_0 .net "b_i", 0 0, L_0x5578c7dfa0f0;  alias, 1 drivers
v0x5578c7da6420_0 .net "carry_o", 0 0, L_0x5578c7df9a00;  alias, 1 drivers
v0x5578c7da64c0_0 .net "sum_o", 0 0, L_0x5578c7df98c0;  alias, 1 drivers
S_0x5578c7da57c0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7da5550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9a00 .functor AND 1, L_0x5578c7df9f80, L_0x5578c7dfa0f0, C4<1>, C4<1>;
v0x5578c7da5a30_0 .net "a_i", 0 0, L_0x5578c7df9f80;  alias, 1 drivers
v0x5578c7da5b10_0 .net "b_i", 0 0, L_0x5578c7dfa0f0;  alias, 1 drivers
v0x5578c7da5bd0_0 .net "out_o", 0 0, L_0x5578c7df9a00;  alias, 1 drivers
S_0x5578c7da5d20 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7da5550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df98c0 .functor XOR 1, L_0x5578c7df9f80, L_0x5578c7dfa0f0, C4<0>, C4<0>;
v0x5578c7da5f50_0 .net "a_i", 0 0, L_0x5578c7df9f80;  alias, 1 drivers
v0x5578c7da6040_0 .net "b_i", 0 0, L_0x5578c7dfa0f0;  alias, 1 drivers
v0x5578c7da6110_0 .net "out_o", 0 0, L_0x5578c7df98c0;  alias, 1 drivers
S_0x5578c7da65c0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7da52f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7da7260_0 .net "a_i", 0 0, L_0x5578c7dfa190;  alias, 1 drivers
v0x5578c7da7350_0 .net "b_i", 0 0, L_0x5578c7df98c0;  alias, 1 drivers
v0x5578c7da74a0_0 .net "carry_o", 0 0, L_0x5578c7df9c80;  alias, 1 drivers
v0x5578c7da7570_0 .net "sum_o", 0 0, L_0x5578c7df9b40;  alias, 1 drivers
S_0x5578c7da6830 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7da65c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9c80 .functor AND 1, L_0x5578c7dfa190, L_0x5578c7df98c0, C4<1>, C4<1>;
v0x5578c7da6a80_0 .net "a_i", 0 0, L_0x5578c7dfa190;  alias, 1 drivers
v0x5578c7da6b60_0 .net "b_i", 0 0, L_0x5578c7df98c0;  alias, 1 drivers
v0x5578c7da6c70_0 .net "out_o", 0 0, L_0x5578c7df9c80;  alias, 1 drivers
S_0x5578c7da6d70 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7da65c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9b40 .functor XOR 1, L_0x5578c7dfa190, L_0x5578c7df98c0, C4<0>, C4<0>;
v0x5578c7da6fa0_0 .net "a_i", 0 0, L_0x5578c7dfa190;  alias, 1 drivers
v0x5578c7da7090_0 .net "b_i", 0 0, L_0x5578c7df98c0;  alias, 1 drivers
v0x5578c7da7130_0 .net "out_o", 0 0, L_0x5578c7df9b40;  alias, 1 drivers
S_0x5578c7da7670 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7da52f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df9ed0 .functor OR 1, L_0x5578c7df9a00, L_0x5578c7df9c80, C4<0>, C4<0>;
v0x5578c7da7850_0 .net "a_i", 0 0, L_0x5578c7df9a00;  alias, 1 drivers
v0x5578c7da7960_0 .net "b_i", 0 0, L_0x5578c7df9c80;  alias, 1 drivers
v0x5578c7da7a70_0 .net "out_o", 0 0, L_0x5578c7df9ed0;  alias, 1 drivers
S_0x5578c7da81a0 .scope module, "u9_FullAdder" "FullAdder" 5 29, 6 14 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7daaa20_0 .net "a_i", 0 0, L_0x5578c7dfaa50;  1 drivers
v0x5578c7daaac0_0 .net "b_i", 0 0, L_0x5578c7dfaaf0;  1 drivers
v0x5578c7daab80_0 .net "c_i", 0 0, L_0x5578c7dfac80;  1 drivers
v0x5578c7daac20_0 .net "carry_o", 0 0, L_0x5578c7dfa9a0;  1 drivers
v0x5578c7daacf0_0 .net "sum_o", 0 0, L_0x5578c7dfa610;  1 drivers
v0x5578c7daae30_0 .net "tmp_carry1", 0 0, L_0x5578c7dfa4d0;  1 drivers
v0x5578c7daaed0_0 .net "tmp_carry2", 0 0, L_0x5578c7dfa750;  1 drivers
v0x5578c7daaf70_0 .net "tmp_sum", 0 0, L_0x5578c7dfa420;  1 drivers
S_0x5578c7da8400 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7da81a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7da90d0_0 .net "a_i", 0 0, L_0x5578c7dfaa50;  alias, 1 drivers
v0x5578c7da91c0_0 .net "b_i", 0 0, L_0x5578c7dfaaf0;  alias, 1 drivers
v0x5578c7da92d0_0 .net "carry_o", 0 0, L_0x5578c7dfa4d0;  alias, 1 drivers
v0x5578c7da9370_0 .net "sum_o", 0 0, L_0x5578c7dfa420;  alias, 1 drivers
S_0x5578c7da8670 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7da8400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfa4d0 .functor AND 1, L_0x5578c7dfaa50, L_0x5578c7dfaaf0, C4<1>, C4<1>;
v0x5578c7da88e0_0 .net "a_i", 0 0, L_0x5578c7dfaa50;  alias, 1 drivers
v0x5578c7da89c0_0 .net "b_i", 0 0, L_0x5578c7dfaaf0;  alias, 1 drivers
v0x5578c7da8a80_0 .net "out_o", 0 0, L_0x5578c7dfa4d0;  alias, 1 drivers
S_0x5578c7da8bd0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7da8400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfa420 .functor XOR 1, L_0x5578c7dfaa50, L_0x5578c7dfaaf0, C4<0>, C4<0>;
v0x5578c7da8e00_0 .net "a_i", 0 0, L_0x5578c7dfaa50;  alias, 1 drivers
v0x5578c7da8ef0_0 .net "b_i", 0 0, L_0x5578c7dfaaf0;  alias, 1 drivers
v0x5578c7da8fc0_0 .net "out_o", 0 0, L_0x5578c7dfa420;  alias, 1 drivers
S_0x5578c7da9470 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7da81a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7daa110_0 .net "a_i", 0 0, L_0x5578c7dfac80;  alias, 1 drivers
v0x5578c7daa200_0 .net "b_i", 0 0, L_0x5578c7dfa420;  alias, 1 drivers
v0x5578c7daa350_0 .net "carry_o", 0 0, L_0x5578c7dfa750;  alias, 1 drivers
v0x5578c7daa420_0 .net "sum_o", 0 0, L_0x5578c7dfa610;  alias, 1 drivers
S_0x5578c7da96e0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7da9470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfa750 .functor AND 1, L_0x5578c7dfac80, L_0x5578c7dfa420, C4<1>, C4<1>;
v0x5578c7da9930_0 .net "a_i", 0 0, L_0x5578c7dfac80;  alias, 1 drivers
v0x5578c7da9a10_0 .net "b_i", 0 0, L_0x5578c7dfa420;  alias, 1 drivers
v0x5578c7da9b20_0 .net "out_o", 0 0, L_0x5578c7dfa750;  alias, 1 drivers
S_0x5578c7da9c20 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7da9470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfa610 .functor XOR 1, L_0x5578c7dfac80, L_0x5578c7dfa420, C4<0>, C4<0>;
v0x5578c7da9e50_0 .net "a_i", 0 0, L_0x5578c7dfac80;  alias, 1 drivers
v0x5578c7da9f40_0 .net "b_i", 0 0, L_0x5578c7dfa420;  alias, 1 drivers
v0x5578c7da9fe0_0 .net "out_o", 0 0, L_0x5578c7dfa610;  alias, 1 drivers
S_0x5578c7daa520 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7da81a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7dfa9a0 .functor OR 1, L_0x5578c7dfa4d0, L_0x5578c7dfa750, C4<0>, C4<0>;
v0x5578c7daa700_0 .net "a_i", 0 0, L_0x5578c7dfa4d0;  alias, 1 drivers
v0x5578c7daa810_0 .net "b_i", 0 0, L_0x5578c7dfa750;  alias, 1 drivers
v0x5578c7daa920_0 .net "out_o", 0 0, L_0x5578c7dfa9a0;  alias, 1 drivers
S_0x5578c7dab050 .scope module, "u_HalfAdder" "HalfAdder" 5 20, 7 13 0, S_0x5578c7d76580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dabcd0_0 .net "a_i", 0 0, L_0x5578c7df5690;  1 drivers
v0x5578c7dabdc0_0 .net "b_i", 0 0, L_0x5578c7df5750;  1 drivers
v0x5578c7dabed0_0 .net "carry_o", 0 0, L_0x5578c7df5470;  1 drivers
v0x5578c7dabf70_0 .net "sum_o", 0 0, L_0x5578c7df53c0;  1 drivers
S_0x5578c7dab2a0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dab050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df5470 .functor AND 1, L_0x5578c7df5690, L_0x5578c7df5750, C4<1>, C4<1>;
v0x5578c7dab510_0 .net "a_i", 0 0, L_0x5578c7df5690;  alias, 1 drivers
v0x5578c7dab5f0_0 .net "b_i", 0 0, L_0x5578c7df5750;  alias, 1 drivers
v0x5578c7dab6b0_0 .net "out_o", 0 0, L_0x5578c7df5470;  alias, 1 drivers
S_0x5578c7dab7d0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dab050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7df53c0 .functor XOR 1, L_0x5578c7df5690, L_0x5578c7df5750, C4<0>, C4<0>;
v0x5578c7daba00_0 .net "a_i", 0 0, L_0x5578c7df5690;  alias, 1 drivers
v0x5578c7dabaf0_0 .net "b_i", 0 0, L_0x5578c7df5750;  alias, 1 drivers
v0x5578c7dabbc0_0 .net "out_o", 0 0, L_0x5578c7df53c0;  alias, 1 drivers
S_0x5578c7dac450 .scope module, "u8_And16" "And16" 2 81, 11 11 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /OUTPUT 16 "out_o";
L_0x5578c7dff5f0 .functor AND 16, L_0x5578c7df4d70, L_0x5578c7df51c0, C4<1111111111111111>, C4<1111111111111111>;
v0x5578c7dac680_0 .net "a_i", 15 0, L_0x5578c7df4d70;  alias, 1 drivers
v0x5578c7dac7b0_0 .net "b_i", 15 0, L_0x5578c7df51c0;  alias, 1 drivers
v0x5578c7dac8c0_0 .net "out_o", 15 0, L_0x5578c7dff5f0;  alias, 1 drivers
S_0x5578c7daca00 .scope module, "u9_Mux16" "Mux16" 2 82, 4 12 0, S_0x5578c7d846f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 16 "out_o";
v0x5578c7dacc50_0 .net "a_i", 15 0, L_0x5578c7dff5f0;  alias, 1 drivers
v0x5578c7dacd40_0 .net "b_i", 15 0, L_0x5578c7dfece0;  alias, 1 drivers
v0x5578c7dace10_0 .net "out_o", 15 0, L_0x5578c7dff660;  alias, 1 drivers
v0x5578c7dacf30_0 .net "sel_i", 0 0, o0x7f87e985b1e8;  alias, 0 drivers
L_0x5578c7dff660 .functor MUXZ 16, L_0x5578c7dff5f0, L_0x5578c7dfece0, o0x7f87e985b1e8, C4<>;
S_0x5578c7d46cc0 .scope module, "Bit" "Bit" 12 13;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "din_i";
    .port_info 2 /OUTPUT 1 "dout_o";
o0x7f87e985b638 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dae6b0_0 .net "clk_i", 0 0, o0x7f87e985b638;  0 drivers
o0x7f87e985b668 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7dae790_0 .net "din_i", 0 0, o0x7f87e985b668;  0 drivers
v0x5578c7dae850_0 .var "dout_o", 0 0;
E_0x5578c7d339a0 .event posedge, v0x5578c7dae6b0_0;
S_0x5578c7d71210 .scope module, "DFF_tb" "DFF_tb" 13 3;
 .timescale -9 -12;
v0x5578c7daef20_0 .var "clk", 0 0;
v0x5578c7daeff0_0 .var "din", 0 0;
v0x5578c7daf0c0_0 .net "dout", 0 0, v0x5578c7daedd0_0;  1 drivers
S_0x5578c7dae9a0 .scope module, "u_DFF" "DFF" 13 9, 14 13 0, S_0x5578c7d71210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "in_i";
    .port_info 2 /OUTPUT 1 "out_o";
v0x5578c7daec30_0 .net "clk_i", 0 0, v0x5578c7daef20_0;  1 drivers
v0x5578c7daed10_0 .net "in_i", 0 0, v0x5578c7daeff0_0;  1 drivers
v0x5578c7daedd0_0 .var "out_o", 0 0;
E_0x5578c7d2dc60 .event posedge, v0x5578c7daec30_0;
S_0x5578c7d76a50 .scope module, "DMux8Way" "DMux8Way" 15 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_i";
    .port_info 1 /INPUT 3 "sel_i";
    .port_info 2 /OUTPUT 1 "a_o";
    .port_info 3 /OUTPUT 1 "b_o";
    .port_info 4 /OUTPUT 1 "c_o";
    .port_info 5 /OUTPUT 1 "d_o";
    .port_info 6 /OUTPUT 1 "e_o";
    .port_info 7 /OUTPUT 1 "f_o";
    .port_info 8 /OUTPUT 1 "g_o";
    .port_info 9 /OUTPUT 1 "h_o";
v0x5578c7db2e70_0 .net "a_o", 0 0, L_0x5578c7e00180;  1 drivers
v0x5578c7db2f30_0 .net "b_o", 0 0, L_0x5578c7e00520;  1 drivers
v0x5578c7db3000_0 .net "c_o", 0 0, L_0x5578c7e00800;  1 drivers
v0x5578c7db3100_0 .net "d_o", 0 0, L_0x5578c7e00b70;  1 drivers
v0x5578c7db31d0_0 .net "e_o", 0 0, L_0x5578c7e00f20;  1 drivers
v0x5578c7db32c0_0 .net "f_o", 0 0, L_0x5578c7e01340;  1 drivers
v0x5578c7db3390_0 .net "g_o", 0 0, L_0x5578c7e01620;  1 drivers
v0x5578c7db3460_0 .net "h_o", 0 0, L_0x5578c7e01aa0;  1 drivers
o0x7f87e985c4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7db3530_0 .net "in_i", 0 0, o0x7f87e985c4d8;  0 drivers
o0x7f87e985c5f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5578c7db3600_0 .net "sel_i", 2 0, o0x7f87e985c5f8;  0 drivers
v0x5578c7db36a0_0 .net "tmp1", 0 0, L_0x5578c7dffd30;  1 drivers
v0x5578c7db3740_0 .net "tmp2", 0 0, L_0x5578c7dffdd0;  1 drivers
L_0x5578c7dffe70 .part o0x7f87e985c5f8, 2, 1;
L_0x5578c7e00ca0 .part o0x7f87e985c5f8, 0, 2;
L_0x5578c7e01bd0 .part o0x7f87e985c5f8, 0, 2;
S_0x5578c7daf1c0 .scope module, "u1_DMux4Way" "DMux4Way" 15 48, 16 20 0, S_0x5578c7d76a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_i";
    .port_info 1 /INPUT 2 "sel_i";
    .port_info 2 /OUTPUT 1 "a_o";
    .port_info 3 /OUTPUT 1 "b_o";
    .port_info 4 /OUTPUT 1 "c_o";
    .port_info 5 /OUTPUT 1 "d_o";
v0x5578c7daf440_0 .net *"_ivl_1", 0 0, L_0x5578c7dfff10;  1 drivers
v0x5578c7daf4e0_0 .net *"_ivl_13", 0 0, L_0x5578c7e00220;  1 drivers
v0x5578c7daf5c0_0 .net *"_ivl_15", 0 0, L_0x5578c7e002c0;  1 drivers
L_0x7f87e95b7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7daf6b0_0 .net/2u *"_ivl_16", 0 0, L_0x7f87e95b7258;  1 drivers
v0x5578c7daf790_0 .net *"_ivl_18", 0 0, L_0x5578c7e00480;  1 drivers
L_0x7f87e95b71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7daf8c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f87e95b71c8;  1 drivers
L_0x7f87e95b72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7daf9a0_0 .net/2u *"_ivl_20", 0 0, L_0x7f87e95b72a0;  1 drivers
v0x5578c7dafa80_0 .net *"_ivl_25", 0 0, L_0x5578c7e005c0;  1 drivers
L_0x7f87e95b72e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7dafb60_0 .net/2u *"_ivl_26", 0 0, L_0x7f87e95b72e8;  1 drivers
v0x5578c7dafc40_0 .net *"_ivl_29", 0 0, L_0x5578c7e00660;  1 drivers
L_0x7f87e95b7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7dafd20_0 .net/2u *"_ivl_30", 0 0, L_0x7f87e95b7330;  1 drivers
v0x5578c7dafe00_0 .net *"_ivl_32", 0 0, L_0x5578c7e00760;  1 drivers
v0x5578c7dafee0_0 .net *"_ivl_37", 0 0, L_0x5578c7e00910;  1 drivers
v0x5578c7daffc0_0 .net *"_ivl_39", 0 0, L_0x5578c7e009b0;  1 drivers
L_0x7f87e95b7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db00a0_0 .net/2u *"_ivl_40", 0 0, L_0x7f87e95b7378;  1 drivers
v0x5578c7db0180_0 .net *"_ivl_42", 0 0, L_0x5578c7e00ad0;  1 drivers
L_0x7f87e95b73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db0260_0 .net/2u *"_ivl_44", 0 0, L_0x7f87e95b73c0;  1 drivers
v0x5578c7db0450_0 .net *"_ivl_5", 0 0, L_0x5578c7dfffb0;  1 drivers
L_0x7f87e95b7210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db0530_0 .net/2u *"_ivl_6", 0 0, L_0x7f87e95b7210;  1 drivers
v0x5578c7db0610_0 .net *"_ivl_8", 0 0, L_0x5578c7e00050;  1 drivers
v0x5578c7db06f0_0 .net "a_o", 0 0, L_0x5578c7e00180;  alias, 1 drivers
v0x5578c7db07b0_0 .net "b_o", 0 0, L_0x5578c7e00520;  alias, 1 drivers
v0x5578c7db0870_0 .net "c_o", 0 0, L_0x5578c7e00800;  alias, 1 drivers
v0x5578c7db0930_0 .net "d_o", 0 0, L_0x5578c7e00b70;  alias, 1 drivers
v0x5578c7db09f0_0 .net "in_i", 0 0, L_0x5578c7dffd30;  alias, 1 drivers
v0x5578c7db0ab0_0 .net "sel_i", 1 0, L_0x5578c7e00ca0;  1 drivers
L_0x5578c7dfff10 .part L_0x5578c7e00ca0, 0, 1;
L_0x5578c7dfffb0 .part L_0x5578c7e00ca0, 1, 1;
L_0x5578c7e00050 .functor MUXZ 1, L_0x5578c7dffd30, L_0x7f87e95b7210, L_0x5578c7dfffb0, C4<>;
L_0x5578c7e00180 .functor MUXZ 1, L_0x5578c7e00050, L_0x7f87e95b71c8, L_0x5578c7dfff10, C4<>;
L_0x5578c7e00220 .part L_0x5578c7e00ca0, 0, 1;
L_0x5578c7e002c0 .part L_0x5578c7e00ca0, 1, 1;
L_0x5578c7e00480 .functor MUXZ 1, L_0x5578c7dffd30, L_0x7f87e95b7258, L_0x5578c7e002c0, C4<>;
L_0x5578c7e00520 .functor MUXZ 1, L_0x7f87e95b72a0, L_0x5578c7e00480, L_0x5578c7e00220, C4<>;
L_0x5578c7e005c0 .part L_0x5578c7e00ca0, 0, 1;
L_0x5578c7e00660 .part L_0x5578c7e00ca0, 1, 1;
L_0x5578c7e00760 .functor MUXZ 1, L_0x7f87e95b7330, L_0x5578c7dffd30, L_0x5578c7e00660, C4<>;
L_0x5578c7e00800 .functor MUXZ 1, L_0x5578c7e00760, L_0x7f87e95b72e8, L_0x5578c7e005c0, C4<>;
L_0x5578c7e00910 .part L_0x5578c7e00ca0, 0, 1;
L_0x5578c7e009b0 .part L_0x5578c7e00ca0, 1, 1;
L_0x5578c7e00ad0 .functor MUXZ 1, L_0x7f87e95b7378, L_0x5578c7dffd30, L_0x5578c7e009b0, C4<>;
L_0x5578c7e00b70 .functor MUXZ 1, L_0x7f87e95b73c0, L_0x5578c7e00ad0, L_0x5578c7e00910, C4<>;
S_0x5578c7db0c50 .scope module, "u2_DMux4Way" "DMux4Way" 15 57, 16 20 0, S_0x5578c7d76a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_i";
    .port_info 1 /INPUT 2 "sel_i";
    .port_info 2 /OUTPUT 1 "a_o";
    .port_info 3 /OUTPUT 1 "b_o";
    .port_info 4 /OUTPUT 1 "c_o";
    .port_info 5 /OUTPUT 1 "d_o";
v0x5578c7db0ea0_0 .net *"_ivl_1", 0 0, L_0x5578c7e00d40;  1 drivers
v0x5578c7db0f80_0 .net *"_ivl_13", 0 0, L_0x5578c7e00fc0;  1 drivers
v0x5578c7db1060_0 .net *"_ivl_15", 0 0, L_0x5578c7e01060;  1 drivers
L_0x7f87e95b7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db1120_0 .net/2u *"_ivl_16", 0 0, L_0x7f87e95b7498;  1 drivers
v0x5578c7db1200_0 .net *"_ivl_18", 0 0, L_0x5578c7e012a0;  1 drivers
L_0x7f87e95b7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db1330_0 .net/2u *"_ivl_2", 0 0, L_0x7f87e95b7408;  1 drivers
L_0x7f87e95b74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db1410_0 .net/2u *"_ivl_20", 0 0, L_0x7f87e95b74e0;  1 drivers
v0x5578c7db14f0_0 .net *"_ivl_25", 0 0, L_0x5578c7e013e0;  1 drivers
L_0x7f87e95b7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db15d0_0 .net/2u *"_ivl_26", 0 0, L_0x7f87e95b7528;  1 drivers
v0x5578c7db16b0_0 .net *"_ivl_29", 0 0, L_0x5578c7e01480;  1 drivers
L_0x7f87e95b7570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db1790_0 .net/2u *"_ivl_30", 0 0, L_0x7f87e95b7570;  1 drivers
v0x5578c7db1870_0 .net *"_ivl_32", 0 0, L_0x5578c7e01580;  1 drivers
v0x5578c7db1950_0 .net *"_ivl_37", 0 0, L_0x5578c7e01730;  1 drivers
v0x5578c7db1a30_0 .net *"_ivl_39", 0 0, L_0x5578c7e017d0;  1 drivers
L_0x7f87e95b75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db1b10_0 .net/2u *"_ivl_40", 0 0, L_0x7f87e95b75b8;  1 drivers
v0x5578c7db1bf0_0 .net *"_ivl_42", 0 0, L_0x5578c7e01a00;  1 drivers
L_0x7f87e95b7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db1cd0_0 .net/2u *"_ivl_44", 0 0, L_0x7f87e95b7600;  1 drivers
v0x5578c7db1ec0_0 .net *"_ivl_5", 0 0, L_0x5578c7e00de0;  1 drivers
L_0x7f87e95b7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db1fa0_0 .net/2u *"_ivl_6", 0 0, L_0x7f87e95b7450;  1 drivers
v0x5578c7db2080_0 .net *"_ivl_8", 0 0, L_0x5578c7e00e80;  1 drivers
v0x5578c7db2160_0 .net "a_o", 0 0, L_0x5578c7e00f20;  alias, 1 drivers
v0x5578c7db2220_0 .net "b_o", 0 0, L_0x5578c7e01340;  alias, 1 drivers
v0x5578c7db22e0_0 .net "c_o", 0 0, L_0x5578c7e01620;  alias, 1 drivers
v0x5578c7db23a0_0 .net "d_o", 0 0, L_0x5578c7e01aa0;  alias, 1 drivers
v0x5578c7db2460_0 .net "in_i", 0 0, L_0x5578c7dffdd0;  alias, 1 drivers
v0x5578c7db2520_0 .net "sel_i", 1 0, L_0x5578c7e01bd0;  1 drivers
L_0x5578c7e00d40 .part L_0x5578c7e01bd0, 0, 1;
L_0x5578c7e00de0 .part L_0x5578c7e01bd0, 1, 1;
L_0x5578c7e00e80 .functor MUXZ 1, L_0x5578c7dffdd0, L_0x7f87e95b7450, L_0x5578c7e00de0, C4<>;
L_0x5578c7e00f20 .functor MUXZ 1, L_0x5578c7e00e80, L_0x7f87e95b7408, L_0x5578c7e00d40, C4<>;
L_0x5578c7e00fc0 .part L_0x5578c7e01bd0, 0, 1;
L_0x5578c7e01060 .part L_0x5578c7e01bd0, 1, 1;
L_0x5578c7e012a0 .functor MUXZ 1, L_0x5578c7dffdd0, L_0x7f87e95b7498, L_0x5578c7e01060, C4<>;
L_0x5578c7e01340 .functor MUXZ 1, L_0x7f87e95b74e0, L_0x5578c7e012a0, L_0x5578c7e00fc0, C4<>;
L_0x5578c7e013e0 .part L_0x5578c7e01bd0, 0, 1;
L_0x5578c7e01480 .part L_0x5578c7e01bd0, 1, 1;
L_0x5578c7e01580 .functor MUXZ 1, L_0x7f87e95b7570, L_0x5578c7dffdd0, L_0x5578c7e01480, C4<>;
L_0x5578c7e01620 .functor MUXZ 1, L_0x5578c7e01580, L_0x7f87e95b7528, L_0x5578c7e013e0, C4<>;
L_0x5578c7e01730 .part L_0x5578c7e01bd0, 0, 1;
L_0x5578c7e017d0 .part L_0x5578c7e01bd0, 1, 1;
L_0x5578c7e01a00 .functor MUXZ 1, L_0x7f87e95b75b8, L_0x5578c7dffdd0, L_0x5578c7e017d0, C4<>;
L_0x5578c7e01aa0 .functor MUXZ 1, L_0x7f87e95b7600, L_0x5578c7e01a00, L_0x5578c7e01730, C4<>;
S_0x5578c7db26c0 .scope module, "u_DMux" "DMux" 15 41, 17 15 0, S_0x5578c7d76a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_i";
    .port_info 1 /INPUT 1 "sel_i";
    .port_info 2 /OUTPUT 1 "a_o";
    .port_info 3 /OUTPUT 1 "b_o";
L_0x7f87e95b7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db28f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f87e95b7138;  1 drivers
L_0x7f87e95b7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578c7db29d0_0 .net/2u *"_ivl_4", 0 0, L_0x7f87e95b7180;  1 drivers
v0x5578c7db2ab0_0 .net "a_o", 0 0, L_0x5578c7dffd30;  alias, 1 drivers
v0x5578c7db2bb0_0 .net "b_o", 0 0, L_0x5578c7dffdd0;  alias, 1 drivers
v0x5578c7db2c80_0 .net "in_i", 0 0, o0x7f87e985c4d8;  alias, 0 drivers
v0x5578c7db2d70_0 .net "sel_i", 0 0, L_0x5578c7dffe70;  1 drivers
L_0x5578c7dffd30 .functor MUXZ 1, o0x7f87e985c4d8, L_0x7f87e95b7138, L_0x5578c7dffe70, C4<>;
L_0x5578c7dffdd0 .functor MUXZ 1, L_0x7f87e95b7180, o0x7f87e985c4d8, L_0x5578c7dffe70, C4<>;
S_0x5578c7d39020 .scope module, "Inc16" "Inc16" 18 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in_i";
    .port_info 1 /OUTPUT 16 "out_o";
o0x7f87e9862fe8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de0be0_0 .net "in_i", 15 0, o0x7f87e9862fe8;  0 drivers
v0x5578c7de0cd0_0 .net "out_o", 15 0, L_0x5578c7e0b420;  1 drivers
S_0x5578c7db3870 .scope module, "u_Add16" "Add16" 18 16, 5 12 0, S_0x5578c7d39020;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /OUTPUT 16 "out_o";
v0x5578c7de07e0_0 .net "a_i", 15 0, o0x7f87e9862fe8;  alias, 0 drivers
L_0x7f87e95b7648 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5578c7de08e0_0 .net "b_i", 15 0, L_0x7f87e95b7648;  1 drivers
v0x5578c7de09c0_0 .net "carry", 14 0, L_0x5578c7e0a430;  1 drivers
v0x5578c7de0a80_0 .net "out_o", 15 0, L_0x5578c7e0b420;  alias, 1 drivers
L_0x5578c7e01c70 .part o0x7f87e9862fe8, 0, 1;
L_0x5578c7e01d10 .part L_0x7f87e95b7648, 0, 1;
L_0x5578c7e023c0 .part o0x7f87e9862fe8, 1, 1;
L_0x5578c7e02460 .part L_0x7f87e95b7648, 1, 1;
L_0x5578c7e02500 .part L_0x5578c7e0a430, 0, 1;
L_0x5578c7e02b20 .part o0x7f87e9862fe8, 2, 1;
L_0x5578c7e02bc0 .part L_0x7f87e95b7648, 2, 1;
L_0x5578c7e02c60 .part L_0x5578c7e0a430, 1, 1;
L_0x5578c7e03310 .part o0x7f87e9862fe8, 3, 1;
L_0x5578c7e033b0 .part L_0x7f87e95b7648, 3, 1;
L_0x5578c7e034b0 .part L_0x5578c7e0a430, 2, 1;
L_0x5578c7e03bc0 .part o0x7f87e9862fe8, 4, 1;
L_0x5578c7e03cd0 .part L_0x7f87e95b7648, 4, 1;
L_0x5578c7e03d70 .part L_0x5578c7e0a430, 3, 1;
L_0x5578c7e04570 .part o0x7f87e9862fe8, 5, 1;
L_0x5578c7e04610 .part L_0x7f87e95b7648, 5, 1;
L_0x5578c7e04740 .part L_0x5578c7e0a430, 4, 1;
L_0x5578c7e04ea0 .part o0x7f87e9862fe8, 6, 1;
L_0x5578c7e050f0 .part L_0x7f87e95b7648, 6, 1;
L_0x5578c7e05190 .part L_0x5578c7e0a430, 5, 1;
L_0x5578c7e05050 .part o0x7f87e9862fe8, 7, 1;
L_0x5578c7e05880 .part L_0x7f87e95b7648, 7, 1;
L_0x5578c7e05af0 .part L_0x5578c7e0a430, 6, 1;
L_0x5578c7e061c0 .part o0x7f87e9862fe8, 8, 1;
L_0x5578c7e06330 .part L_0x7f87e95b7648, 8, 1;
L_0x5578c7e063d0 .part L_0x5578c7e0a430, 7, 1;
L_0x5578c7e06c90 .part o0x7f87e9862fe8, 9, 1;
L_0x5578c7e06d30 .part L_0x7f87e95b7648, 9, 1;
L_0x5578c7e06ec0 .part L_0x5578c7e0a430, 8, 1;
L_0x5578c7e07620 .part o0x7f87e9862fe8, 10, 1;
L_0x5578c7e077c0 .part L_0x7f87e95b7648, 10, 1;
L_0x5578c7e07860 .part L_0x5578c7e0a430, 9, 1;
L_0x5578c7e080d0 .part o0x7f87e9862fe8, 11, 1;
L_0x5578c7e08170 .part L_0x7f87e95b7648, 11, 1;
L_0x5578c7e08330 .part L_0x5578c7e0a430, 10, 1;
L_0x5578c7e08980 .part o0x7f87e9862fe8, 12, 1;
L_0x5578c7e08210 .part L_0x7f87e95b7648, 12, 1;
L_0x5578c7e08b50 .part L_0x5578c7e0a430, 11, 1;
L_0x5578c7e09380 .part o0x7f87e9862fe8, 13, 1;
L_0x5578c7e09420 .part L_0x7f87e95b7648, 13, 1;
L_0x5578c7e09610 .part L_0x5578c7e0a430, 12, 1;
L_0x5578c7e09d70 .part o0x7f87e9862fe8, 14, 1;
L_0x5578c7e0a180 .part L_0x7f87e95b7648, 14, 1;
L_0x5578c7e0a220 .part L_0x5578c7e0a430, 13, 1;
LS_0x5578c7e0a430_0_0 .concat8 [ 1 1 1 1], L_0x5578c7e008a0, L_0x5578c7e02350, L_0x5578c7e02ab0, L_0x5578c7e032a0;
LS_0x5578c7e0a430_0_4 .concat8 [ 1 1 1 1], L_0x5578c7e03b10, L_0x5578c7e044c0, L_0x5578c7e04df0, L_0x5578c7e057d0;
LS_0x5578c7e0a430_0_8 .concat8 [ 1 1 1 1], L_0x5578c7e06110, L_0x5578c7e06be0, L_0x5578c7e07570, L_0x5578c7e08020;
LS_0x5578c7e0a430_0_12 .concat8 [ 1 1 1 0], L_0x5578c7e088d0, L_0x5578c7e092d0, L_0x5578c7e09cc0;
L_0x5578c7e0a430 .concat8 [ 4 4 4 3], LS_0x5578c7e0a430_0_0, LS_0x5578c7e0a430_0_4, LS_0x5578c7e0a430_0_8, LS_0x5578c7e0a430_0_12;
L_0x5578c7e0ab10 .part o0x7f87e9862fe8, 15, 1;
L_0x5578c7e0ad30 .part L_0x7f87e95b7648, 15, 1;
L_0x5578c7e0afe0 .part L_0x5578c7e0a430, 14, 1;
LS_0x5578c7e0b420_0_0 .concat8 [ 1 1 1 1], L_0x5578c7e016c0, L_0x5578c7e02040, L_0x5578c7e027a0, L_0x5578c7e02f90;
LS_0x5578c7e0b420_0_4 .concat8 [ 1 1 1 1], L_0x5578c7e037e0, L_0x5578c7e04130, L_0x5578c7e04a60, L_0x5578c7e05440;
LS_0x5578c7e0b420_0_8 .concat8 [ 1 1 1 1], L_0x5578c7e05d80, L_0x5578c7e06850, L_0x5578c7e071e0, L_0x5578c7e07c90;
LS_0x5578c7e0b420_0_12 .concat8 [ 1 1 1 1], L_0x5578c7e08650, L_0x5578c7e08f40, L_0x5578c7e09930, L_0x5578c7e0a7e0;
L_0x5578c7e0b420 .concat8 [ 4 4 4 4], LS_0x5578c7e0b420_0_0, LS_0x5578c7e0b420_0_4, LS_0x5578c7e0b420_0_8, LS_0x5578c7e0b420_0_12;
S_0x5578c7db3ae0 .scope module, "u10_FullAdder" "FullAdder" 5 30, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7db6380_0 .net "a_i", 0 0, L_0x5578c7e07620;  1 drivers
v0x5578c7db6420_0 .net "b_i", 0 0, L_0x5578c7e077c0;  1 drivers
v0x5578c7db64e0_0 .net "c_i", 0 0, L_0x5578c7e07860;  1 drivers
v0x5578c7db6580_0 .net "carry_o", 0 0, L_0x5578c7e07570;  1 drivers
v0x5578c7db6650_0 .net "sum_o", 0 0, L_0x5578c7e071e0;  1 drivers
v0x5578c7db6790_0 .net "tmp_carry1", 0 0, L_0x5578c7e070a0;  1 drivers
v0x5578c7db6830_0 .net "tmp_carry2", 0 0, L_0x5578c7e07320;  1 drivers
v0x5578c7db68d0_0 .net "tmp_sum", 0 0, L_0x5578c7e06f60;  1 drivers
S_0x5578c7db3d60 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7db3ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7db4a30_0 .net "a_i", 0 0, L_0x5578c7e07620;  alias, 1 drivers
v0x5578c7db4b20_0 .net "b_i", 0 0, L_0x5578c7e077c0;  alias, 1 drivers
v0x5578c7db4c30_0 .net "carry_o", 0 0, L_0x5578c7e070a0;  alias, 1 drivers
v0x5578c7db4cd0_0 .net "sum_o", 0 0, L_0x5578c7e06f60;  alias, 1 drivers
S_0x5578c7db3fd0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7db3d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e070a0 .functor AND 1, L_0x5578c7e07620, L_0x5578c7e077c0, C4<1>, C4<1>;
v0x5578c7db4240_0 .net "a_i", 0 0, L_0x5578c7e07620;  alias, 1 drivers
v0x5578c7db4320_0 .net "b_i", 0 0, L_0x5578c7e077c0;  alias, 1 drivers
v0x5578c7db43e0_0 .net "out_o", 0 0, L_0x5578c7e070a0;  alias, 1 drivers
S_0x5578c7db4530 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7db3d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e06f60 .functor XOR 1, L_0x5578c7e07620, L_0x5578c7e077c0, C4<0>, C4<0>;
v0x5578c7db4760_0 .net "a_i", 0 0, L_0x5578c7e07620;  alias, 1 drivers
v0x5578c7db4850_0 .net "b_i", 0 0, L_0x5578c7e077c0;  alias, 1 drivers
v0x5578c7db4920_0 .net "out_o", 0 0, L_0x5578c7e06f60;  alias, 1 drivers
S_0x5578c7db4dd0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7db3ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7db5a70_0 .net "a_i", 0 0, L_0x5578c7e07860;  alias, 1 drivers
v0x5578c7db5b60_0 .net "b_i", 0 0, L_0x5578c7e06f60;  alias, 1 drivers
v0x5578c7db5cb0_0 .net "carry_o", 0 0, L_0x5578c7e07320;  alias, 1 drivers
v0x5578c7db5d80_0 .net "sum_o", 0 0, L_0x5578c7e071e0;  alias, 1 drivers
S_0x5578c7db5040 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7db4dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e07320 .functor AND 1, L_0x5578c7e07860, L_0x5578c7e06f60, C4<1>, C4<1>;
v0x5578c7db5290_0 .net "a_i", 0 0, L_0x5578c7e07860;  alias, 1 drivers
v0x5578c7db5370_0 .net "b_i", 0 0, L_0x5578c7e06f60;  alias, 1 drivers
v0x5578c7db5480_0 .net "out_o", 0 0, L_0x5578c7e07320;  alias, 1 drivers
S_0x5578c7db5580 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7db4dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e071e0 .functor XOR 1, L_0x5578c7e07860, L_0x5578c7e06f60, C4<0>, C4<0>;
v0x5578c7db57b0_0 .net "a_i", 0 0, L_0x5578c7e07860;  alias, 1 drivers
v0x5578c7db58a0_0 .net "b_i", 0 0, L_0x5578c7e06f60;  alias, 1 drivers
v0x5578c7db5940_0 .net "out_o", 0 0, L_0x5578c7e071e0;  alias, 1 drivers
S_0x5578c7db5e80 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7db3ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e07570 .functor OR 1, L_0x5578c7e070a0, L_0x5578c7e07320, C4<0>, C4<0>;
v0x5578c7db6060_0 .net "a_i", 0 0, L_0x5578c7e070a0;  alias, 1 drivers
v0x5578c7db6170_0 .net "b_i", 0 0, L_0x5578c7e07320;  alias, 1 drivers
v0x5578c7db6280_0 .net "out_o", 0 0, L_0x5578c7e07570;  alias, 1 drivers
S_0x5578c7db69b0 .scope module, "u11_FullAdder" "FullAdder" 5 31, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7db9230_0 .net "a_i", 0 0, L_0x5578c7e080d0;  1 drivers
v0x5578c7db92d0_0 .net "b_i", 0 0, L_0x5578c7e08170;  1 drivers
v0x5578c7db9390_0 .net "c_i", 0 0, L_0x5578c7e08330;  1 drivers
v0x5578c7db9430_0 .net "carry_o", 0 0, L_0x5578c7e08020;  1 drivers
v0x5578c7db9500_0 .net "sum_o", 0 0, L_0x5578c7e07c90;  1 drivers
v0x5578c7db9640_0 .net "tmp_carry1", 0 0, L_0x5578c7e07b50;  1 drivers
v0x5578c7db96e0_0 .net "tmp_carry2", 0 0, L_0x5578c7e07dd0;  1 drivers
v0x5578c7db9780_0 .net "tmp_sum", 0 0, L_0x5578c7e07a10;  1 drivers
S_0x5578c7db6c30 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7db69b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7db78e0_0 .net "a_i", 0 0, L_0x5578c7e080d0;  alias, 1 drivers
v0x5578c7db79d0_0 .net "b_i", 0 0, L_0x5578c7e08170;  alias, 1 drivers
v0x5578c7db7ae0_0 .net "carry_o", 0 0, L_0x5578c7e07b50;  alias, 1 drivers
v0x5578c7db7b80_0 .net "sum_o", 0 0, L_0x5578c7e07a10;  alias, 1 drivers
S_0x5578c7db6e80 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7db6c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e07b50 .functor AND 1, L_0x5578c7e080d0, L_0x5578c7e08170, C4<1>, C4<1>;
v0x5578c7db70f0_0 .net "a_i", 0 0, L_0x5578c7e080d0;  alias, 1 drivers
v0x5578c7db71d0_0 .net "b_i", 0 0, L_0x5578c7e08170;  alias, 1 drivers
v0x5578c7db7290_0 .net "out_o", 0 0, L_0x5578c7e07b50;  alias, 1 drivers
S_0x5578c7db73e0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7db6c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e07a10 .functor XOR 1, L_0x5578c7e080d0, L_0x5578c7e08170, C4<0>, C4<0>;
v0x5578c7db7610_0 .net "a_i", 0 0, L_0x5578c7e080d0;  alias, 1 drivers
v0x5578c7db7700_0 .net "b_i", 0 0, L_0x5578c7e08170;  alias, 1 drivers
v0x5578c7db77d0_0 .net "out_o", 0 0, L_0x5578c7e07a10;  alias, 1 drivers
S_0x5578c7db7c80 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7db69b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7db8920_0 .net "a_i", 0 0, L_0x5578c7e08330;  alias, 1 drivers
v0x5578c7db8a10_0 .net "b_i", 0 0, L_0x5578c7e07a10;  alias, 1 drivers
v0x5578c7db8b60_0 .net "carry_o", 0 0, L_0x5578c7e07dd0;  alias, 1 drivers
v0x5578c7db8c30_0 .net "sum_o", 0 0, L_0x5578c7e07c90;  alias, 1 drivers
S_0x5578c7db7ef0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7db7c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e07dd0 .functor AND 1, L_0x5578c7e08330, L_0x5578c7e07a10, C4<1>, C4<1>;
v0x5578c7db8140_0 .net "a_i", 0 0, L_0x5578c7e08330;  alias, 1 drivers
v0x5578c7db8220_0 .net "b_i", 0 0, L_0x5578c7e07a10;  alias, 1 drivers
v0x5578c7db8330_0 .net "out_o", 0 0, L_0x5578c7e07dd0;  alias, 1 drivers
S_0x5578c7db8430 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7db7c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e07c90 .functor XOR 1, L_0x5578c7e08330, L_0x5578c7e07a10, C4<0>, C4<0>;
v0x5578c7db8660_0 .net "a_i", 0 0, L_0x5578c7e08330;  alias, 1 drivers
v0x5578c7db8750_0 .net "b_i", 0 0, L_0x5578c7e07a10;  alias, 1 drivers
v0x5578c7db87f0_0 .net "out_o", 0 0, L_0x5578c7e07c90;  alias, 1 drivers
S_0x5578c7db8d30 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7db69b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e08020 .functor OR 1, L_0x5578c7e07b50, L_0x5578c7e07dd0, C4<0>, C4<0>;
v0x5578c7db8f10_0 .net "a_i", 0 0, L_0x5578c7e07b50;  alias, 1 drivers
v0x5578c7db9020_0 .net "b_i", 0 0, L_0x5578c7e07dd0;  alias, 1 drivers
v0x5578c7db9130_0 .net "out_o", 0 0, L_0x5578c7e08020;  alias, 1 drivers
S_0x5578c7db9860 .scope module, "u12_FullAdder" "FullAdder" 5 32, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dbc0f0_0 .net "a_i", 0 0, L_0x5578c7e08980;  1 drivers
v0x5578c7dbc190_0 .net "b_i", 0 0, L_0x5578c7e08210;  1 drivers
v0x5578c7dbc250_0 .net "c_i", 0 0, L_0x5578c7e08b50;  1 drivers
v0x5578c7dbc2f0_0 .net "carry_o", 0 0, L_0x5578c7e088d0;  1 drivers
v0x5578c7dbc3c0_0 .net "sum_o", 0 0, L_0x5578c7e08650;  1 drivers
v0x5578c7dbc500_0 .net "tmp_carry1", 0 0, L_0x5578c7e08510;  1 drivers
v0x5578c7dbc5a0_0 .net "tmp_carry2", 0 0, L_0x5578c7e08790;  1 drivers
v0x5578c7dbc640_0 .net "tmp_sum", 0 0, L_0x5578c7e083d0;  1 drivers
S_0x5578c7db9ac0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7db9860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dba7a0_0 .net "a_i", 0 0, L_0x5578c7e08980;  alias, 1 drivers
v0x5578c7dba890_0 .net "b_i", 0 0, L_0x5578c7e08210;  alias, 1 drivers
v0x5578c7dba9a0_0 .net "carry_o", 0 0, L_0x5578c7e08510;  alias, 1 drivers
v0x5578c7dbaa40_0 .net "sum_o", 0 0, L_0x5578c7e083d0;  alias, 1 drivers
S_0x5578c7db9d40 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7db9ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e08510 .functor AND 1, L_0x5578c7e08980, L_0x5578c7e08210, C4<1>, C4<1>;
v0x5578c7db9fb0_0 .net "a_i", 0 0, L_0x5578c7e08980;  alias, 1 drivers
v0x5578c7dba090_0 .net "b_i", 0 0, L_0x5578c7e08210;  alias, 1 drivers
v0x5578c7dba150_0 .net "out_o", 0 0, L_0x5578c7e08510;  alias, 1 drivers
S_0x5578c7dba2a0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7db9ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e083d0 .functor XOR 1, L_0x5578c7e08980, L_0x5578c7e08210, C4<0>, C4<0>;
v0x5578c7dba4d0_0 .net "a_i", 0 0, L_0x5578c7e08980;  alias, 1 drivers
v0x5578c7dba5c0_0 .net "b_i", 0 0, L_0x5578c7e08210;  alias, 1 drivers
v0x5578c7dba690_0 .net "out_o", 0 0, L_0x5578c7e083d0;  alias, 1 drivers
S_0x5578c7dbab40 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7db9860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dbb7e0_0 .net "a_i", 0 0, L_0x5578c7e08b50;  alias, 1 drivers
v0x5578c7dbb8d0_0 .net "b_i", 0 0, L_0x5578c7e083d0;  alias, 1 drivers
v0x5578c7dbba20_0 .net "carry_o", 0 0, L_0x5578c7e08790;  alias, 1 drivers
v0x5578c7dbbaf0_0 .net "sum_o", 0 0, L_0x5578c7e08650;  alias, 1 drivers
S_0x5578c7dbadb0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dbab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e08790 .functor AND 1, L_0x5578c7e08b50, L_0x5578c7e083d0, C4<1>, C4<1>;
v0x5578c7dbb000_0 .net "a_i", 0 0, L_0x5578c7e08b50;  alias, 1 drivers
v0x5578c7dbb0e0_0 .net "b_i", 0 0, L_0x5578c7e083d0;  alias, 1 drivers
v0x5578c7dbb1f0_0 .net "out_o", 0 0, L_0x5578c7e08790;  alias, 1 drivers
S_0x5578c7dbb2f0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dbab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e08650 .functor XOR 1, L_0x5578c7e08b50, L_0x5578c7e083d0, C4<0>, C4<0>;
v0x5578c7dbb520_0 .net "a_i", 0 0, L_0x5578c7e08b50;  alias, 1 drivers
v0x5578c7dbb610_0 .net "b_i", 0 0, L_0x5578c7e083d0;  alias, 1 drivers
v0x5578c7dbb6b0_0 .net "out_o", 0 0, L_0x5578c7e08650;  alias, 1 drivers
S_0x5578c7dbbbf0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7db9860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e088d0 .functor OR 1, L_0x5578c7e08510, L_0x5578c7e08790, C4<0>, C4<0>;
v0x5578c7dbbdd0_0 .net "a_i", 0 0, L_0x5578c7e08510;  alias, 1 drivers
v0x5578c7dbbee0_0 .net "b_i", 0 0, L_0x5578c7e08790;  alias, 1 drivers
v0x5578c7dbbff0_0 .net "out_o", 0 0, L_0x5578c7e088d0;  alias, 1 drivers
S_0x5578c7dbc720 .scope module, "u13_FullAdder" "FullAdder" 5 33, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dbefa0_0 .net "a_i", 0 0, L_0x5578c7e09380;  1 drivers
v0x5578c7dbf040_0 .net "b_i", 0 0, L_0x5578c7e09420;  1 drivers
v0x5578c7dbf100_0 .net "c_i", 0 0, L_0x5578c7e09610;  1 drivers
v0x5578c7dbf1a0_0 .net "carry_o", 0 0, L_0x5578c7e092d0;  1 drivers
v0x5578c7dbf270_0 .net "sum_o", 0 0, L_0x5578c7e08f40;  1 drivers
v0x5578c7dbf3b0_0 .net "tmp_carry1", 0 0, L_0x5578c7e08e00;  1 drivers
v0x5578c7dbf450_0 .net "tmp_carry2", 0 0, L_0x5578c7e09080;  1 drivers
v0x5578c7dbf4f0_0 .net "tmp_sum", 0 0, L_0x5578c7e082b0;  1 drivers
S_0x5578c7dbc980 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dbc720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dbd650_0 .net "a_i", 0 0, L_0x5578c7e09380;  alias, 1 drivers
v0x5578c7dbd740_0 .net "b_i", 0 0, L_0x5578c7e09420;  alias, 1 drivers
v0x5578c7dbd850_0 .net "carry_o", 0 0, L_0x5578c7e08e00;  alias, 1 drivers
v0x5578c7dbd8f0_0 .net "sum_o", 0 0, L_0x5578c7e082b0;  alias, 1 drivers
S_0x5578c7dbcbf0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dbc980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e08e00 .functor AND 1, L_0x5578c7e09380, L_0x5578c7e09420, C4<1>, C4<1>;
v0x5578c7dbce60_0 .net "a_i", 0 0, L_0x5578c7e09380;  alias, 1 drivers
v0x5578c7dbcf40_0 .net "b_i", 0 0, L_0x5578c7e09420;  alias, 1 drivers
v0x5578c7dbd000_0 .net "out_o", 0 0, L_0x5578c7e08e00;  alias, 1 drivers
S_0x5578c7dbd150 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dbc980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e082b0 .functor XOR 1, L_0x5578c7e09380, L_0x5578c7e09420, C4<0>, C4<0>;
v0x5578c7dbd380_0 .net "a_i", 0 0, L_0x5578c7e09380;  alias, 1 drivers
v0x5578c7dbd470_0 .net "b_i", 0 0, L_0x5578c7e09420;  alias, 1 drivers
v0x5578c7dbd540_0 .net "out_o", 0 0, L_0x5578c7e082b0;  alias, 1 drivers
S_0x5578c7dbd9f0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dbc720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dbe690_0 .net "a_i", 0 0, L_0x5578c7e09610;  alias, 1 drivers
v0x5578c7dbe780_0 .net "b_i", 0 0, L_0x5578c7e082b0;  alias, 1 drivers
v0x5578c7dbe8d0_0 .net "carry_o", 0 0, L_0x5578c7e09080;  alias, 1 drivers
v0x5578c7dbe9a0_0 .net "sum_o", 0 0, L_0x5578c7e08f40;  alias, 1 drivers
S_0x5578c7dbdc60 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dbd9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e09080 .functor AND 1, L_0x5578c7e09610, L_0x5578c7e082b0, C4<1>, C4<1>;
v0x5578c7dbdeb0_0 .net "a_i", 0 0, L_0x5578c7e09610;  alias, 1 drivers
v0x5578c7dbdf90_0 .net "b_i", 0 0, L_0x5578c7e082b0;  alias, 1 drivers
v0x5578c7dbe0a0_0 .net "out_o", 0 0, L_0x5578c7e09080;  alias, 1 drivers
S_0x5578c7dbe1a0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dbd9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e08f40 .functor XOR 1, L_0x5578c7e09610, L_0x5578c7e082b0, C4<0>, C4<0>;
v0x5578c7dbe3d0_0 .net "a_i", 0 0, L_0x5578c7e09610;  alias, 1 drivers
v0x5578c7dbe4c0_0 .net "b_i", 0 0, L_0x5578c7e082b0;  alias, 1 drivers
v0x5578c7dbe560_0 .net "out_o", 0 0, L_0x5578c7e08f40;  alias, 1 drivers
S_0x5578c7dbeaa0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dbc720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e092d0 .functor OR 1, L_0x5578c7e08e00, L_0x5578c7e09080, C4<0>, C4<0>;
v0x5578c7dbec80_0 .net "a_i", 0 0, L_0x5578c7e08e00;  alias, 1 drivers
v0x5578c7dbed90_0 .net "b_i", 0 0, L_0x5578c7e09080;  alias, 1 drivers
v0x5578c7dbeea0_0 .net "out_o", 0 0, L_0x5578c7e092d0;  alias, 1 drivers
S_0x5578c7dbf5d0 .scope module, "u14_FullAdder" "FullAdder" 5 34, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dc1e70_0 .net "a_i", 0 0, L_0x5578c7e09d70;  1 drivers
v0x5578c7dc1f10_0 .net "b_i", 0 0, L_0x5578c7e0a180;  1 drivers
v0x5578c7dc1fd0_0 .net "c_i", 0 0, L_0x5578c7e0a220;  1 drivers
v0x5578c7dc2070_0 .net "carry_o", 0 0, L_0x5578c7e09cc0;  1 drivers
v0x5578c7dc2140_0 .net "sum_o", 0 0, L_0x5578c7e09930;  1 drivers
v0x5578c7dc2280_0 .net "tmp_carry1", 0 0, L_0x5578c7e097f0;  1 drivers
v0x5578c7dc2320_0 .net "tmp_carry2", 0 0, L_0x5578c7e09a70;  1 drivers
v0x5578c7dc23c0_0 .net "tmp_sum", 0 0, L_0x5578c7e096b0;  1 drivers
S_0x5578c7dbf880 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dbf5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dc0520_0 .net "a_i", 0 0, L_0x5578c7e09d70;  alias, 1 drivers
v0x5578c7dc0610_0 .net "b_i", 0 0, L_0x5578c7e0a180;  alias, 1 drivers
v0x5578c7dc0720_0 .net "carry_o", 0 0, L_0x5578c7e097f0;  alias, 1 drivers
v0x5578c7dc07c0_0 .net "sum_o", 0 0, L_0x5578c7e096b0;  alias, 1 drivers
S_0x5578c7dbfaf0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dbf880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e097f0 .functor AND 1, L_0x5578c7e09d70, L_0x5578c7e0a180, C4<1>, C4<1>;
v0x5578c7dbfd60_0 .net "a_i", 0 0, L_0x5578c7e09d70;  alias, 1 drivers
v0x5578c7dbfe40_0 .net "b_i", 0 0, L_0x5578c7e0a180;  alias, 1 drivers
v0x5578c7dbff00_0 .net "out_o", 0 0, L_0x5578c7e097f0;  alias, 1 drivers
S_0x5578c7dc0020 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dbf880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e096b0 .functor XOR 1, L_0x5578c7e09d70, L_0x5578c7e0a180, C4<0>, C4<0>;
v0x5578c7dc0250_0 .net "a_i", 0 0, L_0x5578c7e09d70;  alias, 1 drivers
v0x5578c7dc0340_0 .net "b_i", 0 0, L_0x5578c7e0a180;  alias, 1 drivers
v0x5578c7dc0410_0 .net "out_o", 0 0, L_0x5578c7e096b0;  alias, 1 drivers
S_0x5578c7dc08c0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dbf5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dc1560_0 .net "a_i", 0 0, L_0x5578c7e0a220;  alias, 1 drivers
v0x5578c7dc1650_0 .net "b_i", 0 0, L_0x5578c7e096b0;  alias, 1 drivers
v0x5578c7dc17a0_0 .net "carry_o", 0 0, L_0x5578c7e09a70;  alias, 1 drivers
v0x5578c7dc1870_0 .net "sum_o", 0 0, L_0x5578c7e09930;  alias, 1 drivers
S_0x5578c7dc0b30 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dc08c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e09a70 .functor AND 1, L_0x5578c7e0a220, L_0x5578c7e096b0, C4<1>, C4<1>;
v0x5578c7dc0d80_0 .net "a_i", 0 0, L_0x5578c7e0a220;  alias, 1 drivers
v0x5578c7dc0e60_0 .net "b_i", 0 0, L_0x5578c7e096b0;  alias, 1 drivers
v0x5578c7dc0f70_0 .net "out_o", 0 0, L_0x5578c7e09a70;  alias, 1 drivers
S_0x5578c7dc1070 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dc08c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e09930 .functor XOR 1, L_0x5578c7e0a220, L_0x5578c7e096b0, C4<0>, C4<0>;
v0x5578c7dc12a0_0 .net "a_i", 0 0, L_0x5578c7e0a220;  alias, 1 drivers
v0x5578c7dc1390_0 .net "b_i", 0 0, L_0x5578c7e096b0;  alias, 1 drivers
v0x5578c7dc1430_0 .net "out_o", 0 0, L_0x5578c7e09930;  alias, 1 drivers
S_0x5578c7dc1970 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dbf5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e09cc0 .functor OR 1, L_0x5578c7e097f0, L_0x5578c7e09a70, C4<0>, C4<0>;
v0x5578c7dc1b50_0 .net "a_i", 0 0, L_0x5578c7e097f0;  alias, 1 drivers
v0x5578c7dc1c60_0 .net "b_i", 0 0, L_0x5578c7e09a70;  alias, 1 drivers
v0x5578c7dc1d70_0 .net "out_o", 0 0, L_0x5578c7e09cc0;  alias, 1 drivers
S_0x5578c7dc24a0 .scope module, "u15_FullAdder" "FullAdder" 5 35, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dc4d20_0 .net "a_i", 0 0, L_0x5578c7e0ab10;  1 drivers
v0x5578c7dc4dc0_0 .net "b_i", 0 0, L_0x5578c7e0ad30;  1 drivers
v0x5578c7dc4e80_0 .net "c_i", 0 0, L_0x5578c7e0afe0;  1 drivers
v0x5578c7dc4f20_0 .net "carry_o", 0 0, L_0x5578c7e0aa60;  1 drivers
v0x5578c7dc4ff0_0 .net "sum_o", 0 0, L_0x5578c7e0a7e0;  1 drivers
v0x5578c7dc5130_0 .net "tmp_carry1", 0 0, L_0x5578c7e0a6a0;  1 drivers
v0x5578c7dc51d0_0 .net "tmp_carry2", 0 0, L_0x5578c7e0a920;  1 drivers
v0x5578c7dc5270_0 .net "tmp_sum", 0 0, L_0x5578c7e0a4d0;  1 drivers
S_0x5578c7dc2700 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dc24a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dc33d0_0 .net "a_i", 0 0, L_0x5578c7e0ab10;  alias, 1 drivers
v0x5578c7dc34c0_0 .net "b_i", 0 0, L_0x5578c7e0ad30;  alias, 1 drivers
v0x5578c7dc35d0_0 .net "carry_o", 0 0, L_0x5578c7e0a6a0;  alias, 1 drivers
v0x5578c7dc3670_0 .net "sum_o", 0 0, L_0x5578c7e0a4d0;  alias, 1 drivers
S_0x5578c7dc2970 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dc2700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e0a6a0 .functor AND 1, L_0x5578c7e0ab10, L_0x5578c7e0ad30, C4<1>, C4<1>;
v0x5578c7dc2be0_0 .net "a_i", 0 0, L_0x5578c7e0ab10;  alias, 1 drivers
v0x5578c7dc2cc0_0 .net "b_i", 0 0, L_0x5578c7e0ad30;  alias, 1 drivers
v0x5578c7dc2d80_0 .net "out_o", 0 0, L_0x5578c7e0a6a0;  alias, 1 drivers
S_0x5578c7dc2ed0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dc2700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e0a4d0 .functor XOR 1, L_0x5578c7e0ab10, L_0x5578c7e0ad30, C4<0>, C4<0>;
v0x5578c7dc3100_0 .net "a_i", 0 0, L_0x5578c7e0ab10;  alias, 1 drivers
v0x5578c7dc31f0_0 .net "b_i", 0 0, L_0x5578c7e0ad30;  alias, 1 drivers
v0x5578c7dc32c0_0 .net "out_o", 0 0, L_0x5578c7e0a4d0;  alias, 1 drivers
S_0x5578c7dc3770 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dc24a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dc4410_0 .net "a_i", 0 0, L_0x5578c7e0afe0;  alias, 1 drivers
v0x5578c7dc4500_0 .net "b_i", 0 0, L_0x5578c7e0a4d0;  alias, 1 drivers
v0x5578c7dc4650_0 .net "carry_o", 0 0, L_0x5578c7e0a920;  alias, 1 drivers
v0x5578c7dc4720_0 .net "sum_o", 0 0, L_0x5578c7e0a7e0;  alias, 1 drivers
S_0x5578c7dc39e0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dc3770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e0a920 .functor AND 1, L_0x5578c7e0afe0, L_0x5578c7e0a4d0, C4<1>, C4<1>;
v0x5578c7dc3c30_0 .net "a_i", 0 0, L_0x5578c7e0afe0;  alias, 1 drivers
v0x5578c7dc3d10_0 .net "b_i", 0 0, L_0x5578c7e0a4d0;  alias, 1 drivers
v0x5578c7dc3e20_0 .net "out_o", 0 0, L_0x5578c7e0a920;  alias, 1 drivers
S_0x5578c7dc3f20 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dc3770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e0a7e0 .functor XOR 1, L_0x5578c7e0afe0, L_0x5578c7e0a4d0, C4<0>, C4<0>;
v0x5578c7dc4150_0 .net "a_i", 0 0, L_0x5578c7e0afe0;  alias, 1 drivers
v0x5578c7dc4240_0 .net "b_i", 0 0, L_0x5578c7e0a4d0;  alias, 1 drivers
v0x5578c7dc42e0_0 .net "out_o", 0 0, L_0x5578c7e0a7e0;  alias, 1 drivers
S_0x5578c7dc4820 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dc24a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e0aa60 .functor OR 1, L_0x5578c7e0a6a0, L_0x5578c7e0a920, C4<0>, C4<0>;
v0x5578c7dc4a00_0 .net "a_i", 0 0, L_0x5578c7e0a6a0;  alias, 1 drivers
v0x5578c7dc4b10_0 .net "b_i", 0 0, L_0x5578c7e0a920;  alias, 1 drivers
v0x5578c7dc4c20_0 .net "out_o", 0 0, L_0x5578c7e0aa60;  alias, 1 drivers
S_0x5578c7dc5350 .scope module, "u1_FullAdder" "FullAdder" 5 21, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dc7bd0_0 .net "a_i", 0 0, L_0x5578c7e023c0;  1 drivers
v0x5578c7dc7c70_0 .net "b_i", 0 0, L_0x5578c7e02460;  1 drivers
v0x5578c7dc7d30_0 .net "c_i", 0 0, L_0x5578c7e02500;  1 drivers
v0x5578c7dc7dd0_0 .net "carry_o", 0 0, L_0x5578c7e02350;  1 drivers
v0x5578c7dc7ea0_0 .net "sum_o", 0 0, L_0x5578c7e02040;  1 drivers
v0x5578c7dc7fe0_0 .net "tmp_carry1", 0 0, L_0x5578c7e01f40;  1 drivers
v0x5578c7dc8080_0 .net "tmp_carry2", 0 0, L_0x5578c7e02140;  1 drivers
v0x5578c7dc8120_0 .net "tmp_sum", 0 0, L_0x5578c7e01db0;  1 drivers
S_0x5578c7dc55b0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dc5350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dc6280_0 .net "a_i", 0 0, L_0x5578c7e023c0;  alias, 1 drivers
v0x5578c7dc6370_0 .net "b_i", 0 0, L_0x5578c7e02460;  alias, 1 drivers
v0x5578c7dc6480_0 .net "carry_o", 0 0, L_0x5578c7e01f40;  alias, 1 drivers
v0x5578c7dc6520_0 .net "sum_o", 0 0, L_0x5578c7e01db0;  alias, 1 drivers
S_0x5578c7dc5820 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dc55b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e01f40 .functor AND 1, L_0x5578c7e023c0, L_0x5578c7e02460, C4<1>, C4<1>;
v0x5578c7dc5a90_0 .net "a_i", 0 0, L_0x5578c7e023c0;  alias, 1 drivers
v0x5578c7dc5b70_0 .net "b_i", 0 0, L_0x5578c7e02460;  alias, 1 drivers
v0x5578c7dc5c30_0 .net "out_o", 0 0, L_0x5578c7e01f40;  alias, 1 drivers
S_0x5578c7dc5d80 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dc55b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e01db0 .functor XOR 1, L_0x5578c7e023c0, L_0x5578c7e02460, C4<0>, C4<0>;
v0x5578c7dc5fb0_0 .net "a_i", 0 0, L_0x5578c7e023c0;  alias, 1 drivers
v0x5578c7dc60a0_0 .net "b_i", 0 0, L_0x5578c7e02460;  alias, 1 drivers
v0x5578c7dc6170_0 .net "out_o", 0 0, L_0x5578c7e01db0;  alias, 1 drivers
S_0x5578c7dc6620 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dc5350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dc72c0_0 .net "a_i", 0 0, L_0x5578c7e02500;  alias, 1 drivers
v0x5578c7dc73b0_0 .net "b_i", 0 0, L_0x5578c7e01db0;  alias, 1 drivers
v0x5578c7dc7500_0 .net "carry_o", 0 0, L_0x5578c7e02140;  alias, 1 drivers
v0x5578c7dc75d0_0 .net "sum_o", 0 0, L_0x5578c7e02040;  alias, 1 drivers
S_0x5578c7dc6890 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dc6620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e02140 .functor AND 1, L_0x5578c7e02500, L_0x5578c7e01db0, C4<1>, C4<1>;
v0x5578c7dc6ae0_0 .net "a_i", 0 0, L_0x5578c7e02500;  alias, 1 drivers
v0x5578c7dc6bc0_0 .net "b_i", 0 0, L_0x5578c7e01db0;  alias, 1 drivers
v0x5578c7dc6cd0_0 .net "out_o", 0 0, L_0x5578c7e02140;  alias, 1 drivers
S_0x5578c7dc6dd0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dc6620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e02040 .functor XOR 1, L_0x5578c7e02500, L_0x5578c7e01db0, C4<0>, C4<0>;
v0x5578c7dc7000_0 .net "a_i", 0 0, L_0x5578c7e02500;  alias, 1 drivers
v0x5578c7dc70f0_0 .net "b_i", 0 0, L_0x5578c7e01db0;  alias, 1 drivers
v0x5578c7dc7190_0 .net "out_o", 0 0, L_0x5578c7e02040;  alias, 1 drivers
S_0x5578c7dc76d0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dc5350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e02350 .functor OR 1, L_0x5578c7e01f40, L_0x5578c7e02140, C4<0>, C4<0>;
v0x5578c7dc78b0_0 .net "a_i", 0 0, L_0x5578c7e01f40;  alias, 1 drivers
v0x5578c7dc79c0_0 .net "b_i", 0 0, L_0x5578c7e02140;  alias, 1 drivers
v0x5578c7dc7ad0_0 .net "out_o", 0 0, L_0x5578c7e02350;  alias, 1 drivers
S_0x5578c7dc8200 .scope module, "u2_FullAdder" "FullAdder" 5 22, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dcaa80_0 .net "a_i", 0 0, L_0x5578c7e02b20;  1 drivers
v0x5578c7dcab20_0 .net "b_i", 0 0, L_0x5578c7e02bc0;  1 drivers
v0x5578c7dcabe0_0 .net "c_i", 0 0, L_0x5578c7e02c60;  1 drivers
v0x5578c7dcac80_0 .net "carry_o", 0 0, L_0x5578c7e02ab0;  1 drivers
v0x5578c7dcad50_0 .net "sum_o", 0 0, L_0x5578c7e027a0;  1 drivers
v0x5578c7dcae90_0 .net "tmp_carry1", 0 0, L_0x5578c7e026a0;  1 drivers
v0x5578c7dcaf30_0 .net "tmp_carry2", 0 0, L_0x5578c7e028a0;  1 drivers
v0x5578c7dcafd0_0 .net "tmp_sum", 0 0, L_0x5578c7e025a0;  1 drivers
S_0x5578c7dc8460 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dc8200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dc9130_0 .net "a_i", 0 0, L_0x5578c7e02b20;  alias, 1 drivers
v0x5578c7dc9220_0 .net "b_i", 0 0, L_0x5578c7e02bc0;  alias, 1 drivers
v0x5578c7dc9330_0 .net "carry_o", 0 0, L_0x5578c7e026a0;  alias, 1 drivers
v0x5578c7dc93d0_0 .net "sum_o", 0 0, L_0x5578c7e025a0;  alias, 1 drivers
S_0x5578c7dc86d0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dc8460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e026a0 .functor AND 1, L_0x5578c7e02b20, L_0x5578c7e02bc0, C4<1>, C4<1>;
v0x5578c7dc8940_0 .net "a_i", 0 0, L_0x5578c7e02b20;  alias, 1 drivers
v0x5578c7dc8a20_0 .net "b_i", 0 0, L_0x5578c7e02bc0;  alias, 1 drivers
v0x5578c7dc8ae0_0 .net "out_o", 0 0, L_0x5578c7e026a0;  alias, 1 drivers
S_0x5578c7dc8c30 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dc8460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e025a0 .functor XOR 1, L_0x5578c7e02b20, L_0x5578c7e02bc0, C4<0>, C4<0>;
v0x5578c7dc8e60_0 .net "a_i", 0 0, L_0x5578c7e02b20;  alias, 1 drivers
v0x5578c7dc8f50_0 .net "b_i", 0 0, L_0x5578c7e02bc0;  alias, 1 drivers
v0x5578c7dc9020_0 .net "out_o", 0 0, L_0x5578c7e025a0;  alias, 1 drivers
S_0x5578c7dc94d0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dc8200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dca170_0 .net "a_i", 0 0, L_0x5578c7e02c60;  alias, 1 drivers
v0x5578c7dca260_0 .net "b_i", 0 0, L_0x5578c7e025a0;  alias, 1 drivers
v0x5578c7dca3b0_0 .net "carry_o", 0 0, L_0x5578c7e028a0;  alias, 1 drivers
v0x5578c7dca480_0 .net "sum_o", 0 0, L_0x5578c7e027a0;  alias, 1 drivers
S_0x5578c7dc9740 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dc94d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e028a0 .functor AND 1, L_0x5578c7e02c60, L_0x5578c7e025a0, C4<1>, C4<1>;
v0x5578c7dc9990_0 .net "a_i", 0 0, L_0x5578c7e02c60;  alias, 1 drivers
v0x5578c7dc9a70_0 .net "b_i", 0 0, L_0x5578c7e025a0;  alias, 1 drivers
v0x5578c7dc9b80_0 .net "out_o", 0 0, L_0x5578c7e028a0;  alias, 1 drivers
S_0x5578c7dc9c80 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dc94d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e027a0 .functor XOR 1, L_0x5578c7e02c60, L_0x5578c7e025a0, C4<0>, C4<0>;
v0x5578c7dc9eb0_0 .net "a_i", 0 0, L_0x5578c7e02c60;  alias, 1 drivers
v0x5578c7dc9fa0_0 .net "b_i", 0 0, L_0x5578c7e025a0;  alias, 1 drivers
v0x5578c7dca040_0 .net "out_o", 0 0, L_0x5578c7e027a0;  alias, 1 drivers
S_0x5578c7dca580 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dc8200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e02ab0 .functor OR 1, L_0x5578c7e026a0, L_0x5578c7e028a0, C4<0>, C4<0>;
v0x5578c7dca760_0 .net "a_i", 0 0, L_0x5578c7e026a0;  alias, 1 drivers
v0x5578c7dca870_0 .net "b_i", 0 0, L_0x5578c7e028a0;  alias, 1 drivers
v0x5578c7dca980_0 .net "out_o", 0 0, L_0x5578c7e02ab0;  alias, 1 drivers
S_0x5578c7dcb0b0 .scope module, "u3_FullAdder" "FullAdder" 5 23, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dcd970_0 .net "a_i", 0 0, L_0x5578c7e03310;  1 drivers
v0x5578c7dcda10_0 .net "b_i", 0 0, L_0x5578c7e033b0;  1 drivers
v0x5578c7dcdad0_0 .net "c_i", 0 0, L_0x5578c7e034b0;  1 drivers
v0x5578c7dcdb70_0 .net "carry_o", 0 0, L_0x5578c7e032a0;  1 drivers
v0x5578c7dcdc40_0 .net "sum_o", 0 0, L_0x5578c7e02f90;  1 drivers
v0x5578c7dcdd80_0 .net "tmp_carry1", 0 0, L_0x5578c7e02e90;  1 drivers
v0x5578c7dcde20_0 .net "tmp_carry2", 0 0, L_0x5578c7e03090;  1 drivers
v0x5578c7dcdec0_0 .net "tmp_sum", 0 0, L_0x5578c7e02d00;  1 drivers
S_0x5578c7dcb3a0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dcb0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dcc020_0 .net "a_i", 0 0, L_0x5578c7e03310;  alias, 1 drivers
v0x5578c7dcc110_0 .net "b_i", 0 0, L_0x5578c7e033b0;  alias, 1 drivers
v0x5578c7dcc220_0 .net "carry_o", 0 0, L_0x5578c7e02e90;  alias, 1 drivers
v0x5578c7dcc2c0_0 .net "sum_o", 0 0, L_0x5578c7e02d00;  alias, 1 drivers
S_0x5578c7dcb5c0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dcb3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e02e90 .functor AND 1, L_0x5578c7e03310, L_0x5578c7e033b0, C4<1>, C4<1>;
v0x5578c7dcb830_0 .net "a_i", 0 0, L_0x5578c7e03310;  alias, 1 drivers
v0x5578c7dcb910_0 .net "b_i", 0 0, L_0x5578c7e033b0;  alias, 1 drivers
v0x5578c7dcb9d0_0 .net "out_o", 0 0, L_0x5578c7e02e90;  alias, 1 drivers
S_0x5578c7dcbb20 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dcb3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e02d00 .functor XOR 1, L_0x5578c7e03310, L_0x5578c7e033b0, C4<0>, C4<0>;
v0x5578c7dcbd50_0 .net "a_i", 0 0, L_0x5578c7e03310;  alias, 1 drivers
v0x5578c7dcbe40_0 .net "b_i", 0 0, L_0x5578c7e033b0;  alias, 1 drivers
v0x5578c7dcbf10_0 .net "out_o", 0 0, L_0x5578c7e02d00;  alias, 1 drivers
S_0x5578c7dcc3c0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dcb0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dcd060_0 .net "a_i", 0 0, L_0x5578c7e034b0;  alias, 1 drivers
v0x5578c7dcd150_0 .net "b_i", 0 0, L_0x5578c7e02d00;  alias, 1 drivers
v0x5578c7dcd2a0_0 .net "carry_o", 0 0, L_0x5578c7e03090;  alias, 1 drivers
v0x5578c7dcd370_0 .net "sum_o", 0 0, L_0x5578c7e02f90;  alias, 1 drivers
S_0x5578c7dcc630 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dcc3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e03090 .functor AND 1, L_0x5578c7e034b0, L_0x5578c7e02d00, C4<1>, C4<1>;
v0x5578c7dcc880_0 .net "a_i", 0 0, L_0x5578c7e034b0;  alias, 1 drivers
v0x5578c7dcc960_0 .net "b_i", 0 0, L_0x5578c7e02d00;  alias, 1 drivers
v0x5578c7dcca70_0 .net "out_o", 0 0, L_0x5578c7e03090;  alias, 1 drivers
S_0x5578c7dccb70 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dcc3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e02f90 .functor XOR 1, L_0x5578c7e034b0, L_0x5578c7e02d00, C4<0>, C4<0>;
v0x5578c7dccda0_0 .net "a_i", 0 0, L_0x5578c7e034b0;  alias, 1 drivers
v0x5578c7dcce90_0 .net "b_i", 0 0, L_0x5578c7e02d00;  alias, 1 drivers
v0x5578c7dccf30_0 .net "out_o", 0 0, L_0x5578c7e02f90;  alias, 1 drivers
S_0x5578c7dcd470 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dcb0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e032a0 .functor OR 1, L_0x5578c7e02e90, L_0x5578c7e03090, C4<0>, C4<0>;
v0x5578c7dcd650_0 .net "a_i", 0 0, L_0x5578c7e02e90;  alias, 1 drivers
v0x5578c7dcd760_0 .net "b_i", 0 0, L_0x5578c7e03090;  alias, 1 drivers
v0x5578c7dcd870_0 .net "out_o", 0 0, L_0x5578c7e032a0;  alias, 1 drivers
S_0x5578c7dcdfa0 .scope module, "u4_FullAdder" "FullAdder" 5 24, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dd0820_0 .net "a_i", 0 0, L_0x5578c7e03bc0;  1 drivers
v0x5578c7dd08c0_0 .net "b_i", 0 0, L_0x5578c7e03cd0;  1 drivers
v0x5578c7dd0980_0 .net "c_i", 0 0, L_0x5578c7e03d70;  1 drivers
v0x5578c7dd0a20_0 .net "carry_o", 0 0, L_0x5578c7e03b10;  1 drivers
v0x5578c7dd0af0_0 .net "sum_o", 0 0, L_0x5578c7e037e0;  1 drivers
v0x5578c7dd0c30_0 .net "tmp_carry1", 0 0, L_0x5578c7e036e0;  1 drivers
v0x5578c7dd0cd0_0 .net "tmp_carry2", 0 0, L_0x5578c7e038e0;  1 drivers
v0x5578c7dd0d70_0 .net "tmp_sum", 0 0, L_0x5578c7e03550;  1 drivers
S_0x5578c7dce200 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dcdfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dceed0_0 .net "a_i", 0 0, L_0x5578c7e03bc0;  alias, 1 drivers
v0x5578c7dcefc0_0 .net "b_i", 0 0, L_0x5578c7e03cd0;  alias, 1 drivers
v0x5578c7dcf0d0_0 .net "carry_o", 0 0, L_0x5578c7e036e0;  alias, 1 drivers
v0x5578c7dcf170_0 .net "sum_o", 0 0, L_0x5578c7e03550;  alias, 1 drivers
S_0x5578c7dce470 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dce200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e036e0 .functor AND 1, L_0x5578c7e03bc0, L_0x5578c7e03cd0, C4<1>, C4<1>;
v0x5578c7dce6e0_0 .net "a_i", 0 0, L_0x5578c7e03bc0;  alias, 1 drivers
v0x5578c7dce7c0_0 .net "b_i", 0 0, L_0x5578c7e03cd0;  alias, 1 drivers
v0x5578c7dce880_0 .net "out_o", 0 0, L_0x5578c7e036e0;  alias, 1 drivers
S_0x5578c7dce9d0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dce200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e03550 .functor XOR 1, L_0x5578c7e03bc0, L_0x5578c7e03cd0, C4<0>, C4<0>;
v0x5578c7dcec00_0 .net "a_i", 0 0, L_0x5578c7e03bc0;  alias, 1 drivers
v0x5578c7dcecf0_0 .net "b_i", 0 0, L_0x5578c7e03cd0;  alias, 1 drivers
v0x5578c7dcedc0_0 .net "out_o", 0 0, L_0x5578c7e03550;  alias, 1 drivers
S_0x5578c7dcf270 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dcdfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dcff10_0 .net "a_i", 0 0, L_0x5578c7e03d70;  alias, 1 drivers
v0x5578c7dd0000_0 .net "b_i", 0 0, L_0x5578c7e03550;  alias, 1 drivers
v0x5578c7dd0150_0 .net "carry_o", 0 0, L_0x5578c7e038e0;  alias, 1 drivers
v0x5578c7dd0220_0 .net "sum_o", 0 0, L_0x5578c7e037e0;  alias, 1 drivers
S_0x5578c7dcf4e0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dcf270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e038e0 .functor AND 1, L_0x5578c7e03d70, L_0x5578c7e03550, C4<1>, C4<1>;
v0x5578c7dcf730_0 .net "a_i", 0 0, L_0x5578c7e03d70;  alias, 1 drivers
v0x5578c7dcf810_0 .net "b_i", 0 0, L_0x5578c7e03550;  alias, 1 drivers
v0x5578c7dcf920_0 .net "out_o", 0 0, L_0x5578c7e038e0;  alias, 1 drivers
S_0x5578c7dcfa20 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dcf270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e037e0 .functor XOR 1, L_0x5578c7e03d70, L_0x5578c7e03550, C4<0>, C4<0>;
v0x5578c7dcfc50_0 .net "a_i", 0 0, L_0x5578c7e03d70;  alias, 1 drivers
v0x5578c7dcfd40_0 .net "b_i", 0 0, L_0x5578c7e03550;  alias, 1 drivers
v0x5578c7dcfde0_0 .net "out_o", 0 0, L_0x5578c7e037e0;  alias, 1 drivers
S_0x5578c7dd0320 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dcdfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e03b10 .functor OR 1, L_0x5578c7e036e0, L_0x5578c7e038e0, C4<0>, C4<0>;
v0x5578c7dd0500_0 .net "a_i", 0 0, L_0x5578c7e036e0;  alias, 1 drivers
v0x5578c7dd0610_0 .net "b_i", 0 0, L_0x5578c7e038e0;  alias, 1 drivers
v0x5578c7dd0720_0 .net "out_o", 0 0, L_0x5578c7e03b10;  alias, 1 drivers
S_0x5578c7dd0e50 .scope module, "u5_FullAdder" "FullAdder" 5 25, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dd36d0_0 .net "a_i", 0 0, L_0x5578c7e04570;  1 drivers
v0x5578c7dd3770_0 .net "b_i", 0 0, L_0x5578c7e04610;  1 drivers
v0x5578c7dd3830_0 .net "c_i", 0 0, L_0x5578c7e04740;  1 drivers
v0x5578c7dd38d0_0 .net "carry_o", 0 0, L_0x5578c7e044c0;  1 drivers
v0x5578c7dd39a0_0 .net "sum_o", 0 0, L_0x5578c7e04130;  1 drivers
v0x5578c7dd3ae0_0 .net "tmp_carry1", 0 0, L_0x5578c7e03ff0;  1 drivers
v0x5578c7dd3b80_0 .net "tmp_carry2", 0 0, L_0x5578c7e04270;  1 drivers
v0x5578c7dd3c20_0 .net "tmp_sum", 0 0, L_0x5578c7e03c60;  1 drivers
S_0x5578c7dd10b0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dd0e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dd1d80_0 .net "a_i", 0 0, L_0x5578c7e04570;  alias, 1 drivers
v0x5578c7dd1e70_0 .net "b_i", 0 0, L_0x5578c7e04610;  alias, 1 drivers
v0x5578c7dd1f80_0 .net "carry_o", 0 0, L_0x5578c7e03ff0;  alias, 1 drivers
v0x5578c7dd2020_0 .net "sum_o", 0 0, L_0x5578c7e03c60;  alias, 1 drivers
S_0x5578c7dd1320 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dd10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e03ff0 .functor AND 1, L_0x5578c7e04570, L_0x5578c7e04610, C4<1>, C4<1>;
v0x5578c7dd1590_0 .net "a_i", 0 0, L_0x5578c7e04570;  alias, 1 drivers
v0x5578c7dd1670_0 .net "b_i", 0 0, L_0x5578c7e04610;  alias, 1 drivers
v0x5578c7dd1730_0 .net "out_o", 0 0, L_0x5578c7e03ff0;  alias, 1 drivers
S_0x5578c7dd1880 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dd10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e03c60 .functor XOR 1, L_0x5578c7e04570, L_0x5578c7e04610, C4<0>, C4<0>;
v0x5578c7dd1ab0_0 .net "a_i", 0 0, L_0x5578c7e04570;  alias, 1 drivers
v0x5578c7dd1ba0_0 .net "b_i", 0 0, L_0x5578c7e04610;  alias, 1 drivers
v0x5578c7dd1c70_0 .net "out_o", 0 0, L_0x5578c7e03c60;  alias, 1 drivers
S_0x5578c7dd2120 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dd0e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dd2dc0_0 .net "a_i", 0 0, L_0x5578c7e04740;  alias, 1 drivers
v0x5578c7dd2eb0_0 .net "b_i", 0 0, L_0x5578c7e03c60;  alias, 1 drivers
v0x5578c7dd3000_0 .net "carry_o", 0 0, L_0x5578c7e04270;  alias, 1 drivers
v0x5578c7dd30d0_0 .net "sum_o", 0 0, L_0x5578c7e04130;  alias, 1 drivers
S_0x5578c7dd2390 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dd2120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e04270 .functor AND 1, L_0x5578c7e04740, L_0x5578c7e03c60, C4<1>, C4<1>;
v0x5578c7dd25e0_0 .net "a_i", 0 0, L_0x5578c7e04740;  alias, 1 drivers
v0x5578c7dd26c0_0 .net "b_i", 0 0, L_0x5578c7e03c60;  alias, 1 drivers
v0x5578c7dd27d0_0 .net "out_o", 0 0, L_0x5578c7e04270;  alias, 1 drivers
S_0x5578c7dd28d0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dd2120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e04130 .functor XOR 1, L_0x5578c7e04740, L_0x5578c7e03c60, C4<0>, C4<0>;
v0x5578c7dd2b00_0 .net "a_i", 0 0, L_0x5578c7e04740;  alias, 1 drivers
v0x5578c7dd2bf0_0 .net "b_i", 0 0, L_0x5578c7e03c60;  alias, 1 drivers
v0x5578c7dd2c90_0 .net "out_o", 0 0, L_0x5578c7e04130;  alias, 1 drivers
S_0x5578c7dd31d0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dd0e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e044c0 .functor OR 1, L_0x5578c7e03ff0, L_0x5578c7e04270, C4<0>, C4<0>;
v0x5578c7dd33b0_0 .net "a_i", 0 0, L_0x5578c7e03ff0;  alias, 1 drivers
v0x5578c7dd34c0_0 .net "b_i", 0 0, L_0x5578c7e04270;  alias, 1 drivers
v0x5578c7dd35d0_0 .net "out_o", 0 0, L_0x5578c7e044c0;  alias, 1 drivers
S_0x5578c7dd3d00 .scope module, "u6_FullAdder" "FullAdder" 5 26, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dd6580_0 .net "a_i", 0 0, L_0x5578c7e04ea0;  1 drivers
v0x5578c7dd6620_0 .net "b_i", 0 0, L_0x5578c7e050f0;  1 drivers
v0x5578c7dd66e0_0 .net "c_i", 0 0, L_0x5578c7e05190;  1 drivers
v0x5578c7dd6780_0 .net "carry_o", 0 0, L_0x5578c7e04df0;  1 drivers
v0x5578c7dd6850_0 .net "sum_o", 0 0, L_0x5578c7e04a60;  1 drivers
v0x5578c7dd6990_0 .net "tmp_carry1", 0 0, L_0x5578c7e04920;  1 drivers
v0x5578c7dd6a30_0 .net "tmp_carry2", 0 0, L_0x5578c7e04ba0;  1 drivers
v0x5578c7dd6ad0_0 .net "tmp_sum", 0 0, L_0x5578c7e047e0;  1 drivers
S_0x5578c7dd3f60 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dd3d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dd4c30_0 .net "a_i", 0 0, L_0x5578c7e04ea0;  alias, 1 drivers
v0x5578c7dd4d20_0 .net "b_i", 0 0, L_0x5578c7e050f0;  alias, 1 drivers
v0x5578c7dd4e30_0 .net "carry_o", 0 0, L_0x5578c7e04920;  alias, 1 drivers
v0x5578c7dd4ed0_0 .net "sum_o", 0 0, L_0x5578c7e047e0;  alias, 1 drivers
S_0x5578c7dd41d0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dd3f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e04920 .functor AND 1, L_0x5578c7e04ea0, L_0x5578c7e050f0, C4<1>, C4<1>;
v0x5578c7dd4440_0 .net "a_i", 0 0, L_0x5578c7e04ea0;  alias, 1 drivers
v0x5578c7dd4520_0 .net "b_i", 0 0, L_0x5578c7e050f0;  alias, 1 drivers
v0x5578c7dd45e0_0 .net "out_o", 0 0, L_0x5578c7e04920;  alias, 1 drivers
S_0x5578c7dd4730 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dd3f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e047e0 .functor XOR 1, L_0x5578c7e04ea0, L_0x5578c7e050f0, C4<0>, C4<0>;
v0x5578c7dd4960_0 .net "a_i", 0 0, L_0x5578c7e04ea0;  alias, 1 drivers
v0x5578c7dd4a50_0 .net "b_i", 0 0, L_0x5578c7e050f0;  alias, 1 drivers
v0x5578c7dd4b20_0 .net "out_o", 0 0, L_0x5578c7e047e0;  alias, 1 drivers
S_0x5578c7dd4fd0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dd3d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dd5c70_0 .net "a_i", 0 0, L_0x5578c7e05190;  alias, 1 drivers
v0x5578c7dd5d60_0 .net "b_i", 0 0, L_0x5578c7e047e0;  alias, 1 drivers
v0x5578c7dd5eb0_0 .net "carry_o", 0 0, L_0x5578c7e04ba0;  alias, 1 drivers
v0x5578c7dd5f80_0 .net "sum_o", 0 0, L_0x5578c7e04a60;  alias, 1 drivers
S_0x5578c7dd5240 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dd4fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e04ba0 .functor AND 1, L_0x5578c7e05190, L_0x5578c7e047e0, C4<1>, C4<1>;
v0x5578c7dd5490_0 .net "a_i", 0 0, L_0x5578c7e05190;  alias, 1 drivers
v0x5578c7dd5570_0 .net "b_i", 0 0, L_0x5578c7e047e0;  alias, 1 drivers
v0x5578c7dd5680_0 .net "out_o", 0 0, L_0x5578c7e04ba0;  alias, 1 drivers
S_0x5578c7dd5780 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dd4fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e04a60 .functor XOR 1, L_0x5578c7e05190, L_0x5578c7e047e0, C4<0>, C4<0>;
v0x5578c7dd59b0_0 .net "a_i", 0 0, L_0x5578c7e05190;  alias, 1 drivers
v0x5578c7dd5aa0_0 .net "b_i", 0 0, L_0x5578c7e047e0;  alias, 1 drivers
v0x5578c7dd5b40_0 .net "out_o", 0 0, L_0x5578c7e04a60;  alias, 1 drivers
S_0x5578c7dd6080 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dd3d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e04df0 .functor OR 1, L_0x5578c7e04920, L_0x5578c7e04ba0, C4<0>, C4<0>;
v0x5578c7dd6260_0 .net "a_i", 0 0, L_0x5578c7e04920;  alias, 1 drivers
v0x5578c7dd6370_0 .net "b_i", 0 0, L_0x5578c7e04ba0;  alias, 1 drivers
v0x5578c7dd6480_0 .net "out_o", 0 0, L_0x5578c7e04df0;  alias, 1 drivers
S_0x5578c7dd6bb0 .scope module, "u7_FullAdder" "FullAdder" 5 27, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7dd9430_0 .net "a_i", 0 0, L_0x5578c7e05050;  1 drivers
v0x5578c7dd94d0_0 .net "b_i", 0 0, L_0x5578c7e05880;  1 drivers
v0x5578c7dd9590_0 .net "c_i", 0 0, L_0x5578c7e05af0;  1 drivers
v0x5578c7dd9630_0 .net "carry_o", 0 0, L_0x5578c7e057d0;  1 drivers
v0x5578c7dd9700_0 .net "sum_o", 0 0, L_0x5578c7e05440;  1 drivers
v0x5578c7dd9840_0 .net "tmp_carry1", 0 0, L_0x5578c7e05390;  1 drivers
v0x5578c7dd98e0_0 .net "tmp_carry2", 0 0, L_0x5578c7e05580;  1 drivers
v0x5578c7dd9980_0 .net "tmp_sum", 0 0, L_0x5578c7e052e0;  1 drivers
S_0x5578c7dd6e10 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dd6bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dd7ae0_0 .net "a_i", 0 0, L_0x5578c7e05050;  alias, 1 drivers
v0x5578c7dd7bd0_0 .net "b_i", 0 0, L_0x5578c7e05880;  alias, 1 drivers
v0x5578c7dd7ce0_0 .net "carry_o", 0 0, L_0x5578c7e05390;  alias, 1 drivers
v0x5578c7dd7d80_0 .net "sum_o", 0 0, L_0x5578c7e052e0;  alias, 1 drivers
S_0x5578c7dd7080 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dd6e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e05390 .functor AND 1, L_0x5578c7e05050, L_0x5578c7e05880, C4<1>, C4<1>;
v0x5578c7dd72f0_0 .net "a_i", 0 0, L_0x5578c7e05050;  alias, 1 drivers
v0x5578c7dd73d0_0 .net "b_i", 0 0, L_0x5578c7e05880;  alias, 1 drivers
v0x5578c7dd7490_0 .net "out_o", 0 0, L_0x5578c7e05390;  alias, 1 drivers
S_0x5578c7dd75e0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dd6e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e052e0 .functor XOR 1, L_0x5578c7e05050, L_0x5578c7e05880, C4<0>, C4<0>;
v0x5578c7dd7810_0 .net "a_i", 0 0, L_0x5578c7e05050;  alias, 1 drivers
v0x5578c7dd7900_0 .net "b_i", 0 0, L_0x5578c7e05880;  alias, 1 drivers
v0x5578c7dd79d0_0 .net "out_o", 0 0, L_0x5578c7e052e0;  alias, 1 drivers
S_0x5578c7dd7e80 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dd6bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dd8b20_0 .net "a_i", 0 0, L_0x5578c7e05af0;  alias, 1 drivers
v0x5578c7dd8c10_0 .net "b_i", 0 0, L_0x5578c7e052e0;  alias, 1 drivers
v0x5578c7dd8d60_0 .net "carry_o", 0 0, L_0x5578c7e05580;  alias, 1 drivers
v0x5578c7dd8e30_0 .net "sum_o", 0 0, L_0x5578c7e05440;  alias, 1 drivers
S_0x5578c7dd80f0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dd7e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e05580 .functor AND 1, L_0x5578c7e05af0, L_0x5578c7e052e0, C4<1>, C4<1>;
v0x5578c7dd8340_0 .net "a_i", 0 0, L_0x5578c7e05af0;  alias, 1 drivers
v0x5578c7dd8420_0 .net "b_i", 0 0, L_0x5578c7e052e0;  alias, 1 drivers
v0x5578c7dd8530_0 .net "out_o", 0 0, L_0x5578c7e05580;  alias, 1 drivers
S_0x5578c7dd8630 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dd7e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e05440 .functor XOR 1, L_0x5578c7e05af0, L_0x5578c7e052e0, C4<0>, C4<0>;
v0x5578c7dd8860_0 .net "a_i", 0 0, L_0x5578c7e05af0;  alias, 1 drivers
v0x5578c7dd8950_0 .net "b_i", 0 0, L_0x5578c7e052e0;  alias, 1 drivers
v0x5578c7dd89f0_0 .net "out_o", 0 0, L_0x5578c7e05440;  alias, 1 drivers
S_0x5578c7dd8f30 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dd6bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e057d0 .functor OR 1, L_0x5578c7e05390, L_0x5578c7e05580, C4<0>, C4<0>;
v0x5578c7dd9110_0 .net "a_i", 0 0, L_0x5578c7e05390;  alias, 1 drivers
v0x5578c7dd9220_0 .net "b_i", 0 0, L_0x5578c7e05580;  alias, 1 drivers
v0x5578c7dd9330_0 .net "out_o", 0 0, L_0x5578c7e057d0;  alias, 1 drivers
S_0x5578c7dd9a60 .scope module, "u8_FullAdder" "FullAdder" 5 28, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7ddc2e0_0 .net "a_i", 0 0, L_0x5578c7e061c0;  1 drivers
v0x5578c7ddc380_0 .net "b_i", 0 0, L_0x5578c7e06330;  1 drivers
v0x5578c7ddc440_0 .net "c_i", 0 0, L_0x5578c7e063d0;  1 drivers
v0x5578c7ddc4e0_0 .net "carry_o", 0 0, L_0x5578c7e06110;  1 drivers
v0x5578c7ddc5b0_0 .net "sum_o", 0 0, L_0x5578c7e05d80;  1 drivers
v0x5578c7ddc6f0_0 .net "tmp_carry1", 0 0, L_0x5578c7e05c40;  1 drivers
v0x5578c7ddc790_0 .net "tmp_carry2", 0 0, L_0x5578c7e05ec0;  1 drivers
v0x5578c7ddc830_0 .net "tmp_sum", 0 0, L_0x5578c7e05b90;  1 drivers
S_0x5578c7dd9cc0 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7dd9a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dda990_0 .net "a_i", 0 0, L_0x5578c7e061c0;  alias, 1 drivers
v0x5578c7ddaa80_0 .net "b_i", 0 0, L_0x5578c7e06330;  alias, 1 drivers
v0x5578c7ddab90_0 .net "carry_o", 0 0, L_0x5578c7e05c40;  alias, 1 drivers
v0x5578c7ddac30_0 .net "sum_o", 0 0, L_0x5578c7e05b90;  alias, 1 drivers
S_0x5578c7dd9f30 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dd9cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e05c40 .functor AND 1, L_0x5578c7e061c0, L_0x5578c7e06330, C4<1>, C4<1>;
v0x5578c7dda1a0_0 .net "a_i", 0 0, L_0x5578c7e061c0;  alias, 1 drivers
v0x5578c7dda280_0 .net "b_i", 0 0, L_0x5578c7e06330;  alias, 1 drivers
v0x5578c7dda340_0 .net "out_o", 0 0, L_0x5578c7e05c40;  alias, 1 drivers
S_0x5578c7dda490 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dd9cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e05b90 .functor XOR 1, L_0x5578c7e061c0, L_0x5578c7e06330, C4<0>, C4<0>;
v0x5578c7dda6c0_0 .net "a_i", 0 0, L_0x5578c7e061c0;  alias, 1 drivers
v0x5578c7dda7b0_0 .net "b_i", 0 0, L_0x5578c7e06330;  alias, 1 drivers
v0x5578c7dda880_0 .net "out_o", 0 0, L_0x5578c7e05b90;  alias, 1 drivers
S_0x5578c7ddad30 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7dd9a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7ddb9d0_0 .net "a_i", 0 0, L_0x5578c7e063d0;  alias, 1 drivers
v0x5578c7ddbac0_0 .net "b_i", 0 0, L_0x5578c7e05b90;  alias, 1 drivers
v0x5578c7ddbc10_0 .net "carry_o", 0 0, L_0x5578c7e05ec0;  alias, 1 drivers
v0x5578c7ddbce0_0 .net "sum_o", 0 0, L_0x5578c7e05d80;  alias, 1 drivers
S_0x5578c7ddafa0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7ddad30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e05ec0 .functor AND 1, L_0x5578c7e063d0, L_0x5578c7e05b90, C4<1>, C4<1>;
v0x5578c7ddb1f0_0 .net "a_i", 0 0, L_0x5578c7e063d0;  alias, 1 drivers
v0x5578c7ddb2d0_0 .net "b_i", 0 0, L_0x5578c7e05b90;  alias, 1 drivers
v0x5578c7ddb3e0_0 .net "out_o", 0 0, L_0x5578c7e05ec0;  alias, 1 drivers
S_0x5578c7ddb4e0 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7ddad30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e05d80 .functor XOR 1, L_0x5578c7e063d0, L_0x5578c7e05b90, C4<0>, C4<0>;
v0x5578c7ddb710_0 .net "a_i", 0 0, L_0x5578c7e063d0;  alias, 1 drivers
v0x5578c7ddb800_0 .net "b_i", 0 0, L_0x5578c7e05b90;  alias, 1 drivers
v0x5578c7ddb8a0_0 .net "out_o", 0 0, L_0x5578c7e05d80;  alias, 1 drivers
S_0x5578c7ddbde0 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7dd9a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e06110 .functor OR 1, L_0x5578c7e05c40, L_0x5578c7e05ec0, C4<0>, C4<0>;
v0x5578c7ddbfc0_0 .net "a_i", 0 0, L_0x5578c7e05c40;  alias, 1 drivers
v0x5578c7ddc0d0_0 .net "b_i", 0 0, L_0x5578c7e05ec0;  alias, 1 drivers
v0x5578c7ddc1e0_0 .net "out_o", 0 0, L_0x5578c7e06110;  alias, 1 drivers
S_0x5578c7ddc910 .scope module, "u9_FullAdder" "FullAdder" 5 29, 6 14 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
v0x5578c7ddf190_0 .net "a_i", 0 0, L_0x5578c7e06c90;  1 drivers
v0x5578c7ddf230_0 .net "b_i", 0 0, L_0x5578c7e06d30;  1 drivers
v0x5578c7ddf2f0_0 .net "c_i", 0 0, L_0x5578c7e06ec0;  1 drivers
v0x5578c7ddf390_0 .net "carry_o", 0 0, L_0x5578c7e06be0;  1 drivers
v0x5578c7ddf460_0 .net "sum_o", 0 0, L_0x5578c7e06850;  1 drivers
v0x5578c7ddf5a0_0 .net "tmp_carry1", 0 0, L_0x5578c7e06710;  1 drivers
v0x5578c7ddf640_0 .net "tmp_carry2", 0 0, L_0x5578c7e06990;  1 drivers
v0x5578c7ddf6e0_0 .net "tmp_sum", 0 0, L_0x5578c7e06660;  1 drivers
S_0x5578c7ddcb70 .scope module, "u1_HalfAdder" "HalfAdder" 6 26, 7 13 0, S_0x5578c7ddc910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7ddd840_0 .net "a_i", 0 0, L_0x5578c7e06c90;  alias, 1 drivers
v0x5578c7ddd930_0 .net "b_i", 0 0, L_0x5578c7e06d30;  alias, 1 drivers
v0x5578c7ddda40_0 .net "carry_o", 0 0, L_0x5578c7e06710;  alias, 1 drivers
v0x5578c7dddae0_0 .net "sum_o", 0 0, L_0x5578c7e06660;  alias, 1 drivers
S_0x5578c7ddcde0 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7ddcb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e06710 .functor AND 1, L_0x5578c7e06c90, L_0x5578c7e06d30, C4<1>, C4<1>;
v0x5578c7ddd050_0 .net "a_i", 0 0, L_0x5578c7e06c90;  alias, 1 drivers
v0x5578c7ddd130_0 .net "b_i", 0 0, L_0x5578c7e06d30;  alias, 1 drivers
v0x5578c7ddd1f0_0 .net "out_o", 0 0, L_0x5578c7e06710;  alias, 1 drivers
S_0x5578c7ddd340 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7ddcb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e06660 .functor XOR 1, L_0x5578c7e06c90, L_0x5578c7e06d30, C4<0>, C4<0>;
v0x5578c7ddd570_0 .net "a_i", 0 0, L_0x5578c7e06c90;  alias, 1 drivers
v0x5578c7ddd660_0 .net "b_i", 0 0, L_0x5578c7e06d30;  alias, 1 drivers
v0x5578c7ddd730_0 .net "out_o", 0 0, L_0x5578c7e06660;  alias, 1 drivers
S_0x5578c7dddbe0 .scope module, "u2_HalfAdder" "HalfAdder" 6 33, 7 13 0, S_0x5578c7ddc910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7dde880_0 .net "a_i", 0 0, L_0x5578c7e06ec0;  alias, 1 drivers
v0x5578c7dde970_0 .net "b_i", 0 0, L_0x5578c7e06660;  alias, 1 drivers
v0x5578c7ddeac0_0 .net "carry_o", 0 0, L_0x5578c7e06990;  alias, 1 drivers
v0x5578c7ddeb90_0 .net "sum_o", 0 0, L_0x5578c7e06850;  alias, 1 drivers
S_0x5578c7ddde50 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7dddbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e06990 .functor AND 1, L_0x5578c7e06ec0, L_0x5578c7e06660, C4<1>, C4<1>;
v0x5578c7dde0a0_0 .net "a_i", 0 0, L_0x5578c7e06ec0;  alias, 1 drivers
v0x5578c7dde180_0 .net "b_i", 0 0, L_0x5578c7e06660;  alias, 1 drivers
v0x5578c7dde290_0 .net "out_o", 0 0, L_0x5578c7e06990;  alias, 1 drivers
S_0x5578c7dde390 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7dddbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e06850 .functor XOR 1, L_0x5578c7e06ec0, L_0x5578c7e06660, C4<0>, C4<0>;
v0x5578c7dde5c0_0 .net "a_i", 0 0, L_0x5578c7e06ec0;  alias, 1 drivers
v0x5578c7dde6b0_0 .net "b_i", 0 0, L_0x5578c7e06660;  alias, 1 drivers
v0x5578c7dde750_0 .net "out_o", 0 0, L_0x5578c7e06850;  alias, 1 drivers
S_0x5578c7ddec90 .scope module, "u_Or" "Or" 6 40, 10 11 0, S_0x5578c7ddc910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e06be0 .functor OR 1, L_0x5578c7e06710, L_0x5578c7e06990, C4<0>, C4<0>;
v0x5578c7ddee70_0 .net "a_i", 0 0, L_0x5578c7e06710;  alias, 1 drivers
v0x5578c7ddef80_0 .net "b_i", 0 0, L_0x5578c7e06990;  alias, 1 drivers
v0x5578c7ddf090_0 .net "out_o", 0 0, L_0x5578c7e06be0;  alias, 1 drivers
S_0x5578c7ddf7c0 .scope module, "u_HalfAdder" "HalfAdder" 5 20, 7 13 0, S_0x5578c7db3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
v0x5578c7de0440_0 .net "a_i", 0 0, L_0x5578c7e01c70;  1 drivers
v0x5578c7de0530_0 .net "b_i", 0 0, L_0x5578c7e01d10;  1 drivers
v0x5578c7de0640_0 .net "carry_o", 0 0, L_0x5578c7e008a0;  1 drivers
v0x5578c7de06e0_0 .net "sum_o", 0 0, L_0x5578c7e016c0;  1 drivers
S_0x5578c7ddfa10 .scope module, "u_And" "And" 7 26, 8 11 0, S_0x5578c7ddf7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e008a0 .functor AND 1, L_0x5578c7e01c70, L_0x5578c7e01d10, C4<1>, C4<1>;
v0x5578c7ddfc80_0 .net "a_i", 0 0, L_0x5578c7e01c70;  alias, 1 drivers
v0x5578c7ddfd60_0 .net "b_i", 0 0, L_0x5578c7e01d10;  alias, 1 drivers
v0x5578c7ddfe20_0 .net "out_o", 0 0, L_0x5578c7e008a0;  alias, 1 drivers
S_0x5578c7ddff40 .scope module, "u_Xor" "Xor" 7 20, 9 11 0, S_0x5578c7ddf7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
L_0x5578c7e016c0 .functor XOR 1, L_0x5578c7e01c70, L_0x5578c7e01d10, C4<0>, C4<0>;
v0x5578c7de0170_0 .net "a_i", 0 0, L_0x5578c7e01c70;  alias, 1 drivers
v0x5578c7de0260_0 .net "b_i", 0 0, L_0x5578c7e01d10;  alias, 1 drivers
v0x5578c7de0330_0 .net "out_o", 0 0, L_0x5578c7e016c0;  alias, 1 drivers
S_0x5578c7d89c60 .scope module, "Mux" "Mux" 19 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 1 "out_o";
o0x7f87e9863198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7de0de0_0 .net "a_i", 0 0, o0x7f87e9863198;  0 drivers
o0x7f87e98631c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7de0ea0_0 .net "b_i", 0 0, o0x7f87e98631c8;  0 drivers
v0x5578c7de0f60_0 .net "out_o", 0 0, L_0x5578c7e0bd30;  1 drivers
o0x7f87e9863228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578c7de1030_0 .net "sel_i", 0 0, o0x7f87e9863228;  0 drivers
L_0x5578c7e0bd30 .functor MUXZ 1, o0x7f87e9863198, o0x7f87e98631c8, o0x7f87e9863228, C4<>;
S_0x5578c7d87ca0 .scope module, "Mux8Way16" "Mux8Way16" 20 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 16 "c_i";
    .port_info 3 /INPUT 16 "d_i";
    .port_info 4 /INPUT 16 "e_i";
    .port_info 5 /INPUT 16 "f_i";
    .port_info 6 /INPUT 16 "g_i";
    .port_info 7 /INPUT 16 "h_i";
    .port_info 8 /INPUT 3 "sel_i";
    .port_info 9 /OUTPUT 16 "out_o";
o0x7f87e9863408 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de3320_0 .net "a_i", 15 0, o0x7f87e9863408;  0 drivers
o0x7f87e9863438 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de3400_0 .net "b_i", 15 0, o0x7f87e9863438;  0 drivers
o0x7f87e9863468 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de34d0_0 .net "c_i", 15 0, o0x7f87e9863468;  0 drivers
o0x7f87e9863498 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de35d0_0 .net "d_i", 15 0, o0x7f87e9863498;  0 drivers
o0x7f87e9863738 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de36a0_0 .net "e_i", 15 0, o0x7f87e9863738;  0 drivers
o0x7f87e9863768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de3790_0 .net "f_i", 15 0, o0x7f87e9863768;  0 drivers
o0x7f87e9863798 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de3860_0 .net "g_i", 15 0, o0x7f87e9863798;  0 drivers
o0x7f87e98637c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5578c7de3930_0 .net "h_i", 15 0, o0x7f87e98637c8;  0 drivers
v0x5578c7de3a00_0 .net "out_o", 15 0, L_0x5578c7e0c850;  1 drivers
o0x7f87e9863a98 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5578c7de3b60_0 .net "sel_i", 2 0, o0x7f87e9863a98;  0 drivers
v0x5578c7de3c00_0 .net "tmp1", 15 0, L_0x5578c7e0c110;  1 drivers
v0x5578c7de3cc0_0 .net "tmp2", 15 0, L_0x5578c7e0c640;  1 drivers
L_0x5578c7e0c1f0 .part o0x7f87e9863a98, 0, 2;
L_0x5578c7e0c720 .part o0x7f87e9863a98, 0, 2;
L_0x5578c7e0ca10 .part o0x7f87e9863a98, 2, 1;
S_0x5578c7de11a0 .scope module, "u1_Mux4Way16" "Mux4Way16" 20 42, 21 21 0, S_0x5578c7d87ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 16 "c_i";
    .port_info 3 /INPUT 16 "d_i";
    .port_info 4 /INPUT 2 "sel_i";
    .port_info 5 /OUTPUT 16 "out_o";
v0x5578c7de1440_0 .net *"_ivl_1", 0 0, L_0x5578c7e0bdf0;  1 drivers
v0x5578c7de1540_0 .net *"_ivl_3", 0 0, L_0x5578c7e0be90;  1 drivers
v0x5578c7de1620_0 .net *"_ivl_4", 15 0, L_0x5578c7e0bf30;  1 drivers
v0x5578c7de16e0_0 .net *"_ivl_7", 0 0, L_0x5578c7e0bfd0;  1 drivers
v0x5578c7de17c0_0 .net *"_ivl_8", 15 0, L_0x5578c7e0c070;  1 drivers
v0x5578c7de18f0_0 .net "a_i", 15 0, o0x7f87e9863408;  alias, 0 drivers
v0x5578c7de19d0_0 .net "b_i", 15 0, o0x7f87e9863438;  alias, 0 drivers
v0x5578c7de1ab0_0 .net "c_i", 15 0, o0x7f87e9863468;  alias, 0 drivers
v0x5578c7de1b90_0 .net "d_i", 15 0, o0x7f87e9863498;  alias, 0 drivers
v0x5578c7de1d00_0 .net "out_o", 15 0, L_0x5578c7e0c110;  alias, 1 drivers
v0x5578c7de1de0_0 .net "sel_i", 1 0, L_0x5578c7e0c1f0;  1 drivers
L_0x5578c7e0bdf0 .part L_0x5578c7e0c1f0, 0, 1;
L_0x5578c7e0be90 .part L_0x5578c7e0c1f0, 1, 1;
L_0x5578c7e0bf30 .functor MUXZ 16, o0x7f87e9863438, o0x7f87e9863498, L_0x5578c7e0be90, C4<>;
L_0x5578c7e0bfd0 .part L_0x5578c7e0c1f0, 1, 1;
L_0x5578c7e0c070 .functor MUXZ 16, o0x7f87e9863408, o0x7f87e9863468, L_0x5578c7e0bfd0, C4<>;
L_0x5578c7e0c110 .functor MUXZ 16, L_0x5578c7e0c070, L_0x5578c7e0bf30, L_0x5578c7e0bdf0, C4<>;
S_0x5578c7de1f80 .scope module, "u2_Mux4Way16" "Mux4Way16" 20 51, 21 21 0, S_0x5578c7d87ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 16 "c_i";
    .port_info 3 /INPUT 16 "d_i";
    .port_info 4 /INPUT 2 "sel_i";
    .port_info 5 /OUTPUT 16 "out_o";
v0x5578c7de21d0_0 .net *"_ivl_1", 0 0, L_0x5578c7e0c320;  1 drivers
v0x5578c7de22b0_0 .net *"_ivl_3", 0 0, L_0x5578c7e0c3c0;  1 drivers
v0x5578c7de2390_0 .net *"_ivl_4", 15 0, L_0x5578c7e0c460;  1 drivers
v0x5578c7de2450_0 .net *"_ivl_7", 0 0, L_0x5578c7e0c500;  1 drivers
v0x5578c7de2530_0 .net *"_ivl_8", 15 0, L_0x5578c7e0c5a0;  1 drivers
v0x5578c7de2660_0 .net "a_i", 15 0, o0x7f87e9863738;  alias, 0 drivers
v0x5578c7de2740_0 .net "b_i", 15 0, o0x7f87e9863768;  alias, 0 drivers
v0x5578c7de2820_0 .net "c_i", 15 0, o0x7f87e9863798;  alias, 0 drivers
v0x5578c7de2900_0 .net "d_i", 15 0, o0x7f87e98637c8;  alias, 0 drivers
v0x5578c7de2a70_0 .net "out_o", 15 0, L_0x5578c7e0c640;  alias, 1 drivers
v0x5578c7de2b50_0 .net "sel_i", 1 0, L_0x5578c7e0c720;  1 drivers
L_0x5578c7e0c320 .part L_0x5578c7e0c720, 0, 1;
L_0x5578c7e0c3c0 .part L_0x5578c7e0c720, 1, 1;
L_0x5578c7e0c460 .functor MUXZ 16, o0x7f87e9863768, o0x7f87e98637c8, L_0x5578c7e0c3c0, C4<>;
L_0x5578c7e0c500 .part L_0x5578c7e0c720, 1, 1;
L_0x5578c7e0c5a0 .functor MUXZ 16, o0x7f87e9863738, o0x7f87e9863798, L_0x5578c7e0c500, C4<>;
L_0x5578c7e0c640 .functor MUXZ 16, L_0x5578c7e0c5a0, L_0x5578c7e0c460, L_0x5578c7e0c320, C4<>;
S_0x5578c7de2cf0 .scope module, "u_Mux16" "Mux16" 20 60, 4 12 0, S_0x5578c7d87ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /INPUT 1 "sel_i";
    .port_info 3 /OUTPUT 16 "out_o";
v0x5578c7de2f20_0 .net "a_i", 15 0, L_0x5578c7e0c110;  alias, 1 drivers
v0x5578c7de3010_0 .net "b_i", 15 0, L_0x5578c7e0c640;  alias, 1 drivers
v0x5578c7de30e0_0 .net "out_o", 15 0, L_0x5578c7e0c850;  alias, 1 drivers
v0x5578c7de31b0_0 .net "sel_i", 0 0, L_0x5578c7e0ca10;  1 drivers
L_0x5578c7e0c850 .functor MUXZ 16, L_0x5578c7e0c110, L_0x5578c7e0c640, L_0x5578c7e0ca10, C4<>;
S_0x5578c7d7eeb0 .scope module, "Nand" "Nand" 22 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "out_o";
o0x7f87e9863cd8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f87e9863d08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5578c7e0cab0 .functor AND 1, o0x7f87e9863cd8, o0x7f87e9863d08, C4<1>, C4<1>;
L_0x5578c7e0cb20 .functor NOT 1, L_0x5578c7e0cab0, C4<0>, C4<0>, C4<0>;
v0x5578c7de3f10_0 .net *"_ivl_0", 0 0, L_0x5578c7e0cab0;  1 drivers
v0x5578c7de4010_0 .net "a_i", 0 0, o0x7f87e9863cd8;  0 drivers
v0x5578c7de40d0_0 .net "b_i", 0 0, o0x7f87e9863d08;  0 drivers
v0x5578c7de4170_0 .net "out_o", 0 0, L_0x5578c7e0cb20;  1 drivers
S_0x5578c7d5bd40 .scope module, "Not" "Not" 23 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_i";
    .port_info 1 /OUTPUT 1 "out_o";
o0x7f87e9863df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5578c7e0cb90 .functor NOT 1, o0x7f87e9863df8, C4<0>, C4<0>, C4<0>;
v0x5578c7de42b0_0 .net "in_i", 0 0, o0x7f87e9863df8;  0 drivers
v0x5578c7de4370_0 .net "out_o", 0 0, L_0x5578c7e0cb90;  1 drivers
S_0x5578c7d5a3f0 .scope module, "Or16" "Or16" 24 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_i";
    .port_info 1 /INPUT 16 "b_i";
    .port_info 2 /OUTPUT 16 "out_o";
o0x7f87e9863eb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
o0x7f87e9863ee8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5578c7e0cc00 .functor OR 16, o0x7f87e9863eb8, o0x7f87e9863ee8, C4<0000000000000000>, C4<0000000000000000>;
v0x5578c7de4490_0 .net "a_i", 15 0, o0x7f87e9863eb8;  0 drivers
v0x5578c7de4570_0 .net "b_i", 15 0, o0x7f87e9863ee8;  0 drivers
v0x5578c7de4650_0 .net "out_o", 15 0, L_0x5578c7e0cc00;  1 drivers
S_0x5578c7d58aa0 .scope module, "Or8Way" "Or8Way" 25 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in_i";
    .port_info 1 /OUTPUT 1 "out_o";
o0x7f87e9863fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5578c7de4790_0 .net "in_i", 7 0, o0x7f87e9863fd8;  0 drivers
v0x5578c7de4870_0 .net "out_o", 0 0, L_0x5578c7e0cc70;  1 drivers
L_0x5578c7e0cc70 .reduce/or o0x7f87e9863fd8;
    .scope S_0x5578c7d46cc0;
T_0 ;
    %wait E_0x5578c7d339a0;
    %load/vec4 v0x5578c7dae790_0;
    %assign/vec4 v0x5578c7dae850_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5578c7dae9a0;
T_1 ;
    %wait E_0x5578c7d2dc60;
    %load/vec4 v0x5578c7daed10_0;
    %assign/vec4 v0x5578c7daedd0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5578c7d71210;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5578c7daef20_0;
    %inv;
    %store/vec4 v0x5578c7daef20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5578c7d71210;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %vpi_call 13 19 "$display", "test running..." {0 0 0};
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578c7daeff0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 13 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5578c7d71210;
T_4 ;
    %vpi_call 13 41 "$dumpfile", "vtest/dumpfile/DFF.vcd" {0 0 0};
    %vpi_call 13 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578c7d71210 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "vrtl/ALU.v";
    "vrtl/Not16.v";
    "vrtl/Mux16.v";
    "vrtl/Add16.v";
    "vrtl/FullAdder.v";
    "vrtl/HalfAdder.v";
    "vrtl/And.v";
    "vrtl/Xor.v";
    "vrtl/Or.v";
    "vrtl/And16.v";
    "vrtl/Bit.v";
    "vtest/DFF_tb.v";
    "vrtl/DFF.v";
    "vrtl/DMux8Way.v";
    "vrtl/DMux4Way.v";
    "vrtl/DMux.v";
    "vrtl/Inc16.v";
    "vrtl/Mux.v";
    "vrtl/Mux8Way16.v";
    "vrtl/Mux4Way16.v";
    "vrtl/Nand.v";
    "vrtl/Not.v";
    "vrtl/Or16.v";
    "vrtl/Or8Way.v";
