// Seed: 2985166148
module module_0 (
    output wire module_0
    , id_10,
    input wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wor id_7,
    output tri id_8
);
  logic id_11;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    output wire id_7,
    output tri1 id_8
);
  assign id_0 = id_4 !== id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_3,
      id_8,
      id_3,
      id_5,
      id_6,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
