# compile verilog/system verilog design source files
verilog   \
"../../../../../../../ip_repo/accelerator_2049_1.0/src/mat_mul.v" \

sv   \
"../../../../../../../ip_repo/accelerator_2049_1.0/src/accelerator_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
