read_verilog ../top_for_while.v
