Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov  8 02:45:55 2025
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   695 |
|    Minimum number of control sets                        |   695 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1532 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   695 |
| >= 0 to < 4        |    80 |
| >= 4 to < 6        |    75 |
| >= 6 to < 8        |    45 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    59 |
| >= 14 to < 16      |    12 |
| >= 16              |   354 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1141 |          451 |
| No           | No                    | Yes                    |              72 |           24 |
| No           | Yes                   | No                     |             638 |          279 |
| Yes          | No                    | No                     |            1692 |          420 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           10277 |         3127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/shift_qual                                                                                             |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/shift_qual                                                                                             |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/shift                                                                                                                                    |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/second_level[5].b2/inst/broadcaster_core/m_ready_d[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/second_level[1].b2/inst/broadcaster_core/m_ready_d[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/second_level[0].b2/inst/broadcaster_core/m_ready_d[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/second_level[3].b2/inst/broadcaster_core/m_ready_d[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/second_level[6].b2/inst/broadcaster_core/m_ready_d[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/second_level[4].b2/inst/broadcaster_core/m_ready_d[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/Lpf_reset                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/Lpf_reset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_incr_dbeat_cntr                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr[3]_i_1_n_0                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt[3]_i_1_n_0                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/final_switch/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/gen_configurable_response.gen_max_xfer_per_arb_cntr.xfer_cnt0                                                                  | design_1_i/repeater_0/inst/final_switch/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/second_level[2].b2/inst/broadcaster_core/m_ready_d[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/is_handshake                                                                                                                                                                       | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/data_it[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.r_acceptance[4]_i_1_n_0                                                                                                                 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/shift_qual                                                                                                                 |                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance[4]_i_1_n_0                                                                                                                 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/p_0_in                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                       |                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[2].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat7_out                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr0                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_1_n_0                                                                                                                             | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[4].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[3].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[6].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_all_idle                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[5].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[5].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[0].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/b1/inst/broadcaster_core/m_ready_d[6]_i_1_n_0                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[1].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[4].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[1].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                                                                                                                              | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[0].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[2].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[3].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[7].sw1/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/shift                                                                  |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[7].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/switch_1st[6].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_all_idle                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                        | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                             | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/final_switch/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i[23]                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[12]                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/axis_slave_inst_i_1_n_0                                                                                                                                                                                                | design_1_i/repeater_0/inst/lg_inst/x_len_pipe[0][7]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_2_n_0                                                                                                                                                   | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/x_it[8]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0 |                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.wcnt_last1_out                                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                          | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[2].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[2].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[7].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[7].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[6].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[6].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      |                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[3].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[3].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[5].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[5].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_i_1_n_0                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[4].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[4].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[0].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[0].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/switch_1st[1].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[1]_i_1_n_0                                                | design_1_i/repeater_0/inst/switch_1st[1].sw1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                    |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/dout[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/repeater_0/inst/final_switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/stage5/ovalid                                                                                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/dout[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/stage4/tID_s4[11]_i_1_n_0                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/stage4/ovalid                                                                                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/stage2/ovalid                                                                                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/stage1/ovalid                                                                                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/tID_s0[11]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/valid_s0                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/dout[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/dout[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/dout[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                   | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                                                             | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/header                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                         |                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                         |                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[12]                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i[13]_i_1_n_0                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst   |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst   |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[10]                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy      |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                    |                                                                                                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[15]_i_1_n_0                                                       |                                                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy      |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                            |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/CEC                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/z_diff[0][15]_i_1_n_0                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                            |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                 |                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[15]_i_2_n_0                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                            |                                                                                                                                                                                                                                            |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[0]                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[1]                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d[1]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                            |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               12 |             20 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                          |                4 |             21 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1067]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                            |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_0_in                                                                                                                           |                5 |             21 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |               12 |             23 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/stage4/tID_s4_latch                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid                                                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_i_1_n_0                                                                                                                                               |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/final_switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[2]_i_1_n_0                                                     | design_1_i/repeater_0/inst/final_switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                                    |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                        |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1128]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                            |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/lambdagen_inst/stage4/tID_s4_latch                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[3].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/header_reg[31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[18]                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[6]                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                          |                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_n_0                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[7].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[2].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[6].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[0].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[5].raster_cores[0].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[0][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/lambda_diff                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[4].raster_cores[2].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[1][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[2][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/lambda_diff[0][31]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       |                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       |                                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][0]_i_1_n_0                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awtrans_cntr                                                                                                                            |                                                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr                                                                                                                            |                                                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |               15 |             34 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                            |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                            |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                          |                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][3][userdata][7]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1129]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                            |                6 |             38 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/axis_slave_inst_i_1_n_0                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1128]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                            |                5 |             38 |         7.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |               16 |             38 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                            |                5 |             38 |         7.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1129]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |             39 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                            |                5 |             39 |         7.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                            |                6 |             39 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/axis_slave_inst_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                6 |             40 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[34]_i_1_n_0                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                6 |             42 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                7 |             43 |         6.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_2_n_0                                                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                   |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_2_n_0                                                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                   |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                            |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                            |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                            |                8 |             49 |         6.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                            |                7 |             49 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                            |               19 |             60 |         3.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                            |               17 |             60 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                            |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                            |               15 |             63 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/axis_master_inst/src_enable                                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                            |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                            |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               15 |             70 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               16 |             73 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                            |               13 |             73 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                            |               15 |             73 |         4.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               14 |             75 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                               |               33 |             78 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             78 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               14 |             79 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             82 |         5.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/repeater_0/inst/lg_inst/axis_slave_inst/handshake                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               23 |             82 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               17 |             85 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                            |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                            |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                            |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                            |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |              454 |           1144 |         2.52 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


