<stg><name>AXI_zeros</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_zeros

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_zeros, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %in_zeros_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_zeros

]]></Node>
<StgValue><ssdm name="in_zeros_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:9 %counter_load = load i32 %counter

]]></Node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln9 = br void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %j = phi i9 0, void, i9 %j_1, void %.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %j_1 = add i9 %j, i9 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %icmp_ln9 = icmp_eq  i9 %j, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln9 = br i1 %icmp_ln9, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:2 %tmp_last_V = icmp_eq  i9 %j, i9 255

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
.split:3 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %in_zeros_read, i8 255, i8 0, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
.split:3 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %in_zeros_read, i8 255, i8 0, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln9 = add i32 %counter_load, i32 256

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln21 = store i32 %add_ln9, i32 %counter

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
:2 %ret_ln26 = ret

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="in_zeros" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_zeros"/></StgValue>
</port>
<port id="43" name="out_stream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</port>
<port id="44" name="out_stream_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</port>
<port id="45" name="out_stream_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</port>
<port id="46" name="out_stream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</port>
<port id="47" name="counter" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="counter"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="empty_3" to="spectopmodule_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="in_zeros" to="specbitsmap_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="in_zeros" to="specinterface_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="59" from="empty" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="77" from="out_stream_V_data_V" to="specinterface_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="78" from="out_stream_V_keep_V" to="specinterface_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="79" from="out_stream_V_strb_V" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="80" from="out_stream_V_last_V" to="specinterface_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="82" from="empty_1" to="specinterface_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="87" from="empty_2" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="96" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="100" from="out_stream_V_data_V" to="specbitsmap_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="102" from="out_stream_V_keep_V" to="specbitsmap_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="104" from="out_stream_V_strb_V" to="specbitsmap_ln0" fromId="45" toId="12">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="13">
</dataflow>
<dataflow id="106" from="out_stream_V_last_V" to="specbitsmap_ln0" fromId="46" toId="13">
</dataflow>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i64" to="in_zeros_read" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="in_zeros" to="in_zeros_read" fromId="42" toId="14">
</dataflow>
<dataflow id="110" from="counter" to="counter_load" fromId="47" toId="15">
</dataflow>
<dataflow id="112" from="StgValue_111" to="j" fromId="111" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln9" to="j" fromId="16" toId="17">
</dataflow>
<dataflow id="114" from="j_1" to="j" fromId="18" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln0" to="j" fromId="27" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="116" from="j" to="j_1" fromId="17" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_117" to="j_1" fromId="117" toId="18">
</dataflow>
<dataflow id="119" from="j" to="icmp_ln9" fromId="17" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln9" fromId="120" toId="19">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="122" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_124" to="empty" fromId="124" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_124" to="empty" fromId="124" toId="20">
</dataflow>
<dataflow id="128" from="icmp_ln9" to="br_ln9" fromId="19" toId="21">
</dataflow>
<dataflow id="129" from="j" to="tmp_last_V" fromId="17" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_130" to="tmp_last_V" fromId="130" toId="22">
</dataflow>
<dataflow id="133" from="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A" to="write_ln304" fromId="132" toId="23">
</dataflow>
<dataflow id="134" from="out_stream_V_data_V" to="write_ln304" fromId="43" toId="23">
</dataflow>
<dataflow id="135" from="out_stream_V_keep_V" to="write_ln304" fromId="44" toId="23">
</dataflow>
<dataflow id="136" from="out_stream_V_strb_V" to="write_ln304" fromId="45" toId="23">
</dataflow>
<dataflow id="137" from="out_stream_V_last_V" to="write_ln304" fromId="46" toId="23">
</dataflow>
<dataflow id="138" from="in_zeros_read" to="write_ln304" fromId="14" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_139" to="write_ln304" fromId="139" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_141" to="write_ln304" fromId="141" toId="23">
</dataflow>
<dataflow id="143" from="tmp_last_V" to="write_ln304" fromId="22" toId="23">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="144" toId="24">
</dataflow>
<dataflow id="146" from="StgValue_83" to="specpipeline_ln9" fromId="83" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_60" to="specpipeline_ln9" fromId="60" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_60" to="specpipeline_ln9" fromId="60" toId="24">
</dataflow>
<dataflow id="149" from="StgValue_60" to="specpipeline_ln9" fromId="60" toId="24">
</dataflow>
<dataflow id="150" from="empty_0" to="specpipeline_ln9" fromId="63" toId="24">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="151" toId="25">
</dataflow>
<dataflow id="154" from="empty_4" to="specloopname_ln9" fromId="153" toId="25">
</dataflow>
<dataflow id="155" from="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A" to="write_ln304" fromId="132" toId="26">
</dataflow>
<dataflow id="156" from="out_stream_V_data_V" to="write_ln304" fromId="43" toId="26">
</dataflow>
<dataflow id="157" from="out_stream_V_keep_V" to="write_ln304" fromId="44" toId="26">
</dataflow>
<dataflow id="158" from="out_stream_V_strb_V" to="write_ln304" fromId="45" toId="26">
</dataflow>
<dataflow id="159" from="out_stream_V_last_V" to="write_ln304" fromId="46" toId="26">
</dataflow>
<dataflow id="160" from="in_zeros_read" to="write_ln304" fromId="14" toId="26">
</dataflow>
<dataflow id="161" from="StgValue_139" to="write_ln304" fromId="139" toId="26">
</dataflow>
<dataflow id="162" from="StgValue_141" to="write_ln304" fromId="141" toId="26">
</dataflow>
<dataflow id="163" from="tmp_last_V" to="write_ln304" fromId="22" toId="26">
</dataflow>
<dataflow id="164" from="counter_load" to="add_ln9" fromId="15" toId="28">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln9" fromId="165" toId="28">
</dataflow>
<dataflow id="167" from="add_ln9" to="store_ln21" fromId="28" toId="29">
</dataflow>
<dataflow id="168" from="counter" to="store_ln21" fromId="47" toId="29">
</dataflow>
<dataflow id="169" from="icmp_ln9" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="170" from="icmp_ln9" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="171" from="icmp_ln9" to="StgValue_4" fromId="19" toId="4">
</dataflow>
</dataflows>


</stg>
