INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-1195] overwriting previous definition of module Memory [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/Desktop/Memory.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/imports/Desktop/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-1195] overwriting previous definition of module Memory [../../../../BakkArbeit.srcs/sim_1/imports/Desktop/Memory.v:1]
INFO: [VRFC 10-311] analyzing module Memory_tb
