
assig6.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a0c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002be4  08002be4  00003be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c18  08002c18  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002c18  08002c18  00003c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c20  08002c20  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c20  08002c20  00003c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c24  08002c24  00003c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002c28  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  2000000c  08002c34  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08002c34  0000412c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad47  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001783  00000000  00000000  0000ed83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  00010508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006b3  00000000  00000000  00010dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eabc  00000000  00000000  00011473  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a947  00000000  00000000  0002ff2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c579f  00000000  00000000  0003a876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00100015  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022e4  00000000  00000000  00100058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0010233c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002bcc 	.word	0x08002bcc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08002bcc 	.word	0x08002bcc

08000218 <strlen>:
 8000218:	4603      	mov	r3, r0
 800021a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021e:	2a00      	cmp	r2, #0
 8000220:	d1fb      	bne.n	800021a <strlen+0x2>
 8000222:	1a18      	subs	r0, r3, r0
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr

08000228 <__aeabi_uldivmod>:
 8000228:	b953      	cbnz	r3, 8000240 <__aeabi_uldivmod+0x18>
 800022a:	b94a      	cbnz	r2, 8000240 <__aeabi_uldivmod+0x18>
 800022c:	2900      	cmp	r1, #0
 800022e:	bf08      	it	eq
 8000230:	2800      	cmpeq	r0, #0
 8000232:	bf1c      	itt	ne
 8000234:	f04f 31ff 	movne.w	r1, #4294967295
 8000238:	f04f 30ff 	movne.w	r0, #4294967295
 800023c:	f000 b988 	b.w	8000550 <__aeabi_idiv0>
 8000240:	f1ad 0c08 	sub.w	ip, sp, #8
 8000244:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000248:	f000 f806 	bl	8000258 <__udivmoddi4>
 800024c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000250:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000254:	b004      	add	sp, #16
 8000256:	4770      	bx	lr

08000258 <__udivmoddi4>:
 8000258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800025c:	9d08      	ldr	r5, [sp, #32]
 800025e:	468e      	mov	lr, r1
 8000260:	4604      	mov	r4, r0
 8000262:	4688      	mov	r8, r1
 8000264:	2b00      	cmp	r3, #0
 8000266:	d14a      	bne.n	80002fe <__udivmoddi4+0xa6>
 8000268:	428a      	cmp	r2, r1
 800026a:	4617      	mov	r7, r2
 800026c:	d962      	bls.n	8000334 <__udivmoddi4+0xdc>
 800026e:	fab2 f682 	clz	r6, r2
 8000272:	b14e      	cbz	r6, 8000288 <__udivmoddi4+0x30>
 8000274:	f1c6 0320 	rsb	r3, r6, #32
 8000278:	fa01 f806 	lsl.w	r8, r1, r6
 800027c:	fa20 f303 	lsr.w	r3, r0, r3
 8000280:	40b7      	lsls	r7, r6
 8000282:	ea43 0808 	orr.w	r8, r3, r8
 8000286:	40b4      	lsls	r4, r6
 8000288:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800028c:	fa1f fc87 	uxth.w	ip, r7
 8000290:	fbb8 f1fe 	udiv	r1, r8, lr
 8000294:	0c23      	lsrs	r3, r4, #16
 8000296:	fb0e 8811 	mls	r8, lr, r1, r8
 800029a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800029e:	fb01 f20c 	mul.w	r2, r1, ip
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x62>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002ac:	f080 80ea 	bcs.w	8000484 <__udivmoddi4+0x22c>
 80002b0:	429a      	cmp	r2, r3
 80002b2:	f240 80e7 	bls.w	8000484 <__udivmoddi4+0x22c>
 80002b6:	3902      	subs	r1, #2
 80002b8:	443b      	add	r3, r7
 80002ba:	1a9a      	subs	r2, r3, r2
 80002bc:	b2a3      	uxth	r3, r4
 80002be:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ca:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ce:	459c      	cmp	ip, r3
 80002d0:	d909      	bls.n	80002e6 <__udivmoddi4+0x8e>
 80002d2:	18fb      	adds	r3, r7, r3
 80002d4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d8:	f080 80d6 	bcs.w	8000488 <__udivmoddi4+0x230>
 80002dc:	459c      	cmp	ip, r3
 80002de:	f240 80d3 	bls.w	8000488 <__udivmoddi4+0x230>
 80002e2:	443b      	add	r3, r7
 80002e4:	3802      	subs	r0, #2
 80002e6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ea:	eba3 030c 	sub.w	r3, r3, ip
 80002ee:	2100      	movs	r1, #0
 80002f0:	b11d      	cbz	r5, 80002fa <__udivmoddi4+0xa2>
 80002f2:	40f3      	lsrs	r3, r6
 80002f4:	2200      	movs	r2, #0
 80002f6:	e9c5 3200 	strd	r3, r2, [r5]
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	428b      	cmp	r3, r1
 8000300:	d905      	bls.n	800030e <__udivmoddi4+0xb6>
 8000302:	b10d      	cbz	r5, 8000308 <__udivmoddi4+0xb0>
 8000304:	e9c5 0100 	strd	r0, r1, [r5]
 8000308:	2100      	movs	r1, #0
 800030a:	4608      	mov	r0, r1
 800030c:	e7f5      	b.n	80002fa <__udivmoddi4+0xa2>
 800030e:	fab3 f183 	clz	r1, r3
 8000312:	2900      	cmp	r1, #0
 8000314:	d146      	bne.n	80003a4 <__udivmoddi4+0x14c>
 8000316:	4573      	cmp	r3, lr
 8000318:	d302      	bcc.n	8000320 <__udivmoddi4+0xc8>
 800031a:	4282      	cmp	r2, r0
 800031c:	f200 8105 	bhi.w	800052a <__udivmoddi4+0x2d2>
 8000320:	1a84      	subs	r4, r0, r2
 8000322:	eb6e 0203 	sbc.w	r2, lr, r3
 8000326:	2001      	movs	r0, #1
 8000328:	4690      	mov	r8, r2
 800032a:	2d00      	cmp	r5, #0
 800032c:	d0e5      	beq.n	80002fa <__udivmoddi4+0xa2>
 800032e:	e9c5 4800 	strd	r4, r8, [r5]
 8000332:	e7e2      	b.n	80002fa <__udivmoddi4+0xa2>
 8000334:	2a00      	cmp	r2, #0
 8000336:	f000 8090 	beq.w	800045a <__udivmoddi4+0x202>
 800033a:	fab2 f682 	clz	r6, r2
 800033e:	2e00      	cmp	r6, #0
 8000340:	f040 80a4 	bne.w	800048c <__udivmoddi4+0x234>
 8000344:	1a8a      	subs	r2, r1, r2
 8000346:	0c03      	lsrs	r3, r0, #16
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	b280      	uxth	r0, r0
 800034e:	b2bc      	uxth	r4, r7
 8000350:	2101      	movs	r1, #1
 8000352:	fbb2 fcfe 	udiv	ip, r2, lr
 8000356:	fb0e 221c 	mls	r2, lr, ip, r2
 800035a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800035e:	fb04 f20c 	mul.w	r2, r4, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d907      	bls.n	8000376 <__udivmoddi4+0x11e>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f10c 38ff 	add.w	r8, ip, #4294967295
 800036c:	d202      	bcs.n	8000374 <__udivmoddi4+0x11c>
 800036e:	429a      	cmp	r2, r3
 8000370:	f200 80e0 	bhi.w	8000534 <__udivmoddi4+0x2dc>
 8000374:	46c4      	mov	ip, r8
 8000376:	1a9b      	subs	r3, r3, r2
 8000378:	fbb3 f2fe 	udiv	r2, r3, lr
 800037c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000380:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000384:	fb02 f404 	mul.w	r4, r2, r4
 8000388:	429c      	cmp	r4, r3
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x144>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x142>
 8000394:	429c      	cmp	r4, r3
 8000396:	f200 80ca 	bhi.w	800052e <__udivmoddi4+0x2d6>
 800039a:	4602      	mov	r2, r0
 800039c:	1b1b      	subs	r3, r3, r4
 800039e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a2:	e7a5      	b.n	80002f0 <__udivmoddi4+0x98>
 80003a4:	f1c1 0620 	rsb	r6, r1, #32
 80003a8:	408b      	lsls	r3, r1
 80003aa:	fa22 f706 	lsr.w	r7, r2, r6
 80003ae:	431f      	orrs	r7, r3
 80003b0:	fa0e f401 	lsl.w	r4, lr, r1
 80003b4:	fa20 f306 	lsr.w	r3, r0, r6
 80003b8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003bc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c0:	4323      	orrs	r3, r4
 80003c2:	fa00 f801 	lsl.w	r8, r0, r1
 80003c6:	fa1f fc87 	uxth.w	ip, r7
 80003ca:	fbbe f0f9 	udiv	r0, lr, r9
 80003ce:	0c1c      	lsrs	r4, r3, #16
 80003d0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003dc:	45a6      	cmp	lr, r4
 80003de:	fa02 f201 	lsl.w	r2, r2, r1
 80003e2:	d909      	bls.n	80003f8 <__udivmoddi4+0x1a0>
 80003e4:	193c      	adds	r4, r7, r4
 80003e6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ea:	f080 809c 	bcs.w	8000526 <__udivmoddi4+0x2ce>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f240 8099 	bls.w	8000526 <__udivmoddi4+0x2ce>
 80003f4:	3802      	subs	r0, #2
 80003f6:	443c      	add	r4, r7
 80003f8:	eba4 040e 	sub.w	r4, r4, lr
 80003fc:	fa1f fe83 	uxth.w	lr, r3
 8000400:	fbb4 f3f9 	udiv	r3, r4, r9
 8000404:	fb09 4413 	mls	r4, r9, r3, r4
 8000408:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800040c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000410:	45a4      	cmp	ip, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x1ce>
 8000414:	193c      	adds	r4, r7, r4
 8000416:	f103 3eff 	add.w	lr, r3, #4294967295
 800041a:	f080 8082 	bcs.w	8000522 <__udivmoddi4+0x2ca>
 800041e:	45a4      	cmp	ip, r4
 8000420:	d97f      	bls.n	8000522 <__udivmoddi4+0x2ca>
 8000422:	3b02      	subs	r3, #2
 8000424:	443c      	add	r4, r7
 8000426:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042a:	eba4 040c 	sub.w	r4, r4, ip
 800042e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000432:	4564      	cmp	r4, ip
 8000434:	4673      	mov	r3, lr
 8000436:	46e1      	mov	r9, ip
 8000438:	d362      	bcc.n	8000500 <__udivmoddi4+0x2a8>
 800043a:	d05f      	beq.n	80004fc <__udivmoddi4+0x2a4>
 800043c:	b15d      	cbz	r5, 8000456 <__udivmoddi4+0x1fe>
 800043e:	ebb8 0203 	subs.w	r2, r8, r3
 8000442:	eb64 0409 	sbc.w	r4, r4, r9
 8000446:	fa04 f606 	lsl.w	r6, r4, r6
 800044a:	fa22 f301 	lsr.w	r3, r2, r1
 800044e:	431e      	orrs	r6, r3
 8000450:	40cc      	lsrs	r4, r1
 8000452:	e9c5 6400 	strd	r6, r4, [r5]
 8000456:	2100      	movs	r1, #0
 8000458:	e74f      	b.n	80002fa <__udivmoddi4+0xa2>
 800045a:	fbb1 fcf2 	udiv	ip, r1, r2
 800045e:	0c01      	lsrs	r1, r0, #16
 8000460:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000464:	b280      	uxth	r0, r0
 8000466:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046a:	463b      	mov	r3, r7
 800046c:	4638      	mov	r0, r7
 800046e:	463c      	mov	r4, r7
 8000470:	46b8      	mov	r8, r7
 8000472:	46be      	mov	lr, r7
 8000474:	2620      	movs	r6, #32
 8000476:	fbb1 f1f7 	udiv	r1, r1, r7
 800047a:	eba2 0208 	sub.w	r2, r2, r8
 800047e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000482:	e766      	b.n	8000352 <__udivmoddi4+0xfa>
 8000484:	4601      	mov	r1, r0
 8000486:	e718      	b.n	80002ba <__udivmoddi4+0x62>
 8000488:	4610      	mov	r0, r2
 800048a:	e72c      	b.n	80002e6 <__udivmoddi4+0x8e>
 800048c:	f1c6 0220 	rsb	r2, r6, #32
 8000490:	fa2e f302 	lsr.w	r3, lr, r2
 8000494:	40b7      	lsls	r7, r6
 8000496:	40b1      	lsls	r1, r6
 8000498:	fa20 f202 	lsr.w	r2, r0, r2
 800049c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a0:	430a      	orrs	r2, r1
 80004a2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004ac:	0c11      	lsrs	r1, r2, #16
 80004ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b2:	fb08 f904 	mul.w	r9, r8, r4
 80004b6:	40b0      	lsls	r0, r6
 80004b8:	4589      	cmp	r9, r1
 80004ba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004be:	b280      	uxth	r0, r0
 80004c0:	d93e      	bls.n	8000540 <__udivmoddi4+0x2e8>
 80004c2:	1879      	adds	r1, r7, r1
 80004c4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c8:	d201      	bcs.n	80004ce <__udivmoddi4+0x276>
 80004ca:	4589      	cmp	r9, r1
 80004cc:	d81f      	bhi.n	800050e <__udivmoddi4+0x2b6>
 80004ce:	eba1 0109 	sub.w	r1, r1, r9
 80004d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d6:	fb09 f804 	mul.w	r8, r9, r4
 80004da:	fb0e 1119 	mls	r1, lr, r9, r1
 80004de:	b292      	uxth	r2, r2
 80004e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e4:	4542      	cmp	r2, r8
 80004e6:	d229      	bcs.n	800053c <__udivmoddi4+0x2e4>
 80004e8:	18ba      	adds	r2, r7, r2
 80004ea:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ee:	d2c4      	bcs.n	800047a <__udivmoddi4+0x222>
 80004f0:	4542      	cmp	r2, r8
 80004f2:	d2c2      	bcs.n	800047a <__udivmoddi4+0x222>
 80004f4:	f1a9 0102 	sub.w	r1, r9, #2
 80004f8:	443a      	add	r2, r7
 80004fa:	e7be      	b.n	800047a <__udivmoddi4+0x222>
 80004fc:	45f0      	cmp	r8, lr
 80004fe:	d29d      	bcs.n	800043c <__udivmoddi4+0x1e4>
 8000500:	ebbe 0302 	subs.w	r3, lr, r2
 8000504:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000508:	3801      	subs	r0, #1
 800050a:	46e1      	mov	r9, ip
 800050c:	e796      	b.n	800043c <__udivmoddi4+0x1e4>
 800050e:	eba7 0909 	sub.w	r9, r7, r9
 8000512:	4449      	add	r1, r9
 8000514:	f1a8 0c02 	sub.w	ip, r8, #2
 8000518:	fbb1 f9fe 	udiv	r9, r1, lr
 800051c:	fb09 f804 	mul.w	r8, r9, r4
 8000520:	e7db      	b.n	80004da <__udivmoddi4+0x282>
 8000522:	4673      	mov	r3, lr
 8000524:	e77f      	b.n	8000426 <__udivmoddi4+0x1ce>
 8000526:	4650      	mov	r0, sl
 8000528:	e766      	b.n	80003f8 <__udivmoddi4+0x1a0>
 800052a:	4608      	mov	r0, r1
 800052c:	e6fd      	b.n	800032a <__udivmoddi4+0xd2>
 800052e:	443b      	add	r3, r7
 8000530:	3a02      	subs	r2, #2
 8000532:	e733      	b.n	800039c <__udivmoddi4+0x144>
 8000534:	f1ac 0c02 	sub.w	ip, ip, #2
 8000538:	443b      	add	r3, r7
 800053a:	e71c      	b.n	8000376 <__udivmoddi4+0x11e>
 800053c:	4649      	mov	r1, r9
 800053e:	e79c      	b.n	800047a <__udivmoddi4+0x222>
 8000540:	eba1 0109 	sub.w	r1, r1, r9
 8000544:	46c4      	mov	ip, r8
 8000546:	fbb1 f9fe 	udiv	r9, r1, lr
 800054a:	fb09 f804 	mul.w	r8, r9, r4
 800054e:	e7c4      	b.n	80004da <__udivmoddi4+0x282>

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <main>:

/* USER CODE BEGIN 0 */
/* USER CODE END 0 */

int main(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
  HAL_Init();
 800055a:	f000 f9e6 	bl	800092a <HAL_Init>
  SystemClock_Config();
 800055e:	f000 f85f 	bl	8000620 <SystemClock_Config>

  MX_GPIO_Init();
 8000562:	f000 f8dd 	bl	8000720 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000566:	f000 f8b7 	bl	80006d8 <MX_USART2_UART_Init>

  /* Infinite loop */
  while (1)
  {
    /* Receive one character (Polling Mode) */
    HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 800056a:	f04f 33ff 	mov.w	r3, #4294967295
 800056e:	2201      	movs	r2, #1
 8000570:	4926      	ldr	r1, [pc, #152]	@ (800060c <main+0xb8>)
 8000572:	4827      	ldr	r0, [pc, #156]	@ (8000610 <main+0xbc>)
 8000574:	f001 fd1a 	bl	8001fac <HAL_UART_Receive>

    if (rx_byte == '\r')   // ENTER key pressed
 8000578:	4b24      	ldr	r3, [pc, #144]	@ (800060c <main+0xb8>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b0d      	cmp	r3, #13
 800057e:	d134      	bne.n	80005ea <main+0x96>
    {
      rx_buffer[rx_index] = '\0';   // Null terminate string
 8000580:	4b24      	ldr	r3, [pc, #144]	@ (8000614 <main+0xc0>)
 8000582:	881b      	ldrh	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b24      	ldr	r3, [pc, #144]	@ (8000618 <main+0xc4>)
 8000588:	2100      	movs	r1, #0
 800058a:	5499      	strb	r1, [r3, r2]

      /* New line */
      char newline[] = "\r\n";
 800058c:	4a23      	ldr	r2, [pc, #140]	@ (800061c <main+0xc8>)
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	6812      	ldr	r2, [r2, #0]
 8000592:	4611      	mov	r1, r2
 8000594:	8019      	strh	r1, [r3, #0]
 8000596:	3302      	adds	r3, #2
 8000598:	0c12      	lsrs	r2, r2, #16
 800059a:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit(&huart2, (uint8_t*)newline, strlen(newline), HAL_MAX_DELAY);
 800059c:	1d3b      	adds	r3, r7, #4
 800059e:	4618      	mov	r0, r3
 80005a0:	f7ff fe3a 	bl	8000218 <strlen>
 80005a4:	4603      	mov	r3, r0
 80005a6:	b29a      	uxth	r2, r3
 80005a8:	1d39      	adds	r1, r7, #4
 80005aa:	f04f 33ff 	mov.w	r3, #4294967295
 80005ae:	4818      	ldr	r0, [pc, #96]	@ (8000610 <main+0xbc>)
 80005b0:	f001 fc6e 	bl	8001e90 <HAL_UART_Transmit>

      /* Echo complete string */
      HAL_UART_Transmit(&huart2, (uint8_t*)rx_buffer, strlen(rx_buffer), HAL_MAX_DELAY);
 80005b4:	4818      	ldr	r0, [pc, #96]	@ (8000618 <main+0xc4>)
 80005b6:	f7ff fe2f 	bl	8000218 <strlen>
 80005ba:	4603      	mov	r3, r0
 80005bc:	b29a      	uxth	r2, r3
 80005be:	f04f 33ff 	mov.w	r3, #4294967295
 80005c2:	4915      	ldr	r1, [pc, #84]	@ (8000618 <main+0xc4>)
 80005c4:	4812      	ldr	r0, [pc, #72]	@ (8000610 <main+0xbc>)
 80005c6:	f001 fc63 	bl	8001e90 <HAL_UART_Transmit>

      HAL_UART_Transmit(&huart2, (uint8_t*)newline, strlen(newline), HAL_MAX_DELAY);
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	4618      	mov	r0, r3
 80005ce:	f7ff fe23 	bl	8000218 <strlen>
 80005d2:	4603      	mov	r3, r0
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	1d39      	adds	r1, r7, #4
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	480c      	ldr	r0, [pc, #48]	@ (8000610 <main+0xbc>)
 80005de:	f001 fc57 	bl	8001e90 <HAL_UART_Transmit>

      rx_index = 0;   // Reset buffer
 80005e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <main+0xc0>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	801a      	strh	r2, [r3, #0]
 80005e8:	e7bf      	b.n	800056a <main+0x16>
    }
    else
    {
      /* Store received character */
      if (rx_index < MAX_LEN - 1)
 80005ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000614 <main+0xc0>)
 80005ec:	881b      	ldrh	r3, [r3, #0]
 80005ee:	2b62      	cmp	r3, #98	@ 0x62
 80005f0:	d8bb      	bhi.n	800056a <main+0x16>
      {
        rx_buffer[rx_index++] = rx_byte;
 80005f2:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <main+0xc0>)
 80005f4:	881b      	ldrh	r3, [r3, #0]
 80005f6:	1c5a      	adds	r2, r3, #1
 80005f8:	b291      	uxth	r1, r2
 80005fa:	4a06      	ldr	r2, [pc, #24]	@ (8000614 <main+0xc0>)
 80005fc:	8011      	strh	r1, [r2, #0]
 80005fe:	461a      	mov	r2, r3
 8000600:	4b02      	ldr	r3, [pc, #8]	@ (800060c <main+0xb8>)
 8000602:	7819      	ldrb	r1, [r3, #0]
 8000604:	4b04      	ldr	r3, [pc, #16]	@ (8000618 <main+0xc4>)
 8000606:	5499      	strb	r1, [r3, r2]
    HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 8000608:	e7af      	b.n	800056a <main+0x16>
 800060a:	bf00      	nop
 800060c:	20000028 	.word	0x20000028
 8000610:	20000094 	.word	0x20000094
 8000614:	20000090 	.word	0x20000090
 8000618:	2000002c 	.word	0x2000002c
 800061c:	08002be4 	.word	0x08002be4

08000620 <SystemClock_Config>:
  }
}

/* ===================== System Clock ===================== */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	@ 0x58
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 0320 	add.w	r3, r7, #32
 800062a:	2238      	movs	r2, #56	@ 0x38
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f002 fa9f 	bl	8002b72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	f107 030c 	add.w	r3, r7, #12
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000644:	4b22      	ldr	r3, [pc, #136]	@ (80006d0 <SystemClock_Config+0xb0>)
 8000646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000648:	4a21      	ldr	r2, [pc, #132]	@ (80006d0 <SystemClock_Config+0xb0>)
 800064a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800064e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000650:	4b1f      	ldr	r3, [pc, #124]	@ (80006d0 <SystemClock_Config+0xb0>)
 8000652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000658:	60bb      	str	r3, [r7, #8]
 800065a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800065c:	4b1d      	ldr	r3, [pc, #116]	@ (80006d4 <SystemClock_Config+0xb4>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000664:	4a1b      	ldr	r2, [pc, #108]	@ (80006d4 <SystemClock_Config+0xb4>)
 8000666:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800066a:	6013      	str	r3, [r2, #0]
 800066c:	4b19      	ldr	r3, [pc, #100]	@ (80006d4 <SystemClock_Config+0xb4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000678:	2302      	movs	r3, #2
 800067a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000680:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000682:	2302      	movs	r3, #2
 8000684:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000686:	2302      	movs	r3, #2
 8000688:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 8;
 800068a:	2308      	movs	r3, #8
 800068c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 50;
 800068e:	2332      	movs	r3, #50	@ 0x32
 8000690:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000692:	2304      	movs	r3, #4
 8000694:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000696:	2307      	movs	r3, #7
 8000698:	653b      	str	r3, [r7, #80]	@ 0x50

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800069a:	f107 0320 	add.w	r3, r7, #32
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fc2a 	bl	8000ef8 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 80006a4:	230f      	movs	r3, #15
 80006a6:	60fb      	str	r3, [r7, #12]
                               RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a8:	2303      	movs	r3, #3
 80006aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006b0:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80006b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006ba:	61fb      	str	r3, [r7, #28]

  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 ff2a 	bl	800151c <HAL_RCC_ClockConfig>
}
 80006c8:	bf00      	nop
 80006ca:	3758      	adds	r7, #88	@ 0x58
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40007000 	.word	0x40007000

080006d8 <MX_USART2_UART_Init>:

/* ===================== USART2 Init ===================== */
static void MX_USART2_UART_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 80006de:	4a0f      	ldr	r2, [pc, #60]	@ (800071c <MX_USART2_UART_Init+0x44>)
 80006e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80006e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 80006e4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80006e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006f0:	4b09      	ldr	r3, [pc, #36]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006f6:	4b08      	ldr	r3, [pc, #32]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006fc:	4b06      	ldr	r3, [pc, #24]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 80006fe:	220c      	movs	r2, #12
 8000700:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000702:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 8000704:	2200      	movs	r2, #0
 8000706:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000708:	4b03      	ldr	r3, [pc, #12]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 800070a:	2200      	movs	r2, #0
 800070c:	61da      	str	r2, [r3, #28]

  HAL_UART_Init(&huart2);
 800070e:	4802      	ldr	r0, [pc, #8]	@ (8000718 <MX_USART2_UART_Init+0x40>)
 8000710:	f001 fb6e 	bl	8001df0 <HAL_UART_Init>
}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000094 	.word	0x20000094
 800071c:	40004400 	.word	0x40004400

08000720 <MX_GPIO_Init>:

/* ===================== GPIO Init ===================== */
static void MX_GPIO_Init(void)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	4b09      	ldr	r3, [pc, #36]	@ (800074c <MX_GPIO_Init+0x2c>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	4a08      	ldr	r2, [pc, #32]	@ (800074c <MX_GPIO_Init+0x2c>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000732:	4b06      	ldr	r3, [pc, #24]	@ (800074c <MX_GPIO_Init+0x2c>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	687b      	ldr	r3, [r7, #4]
}
 800073e:	bf00      	nop
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000

08000750 <Error_Handler>:

/* ===================== Error Handler ===================== */
void Error_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000754:	b672      	cpsid	i
}
 8000756:	bf00      	nop
  __disable_irq();
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <Error_Handler+0x8>

0800075c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000762:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <HAL_MspInit+0x44>)
 8000764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000766:	4a0e      	ldr	r2, [pc, #56]	@ (80007a0 <HAL_MspInit+0x44>)
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	6613      	str	r3, [r2, #96]	@ 0x60
 800076e:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <HAL_MspInit+0x44>)
 8000770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077a:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <HAL_MspInit+0x44>)
 800077c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800077e:	4a08      	ldr	r2, [pc, #32]	@ (80007a0 <HAL_MspInit+0x44>)
 8000780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000784:	6593      	str	r3, [r2, #88]	@ 0x58
 8000786:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <HAL_MspInit+0x44>)
 8000788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800078a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800078e:	603b      	str	r3, [r7, #0]
 8000790:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000792:	f000 fba1 	bl	8000ed8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40021000 	.word	0x40021000

080007a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b09e      	sub	sp, #120	@ 0x78
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	2254      	movs	r2, #84	@ 0x54
 80007c2:	2100      	movs	r1, #0
 80007c4:	4618      	mov	r0, r3
 80007c6:	f002 f9d4 	bl	8002b72 <memset>
  if(huart->Instance==USART2)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a1f      	ldr	r2, [pc, #124]	@ (800084c <HAL_UART_MspInit+0xa8>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d136      	bne.n	8000842 <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007d4:	2302      	movs	r3, #2
 80007d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	4618      	mov	r0, r3
 80007e2:	f001 f8b7 	bl	8001954 <HAL_RCCEx_PeriphCLKConfig>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80007ec:	f7ff ffb0 	bl	8000750 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007f0:	4b17      	ldr	r3, [pc, #92]	@ (8000850 <HAL_UART_MspInit+0xac>)
 80007f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007f4:	4a16      	ldr	r2, [pc, #88]	@ (8000850 <HAL_UART_MspInit+0xac>)
 80007f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80007fc:	4b14      	ldr	r3, [pc, #80]	@ (8000850 <HAL_UART_MspInit+0xac>)
 80007fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000808:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <HAL_UART_MspInit+0xac>)
 800080a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080c:	4a10      	ldr	r2, [pc, #64]	@ (8000850 <HAL_UART_MspInit+0xac>)
 800080e:	f043 0301 	orr.w	r3, r3, #1
 8000812:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000814:	4b0e      	ldr	r3, [pc, #56]	@ (8000850 <HAL_UART_MspInit+0xac>)
 8000816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000818:	f003 0301 	and.w	r3, r3, #1
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000820:	230c      	movs	r3, #12
 8000822:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000824:	2302      	movs	r3, #2
 8000826:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000830:	2307      	movs	r3, #7
 8000832:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000834:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000838:	4619      	mov	r1, r3
 800083a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800083e:	f000 f9c9 	bl	8000bd4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000842:	bf00      	nop
 8000844:	3778      	adds	r7, #120	@ 0x78
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40004400 	.word	0x40004400
 8000850:	40021000 	.word	0x40021000

08000854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <NMI_Handler+0x4>

0800085c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <HardFault_Handler+0x4>

08000864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <MemManage_Handler+0x4>

0800086c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <BusFault_Handler+0x4>

08000874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <UsageFault_Handler+0x4>

0800087c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800088a:	b480      	push	{r7}
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr

08000898 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr

080008a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008aa:	f000 f891 	bl	80009d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80008b8:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <SystemInit+0x20>)
 80008ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008be:	4a05      	ldr	r2, [pc, #20]	@ (80008d4 <SystemInit+0x20>)
 80008c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	e000ed00 	.word	0xe000ed00

080008d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008d8:	480d      	ldr	r0, [pc, #52]	@ (8000910 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008da:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80008dc:	f7ff ffea 	bl	80008b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e0:	480c      	ldr	r0, [pc, #48]	@ (8000914 <LoopForever+0x6>)
  ldr r1, =_edata
 80008e2:	490d      	ldr	r1, [pc, #52]	@ (8000918 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e4:	4a0d      	ldr	r2, [pc, #52]	@ (800091c <LoopForever+0xe>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80008e8:	e002      	b.n	80008f0 <LoopCopyDataInit>

080008ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ee:	3304      	adds	r3, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f4:	d3f9      	bcc.n	80008ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000920 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008f8:	4c0a      	ldr	r4, [pc, #40]	@ (8000924 <LoopForever+0x16>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008fc:	e001      	b.n	8000902 <LoopFillZerobss>

080008fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000900:	3204      	adds	r2, #4

08000902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000904:	d3fb      	bcc.n	80008fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000906:	f002 f93d 	bl	8002b84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800090a:	f7ff fe23 	bl	8000554 <main>

0800090e <LoopForever>:

LoopForever:
    b LoopForever
 800090e:	e7fe      	b.n	800090e <LoopForever>
  ldr   r0, =_estack
 8000910:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000914:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000918:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800091c:	08002c28 	.word	0x08002c28
  ldr r2, =_sbss
 8000920:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000924:	2000012c 	.word	0x2000012c

08000928 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000928:	e7fe      	b.n	8000928 <ADC1_2_IRQHandler>

0800092a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000930:	2300      	movs	r3, #0
 8000932:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000934:	2003      	movs	r0, #3
 8000936:	f000 f91b 	bl	8000b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800093a:	2000      	movs	r0, #0
 800093c:	f000 f80e 	bl	800095c <HAL_InitTick>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d002      	beq.n	800094c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000946:	2301      	movs	r3, #1
 8000948:	71fb      	strb	r3, [r7, #7]
 800094a:	e001      	b.n	8000950 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800094c:	f7ff ff06 	bl	800075c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000950:	79fb      	ldrb	r3, [r7, #7]

}
 8000952:	4618      	mov	r0, r3
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
	...

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000964:	2300      	movs	r3, #0
 8000966:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000968:	4b16      	ldr	r3, [pc, #88]	@ (80009c4 <HAL_InitTick+0x68>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d022      	beq.n	80009b6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000970:	4b15      	ldr	r3, [pc, #84]	@ (80009c8 <HAL_InitTick+0x6c>)
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	4b13      	ldr	r3, [pc, #76]	@ (80009c4 <HAL_InitTick+0x68>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800097c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000980:	fbb2 f3f3 	udiv	r3, r2, r3
 8000984:	4618      	mov	r0, r3
 8000986:	f000 f918 	bl	8000bba <HAL_SYSTICK_Config>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d10f      	bne.n	80009b0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	2b0f      	cmp	r3, #15
 8000994:	d809      	bhi.n	80009aa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000996:	2200      	movs	r2, #0
 8000998:	6879      	ldr	r1, [r7, #4]
 800099a:	f04f 30ff 	mov.w	r0, #4294967295
 800099e:	f000 f8f2 	bl	8000b86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009a2:	4a0a      	ldr	r2, [pc, #40]	@ (80009cc <HAL_InitTick+0x70>)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6013      	str	r3, [r2, #0]
 80009a8:	e007      	b.n	80009ba <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
 80009ac:	73fb      	strb	r3, [r7, #15]
 80009ae:	e004      	b.n	80009ba <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009b0:	2301      	movs	r3, #1
 80009b2:	73fb      	strb	r3, [r7, #15]
 80009b4:	e001      	b.n	80009ba <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009b6:	2301      	movs	r3, #1
 80009b8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	20000008 	.word	0x20000008
 80009c8:	20000000 	.word	0x20000000
 80009cc:	20000004 	.word	0x20000004

080009d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009d4:	4b05      	ldr	r3, [pc, #20]	@ (80009ec <HAL_IncTick+0x1c>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b05      	ldr	r3, [pc, #20]	@ (80009f0 <HAL_IncTick+0x20>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4413      	add	r3, r2
 80009de:	4a03      	ldr	r2, [pc, #12]	@ (80009ec <HAL_IncTick+0x1c>)
 80009e0:	6013      	str	r3, [r2, #0]
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	20000128 	.word	0x20000128
 80009f0:	20000008 	.word	0x20000008

080009f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  return uwTick;
 80009f8:	4b03      	ldr	r3, [pc, #12]	@ (8000a08 <HAL_GetTick+0x14>)
 80009fa:	681b      	ldr	r3, [r3, #0]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	20000128 	.word	0x20000128

08000a0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f003 0307 	and.w	r3, r3, #7
 8000a1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <__NVIC_SetPriorityGrouping+0x44>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a3e:	4a04      	ldr	r2, [pc, #16]	@ (8000a50 <__NVIC_SetPriorityGrouping+0x44>)
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	60d3      	str	r3, [r2, #12]
}
 8000a44:	bf00      	nop
 8000a46:	3714      	adds	r7, #20
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	e000ed00 	.word	0xe000ed00

08000a54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a58:	4b04      	ldr	r3, [pc, #16]	@ (8000a6c <__NVIC_GetPriorityGrouping+0x18>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	0a1b      	lsrs	r3, r3, #8
 8000a5e:	f003 0307 	and.w	r3, r3, #7
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	6039      	str	r1, [r7, #0]
 8000a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	db0a      	blt.n	8000a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	490c      	ldr	r1, [pc, #48]	@ (8000abc <__NVIC_SetPriority+0x4c>)
 8000a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8e:	0112      	lsls	r2, r2, #4
 8000a90:	b2d2      	uxtb	r2, r2
 8000a92:	440b      	add	r3, r1
 8000a94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a98:	e00a      	b.n	8000ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	b2da      	uxtb	r2, r3
 8000a9e:	4908      	ldr	r1, [pc, #32]	@ (8000ac0 <__NVIC_SetPriority+0x50>)
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	f003 030f 	and.w	r3, r3, #15
 8000aa6:	3b04      	subs	r3, #4
 8000aa8:	0112      	lsls	r2, r2, #4
 8000aaa:	b2d2      	uxtb	r2, r2
 8000aac:	440b      	add	r3, r1
 8000aae:	761a      	strb	r2, [r3, #24]
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000e100 	.word	0xe000e100
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b089      	sub	sp, #36	@ 0x24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	f003 0307 	and.w	r3, r3, #7
 8000ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	f1c3 0307 	rsb	r3, r3, #7
 8000ade:	2b04      	cmp	r3, #4
 8000ae0:	bf28      	it	cs
 8000ae2:	2304      	movcs	r3, #4
 8000ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	3304      	adds	r3, #4
 8000aea:	2b06      	cmp	r3, #6
 8000aec:	d902      	bls.n	8000af4 <NVIC_EncodePriority+0x30>
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3b03      	subs	r3, #3
 8000af2:	e000      	b.n	8000af6 <NVIC_EncodePriority+0x32>
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af8:	f04f 32ff 	mov.w	r2, #4294967295
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	fa02 f303 	lsl.w	r3, r2, r3
 8000b02:	43da      	mvns	r2, r3
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	401a      	ands	r2, r3
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	fa01 f303 	lsl.w	r3, r1, r3
 8000b16:	43d9      	mvns	r1, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b1c:	4313      	orrs	r3, r2
         );
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3724      	adds	r7, #36	@ 0x24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
	...

08000b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b3c:	d301      	bcc.n	8000b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e00f      	b.n	8000b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b42:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <SysTick_Config+0x40>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	3b01      	subs	r3, #1
 8000b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b4a:	210f      	movs	r1, #15
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	f7ff ff8e 	bl	8000a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b54:	4b05      	ldr	r3, [pc, #20]	@ (8000b6c <SysTick_Config+0x40>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b5a:	4b04      	ldr	r3, [pc, #16]	@ (8000b6c <SysTick_Config+0x40>)
 8000b5c:	2207      	movs	r2, #7
 8000b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	e000e010 	.word	0xe000e010

08000b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f7ff ff47 	bl	8000a0c <__NVIC_SetPriorityGrouping>
}
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b086      	sub	sp, #24
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	60b9      	str	r1, [r7, #8]
 8000b90:	607a      	str	r2, [r7, #4]
 8000b92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b94:	f7ff ff5e 	bl	8000a54 <__NVIC_GetPriorityGrouping>
 8000b98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	68b9      	ldr	r1, [r7, #8]
 8000b9e:	6978      	ldr	r0, [r7, #20]
 8000ba0:	f7ff ff90 	bl	8000ac4 <NVIC_EncodePriority>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000baa:	4611      	mov	r1, r2
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff ff5f 	bl	8000a70 <__NVIC_SetPriority>
}
 8000bb2:	bf00      	nop
 8000bb4:	3718      	adds	r7, #24
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b082      	sub	sp, #8
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	f7ff ffb2 	bl	8000b2c <SysTick_Config>
 8000bc8:	4603      	mov	r3, r0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b087      	sub	sp, #28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000be2:	e15a      	b.n	8000e9a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	2101      	movs	r1, #1
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	f000 814c 	beq.w	8000e94 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 0303 	and.w	r3, r3, #3
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d005      	beq.n	8000c14 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d130      	bne.n	8000c76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	2203      	movs	r2, #3
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	68da      	ldr	r2, [r3, #12]
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c52:	43db      	mvns	r3, r3
 8000c54:	693a      	ldr	r2, [r7, #16]
 8000c56:	4013      	ands	r3, r2
 8000c58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	091b      	lsrs	r3, r3, #4
 8000c60:	f003 0201 	and.w	r2, r3, #1
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f003 0303 	and.w	r3, r3, #3
 8000c7e:	2b03      	cmp	r3, #3
 8000c80:	d017      	beq.n	8000cb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	68db      	ldr	r3, [r3, #12]
 8000c86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	2203      	movs	r2, #3
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	43db      	mvns	r3, r3
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	689a      	ldr	r2, [r3, #8]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f003 0303 	and.w	r3, r3, #3
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d123      	bne.n	8000d06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	08da      	lsrs	r2, r3, #3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	3208      	adds	r2, #8
 8000cc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	220f      	movs	r2, #15
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	43db      	mvns	r3, r3
 8000cdc:	693a      	ldr	r2, [r7, #16]
 8000cde:	4013      	ands	r3, r2
 8000ce0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	691a      	ldr	r2, [r3, #16]
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	f003 0307 	and.w	r3, r3, #7
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	08da      	lsrs	r2, r3, #3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	3208      	adds	r2, #8
 8000d00:	6939      	ldr	r1, [r7, #16]
 8000d02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	2203      	movs	r2, #3
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	43db      	mvns	r3, r3
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f003 0203 	and.w	r2, r3, #3
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f000 80a6 	beq.w	8000e94 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d48:	4b5b      	ldr	r3, [pc, #364]	@ (8000eb8 <HAL_GPIO_Init+0x2e4>)
 8000d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d4c:	4a5a      	ldr	r2, [pc, #360]	@ (8000eb8 <HAL_GPIO_Init+0x2e4>)
 8000d4e:	f043 0301 	orr.w	r3, r3, #1
 8000d52:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d54:	4b58      	ldr	r3, [pc, #352]	@ (8000eb8 <HAL_GPIO_Init+0x2e4>)
 8000d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d60:	4a56      	ldr	r2, [pc, #344]	@ (8000ebc <HAL_GPIO_Init+0x2e8>)
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	089b      	lsrs	r3, r3, #2
 8000d66:	3302      	adds	r3, #2
 8000d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	f003 0303 	and.w	r3, r3, #3
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	220f      	movs	r2, #15
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	4013      	ands	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d8a:	d01f      	beq.n	8000dcc <HAL_GPIO_Init+0x1f8>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a4c      	ldr	r2, [pc, #304]	@ (8000ec0 <HAL_GPIO_Init+0x2ec>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d019      	beq.n	8000dc8 <HAL_GPIO_Init+0x1f4>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a4b      	ldr	r2, [pc, #300]	@ (8000ec4 <HAL_GPIO_Init+0x2f0>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d013      	beq.n	8000dc4 <HAL_GPIO_Init+0x1f0>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a4a      	ldr	r2, [pc, #296]	@ (8000ec8 <HAL_GPIO_Init+0x2f4>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d00d      	beq.n	8000dc0 <HAL_GPIO_Init+0x1ec>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a49      	ldr	r2, [pc, #292]	@ (8000ecc <HAL_GPIO_Init+0x2f8>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d007      	beq.n	8000dbc <HAL_GPIO_Init+0x1e8>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a48      	ldr	r2, [pc, #288]	@ (8000ed0 <HAL_GPIO_Init+0x2fc>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d101      	bne.n	8000db8 <HAL_GPIO_Init+0x1e4>
 8000db4:	2305      	movs	r3, #5
 8000db6:	e00a      	b.n	8000dce <HAL_GPIO_Init+0x1fa>
 8000db8:	2306      	movs	r3, #6
 8000dba:	e008      	b.n	8000dce <HAL_GPIO_Init+0x1fa>
 8000dbc:	2304      	movs	r3, #4
 8000dbe:	e006      	b.n	8000dce <HAL_GPIO_Init+0x1fa>
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e004      	b.n	8000dce <HAL_GPIO_Init+0x1fa>
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	e002      	b.n	8000dce <HAL_GPIO_Init+0x1fa>
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e000      	b.n	8000dce <HAL_GPIO_Init+0x1fa>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	697a      	ldr	r2, [r7, #20]
 8000dd0:	f002 0203 	and.w	r2, r2, #3
 8000dd4:	0092      	lsls	r2, r2, #2
 8000dd6:	4093      	lsls	r3, r2
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dde:	4937      	ldr	r1, [pc, #220]	@ (8000ebc <HAL_GPIO_Init+0x2e8>)
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	089b      	lsrs	r3, r3, #2
 8000de4:	3302      	adds	r3, #2
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dec:	4b39      	ldr	r3, [pc, #228]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d003      	beq.n	8000e10 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e10:	4a30      	ldr	r2, [pc, #192]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e16:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d003      	beq.n	8000e3a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e3a:	4a26      	ldr	r2, [pc, #152]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000e40:	4b24      	ldr	r3, [pc, #144]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	43db      	mvns	r3, r3
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d003      	beq.n	8000e64 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e64:	4a1b      	ldr	r2, [pc, #108]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	43db      	mvns	r3, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4013      	ands	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d003      	beq.n	8000e8e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e8e:	4a11      	ldr	r2, [pc, #68]	@ (8000ed4 <HAL_GPIO_Init+0x300>)
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	3301      	adds	r3, #1
 8000e98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	f47f ae9d 	bne.w	8000be4 <HAL_GPIO_Init+0x10>
  }
}
 8000eaa:	bf00      	nop
 8000eac:	bf00      	nop
 8000eae:	371c      	adds	r7, #28
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	40021000 	.word	0x40021000
 8000ebc:	40010000 	.word	0x40010000
 8000ec0:	48000400 	.word	0x48000400
 8000ec4:	48000800 	.word	0x48000800
 8000ec8:	48000c00 	.word	0x48000c00
 8000ecc:	48001000 	.word	0x48001000
 8000ed0:	48001400 	.word	0x48001400
 8000ed4:	40010400 	.word	0x40010400

08000ed8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000edc:	4b05      	ldr	r3, [pc, #20]	@ (8000ef4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	4a04      	ldr	r2, [pc, #16]	@ (8000ef4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000ee2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee6:	6093      	str	r3, [r2, #8]
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40007000 	.word	0x40007000

08000ef8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b088      	sub	sp, #32
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e2fe      	b.n	8001508 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d075      	beq.n	8001002 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f16:	4b97      	ldr	r3, [pc, #604]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	f003 030c 	and.w	r3, r3, #12
 8000f1e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f20:	4b94      	ldr	r3, [pc, #592]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	f003 0303 	and.w	r3, r3, #3
 8000f28:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	2b0c      	cmp	r3, #12
 8000f2e:	d102      	bne.n	8000f36 <HAL_RCC_OscConfig+0x3e>
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	2b03      	cmp	r3, #3
 8000f34:	d002      	beq.n	8000f3c <HAL_RCC_OscConfig+0x44>
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	d10b      	bne.n	8000f54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f3c:	4b8d      	ldr	r3, [pc, #564]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d05b      	beq.n	8001000 <HAL_RCC_OscConfig+0x108>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d157      	bne.n	8001000 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e2d9      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f5c:	d106      	bne.n	8000f6c <HAL_RCC_OscConfig+0x74>
 8000f5e:	4b85      	ldr	r3, [pc, #532]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a84      	ldr	r2, [pc, #528]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f68:	6013      	str	r3, [r2, #0]
 8000f6a:	e01d      	b.n	8000fa8 <HAL_RCC_OscConfig+0xb0>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f74:	d10c      	bne.n	8000f90 <HAL_RCC_OscConfig+0x98>
 8000f76:	4b7f      	ldr	r3, [pc, #508]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a7e      	ldr	r2, [pc, #504]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f80:	6013      	str	r3, [r2, #0]
 8000f82:	4b7c      	ldr	r3, [pc, #496]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a7b      	ldr	r2, [pc, #492]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f8c:	6013      	str	r3, [r2, #0]
 8000f8e:	e00b      	b.n	8000fa8 <HAL_RCC_OscConfig+0xb0>
 8000f90:	4b78      	ldr	r3, [pc, #480]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a77      	ldr	r2, [pc, #476]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f9a:	6013      	str	r3, [r2, #0]
 8000f9c:	4b75      	ldr	r3, [pc, #468]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a74      	ldr	r2, [pc, #464]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000fa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d013      	beq.n	8000fd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb0:	f7ff fd20 	bl	80009f4 <HAL_GetTick>
 8000fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fb8:	f7ff fd1c 	bl	80009f4 <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b64      	cmp	r3, #100	@ 0x64
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e29e      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fca:	4b6a      	ldr	r3, [pc, #424]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d0f0      	beq.n	8000fb8 <HAL_RCC_OscConfig+0xc0>
 8000fd6:	e014      	b.n	8001002 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fd0c 	bl	80009f4 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe0:	f7ff fd08 	bl	80009f4 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b64      	cmp	r3, #100	@ 0x64
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e28a      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ff2:	4b60      	ldr	r3, [pc, #384]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1f0      	bne.n	8000fe0 <HAL_RCC_OscConfig+0xe8>
 8000ffe:	e000      	b.n	8001002 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d075      	beq.n	80010fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800100e:	4b59      	ldr	r3, [pc, #356]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f003 030c 	and.w	r3, r3, #12
 8001016:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001018:	4b56      	ldr	r3, [pc, #344]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	2b0c      	cmp	r3, #12
 8001026:	d102      	bne.n	800102e <HAL_RCC_OscConfig+0x136>
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d002      	beq.n	8001034 <HAL_RCC_OscConfig+0x13c>
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	2b04      	cmp	r3, #4
 8001032:	d11f      	bne.n	8001074 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001034:	4b4f      	ldr	r3, [pc, #316]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800103c:	2b00      	cmp	r3, #0
 800103e:	d005      	beq.n	800104c <HAL_RCC_OscConfig+0x154>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d101      	bne.n	800104c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e25d      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104c:	4b49      	ldr	r3, [pc, #292]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	691b      	ldr	r3, [r3, #16]
 8001058:	061b      	lsls	r3, r3, #24
 800105a:	4946      	ldr	r1, [pc, #280]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 800105c:	4313      	orrs	r3, r2
 800105e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001060:	4b45      	ldr	r3, [pc, #276]	@ (8001178 <HAL_RCC_OscConfig+0x280>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fc79 	bl	800095c <HAL_InitTick>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d043      	beq.n	80010f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e249      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d023      	beq.n	80010c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800107c:	4b3d      	ldr	r3, [pc, #244]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a3c      	ldr	r2, [pc, #240]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8001082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001088:	f7ff fcb4 	bl	80009f4 <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001090:	f7ff fcb0 	bl	80009f4 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b02      	cmp	r3, #2
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e232      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010a2:	4b34      	ldr	r3, [pc, #208]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d0f0      	beq.n	8001090 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ae:	4b31      	ldr	r3, [pc, #196]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	691b      	ldr	r3, [r3, #16]
 80010ba:	061b      	lsls	r3, r3, #24
 80010bc:	492d      	ldr	r1, [pc, #180]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 80010be:	4313      	orrs	r3, r2
 80010c0:	604b      	str	r3, [r1, #4]
 80010c2:	e01a      	b.n	80010fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 80010ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010d0:	f7ff fc90 	bl	80009f4 <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010d8:	f7ff fc8c 	bl	80009f4 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e20e      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010ea:	4b22      	ldr	r3, [pc, #136]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f0      	bne.n	80010d8 <HAL_RCC_OscConfig+0x1e0>
 80010f6:	e000      	b.n	80010fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0308 	and.w	r3, r3, #8
 8001102:	2b00      	cmp	r3, #0
 8001104:	d041      	beq.n	800118a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d01c      	beq.n	8001148 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800110e:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8001110:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001114:	4a17      	ldr	r2, [pc, #92]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800111e:	f7ff fc69 	bl	80009f4 <HAL_GetTick>
 8001122:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001126:	f7ff fc65 	bl	80009f4 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e1e7      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001138:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 800113a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0ef      	beq.n	8001126 <HAL_RCC_OscConfig+0x22e>
 8001146:	e020      	b.n	800118a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001148:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 800114a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800114e:	4a09      	ldr	r2, [pc, #36]	@ (8001174 <HAL_RCC_OscConfig+0x27c>)
 8001150:	f023 0301 	bic.w	r3, r3, #1
 8001154:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001158:	f7ff fc4c 	bl	80009f4 <HAL_GetTick>
 800115c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800115e:	e00d      	b.n	800117c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001160:	f7ff fc48 	bl	80009f4 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	2b02      	cmp	r3, #2
 800116c:	d906      	bls.n	800117c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800116e:	2303      	movs	r3, #3
 8001170:	e1ca      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000
 8001178:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800117c:	4b8c      	ldr	r3, [pc, #560]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 800117e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1ea      	bne.n	8001160 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	2b00      	cmp	r3, #0
 8001194:	f000 80a6 	beq.w	80012e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001198:	2300      	movs	r3, #0
 800119a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800119c:	4b84      	ldr	r3, [pc, #528]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 800119e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <HAL_RCC_OscConfig+0x2b4>
 80011a8:	2301      	movs	r3, #1
 80011aa:	e000      	b.n	80011ae <HAL_RCC_OscConfig+0x2b6>
 80011ac:	2300      	movs	r3, #0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00d      	beq.n	80011ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011b2:	4b7f      	ldr	r3, [pc, #508]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 80011b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b6:	4a7e      	ldr	r2, [pc, #504]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 80011b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011be:	4b7c      	ldr	r3, [pc, #496]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 80011c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80011ca:	2301      	movs	r3, #1
 80011cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011ce:	4b79      	ldr	r3, [pc, #484]	@ (80013b4 <HAL_RCC_OscConfig+0x4bc>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d118      	bne.n	800120c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011da:	4b76      	ldr	r3, [pc, #472]	@ (80013b4 <HAL_RCC_OscConfig+0x4bc>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a75      	ldr	r2, [pc, #468]	@ (80013b4 <HAL_RCC_OscConfig+0x4bc>)
 80011e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011e6:	f7ff fc05 	bl	80009f4 <HAL_GetTick>
 80011ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ee:	f7ff fc01 	bl	80009f4 <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e183      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001200:	4b6c      	ldr	r3, [pc, #432]	@ (80013b4 <HAL_RCC_OscConfig+0x4bc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0f0      	beq.n	80011ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d108      	bne.n	8001226 <HAL_RCC_OscConfig+0x32e>
 8001214:	4b66      	ldr	r3, [pc, #408]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800121a:	4a65      	ldr	r2, [pc, #404]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001224:	e024      	b.n	8001270 <HAL_RCC_OscConfig+0x378>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2b05      	cmp	r3, #5
 800122c:	d110      	bne.n	8001250 <HAL_RCC_OscConfig+0x358>
 800122e:	4b60      	ldr	r3, [pc, #384]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001234:	4a5e      	ldr	r2, [pc, #376]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800123e:	4b5c      	ldr	r3, [pc, #368]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001244:	4a5a      	ldr	r2, [pc, #360]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001246:	f043 0301 	orr.w	r3, r3, #1
 800124a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800124e:	e00f      	b.n	8001270 <HAL_RCC_OscConfig+0x378>
 8001250:	4b57      	ldr	r3, [pc, #348]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001256:	4a56      	ldr	r2, [pc, #344]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001258:	f023 0301 	bic.w	r3, r3, #1
 800125c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001260:	4b53      	ldr	r3, [pc, #332]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001266:	4a52      	ldr	r2, [pc, #328]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001268:	f023 0304 	bic.w	r3, r3, #4
 800126c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d016      	beq.n	80012a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001278:	f7ff fbbc 	bl	80009f4 <HAL_GetTick>
 800127c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800127e:	e00a      	b.n	8001296 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001280:	f7ff fbb8 	bl	80009f4 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800128e:	4293      	cmp	r3, r2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e138      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001296:	4b46      	ldr	r3, [pc, #280]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0ed      	beq.n	8001280 <HAL_RCC_OscConfig+0x388>
 80012a4:	e015      	b.n	80012d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012a6:	f7ff fba5 	bl	80009f4 <HAL_GetTick>
 80012aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012ac:	e00a      	b.n	80012c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ae:	f7ff fba1 	bl	80009f4 <HAL_GetTick>
 80012b2:	4602      	mov	r2, r0
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012bc:	4293      	cmp	r3, r2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e121      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012c4:	4b3a      	ldr	r3, [pc, #232]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 80012c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1ed      	bne.n	80012ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80012d2:	7ffb      	ldrb	r3, [r7, #31]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d105      	bne.n	80012e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012d8:	4b35      	ldr	r3, [pc, #212]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 80012da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012dc:	4a34      	ldr	r2, [pc, #208]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 80012de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 0320 	and.w	r3, r3, #32
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d03c      	beq.n	800136a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01c      	beq.n	8001332 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80012f8:	4b2d      	ldr	r3, [pc, #180]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 80012fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80012fe:	4a2c      	ldr	r2, [pc, #176]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001308:	f7ff fb74 	bl	80009f4 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800130e:	e008      	b.n	8001322 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001310:	f7ff fb70 	bl	80009f4 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	2b02      	cmp	r3, #2
 800131c:	d901      	bls.n	8001322 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e0f2      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001322:	4b23      	ldr	r3, [pc, #140]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001324:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0ef      	beq.n	8001310 <HAL_RCC_OscConfig+0x418>
 8001330:	e01b      	b.n	800136a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001332:	4b1f      	ldr	r3, [pc, #124]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001334:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001338:	4a1d      	ldr	r2, [pc, #116]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 800133a:	f023 0301 	bic.w	r3, r3, #1
 800133e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001342:	f7ff fb57 	bl	80009f4 <HAL_GetTick>
 8001346:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001348:	e008      	b.n	800135c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800134a:	f7ff fb53 	bl	80009f4 <HAL_GetTick>
 800134e:	4602      	mov	r2, r0
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e0d5      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800135c:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 800135e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1ef      	bne.n	800134a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 80c9 	beq.w	8001506 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001374:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f003 030c 	and.w	r3, r3, #12
 800137c:	2b0c      	cmp	r3, #12
 800137e:	f000 8083 	beq.w	8001488 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69db      	ldr	r3, [r3, #28]
 8001386:	2b02      	cmp	r3, #2
 8001388:	d15e      	bne.n	8001448 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800138a:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a08      	ldr	r2, [pc, #32]	@ (80013b0 <HAL_RCC_OscConfig+0x4b8>)
 8001390:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001394:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001396:	f7ff fb2d 	bl	80009f4 <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800139c:	e00c      	b.n	80013b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800139e:	f7ff fb29 	bl	80009f4 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d905      	bls.n	80013b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e0ab      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013b8:	4b55      	ldr	r3, [pc, #340]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1ec      	bne.n	800139e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013c4:	4b52      	ldr	r3, [pc, #328]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 80013c6:	68da      	ldr	r2, [r3, #12]
 80013c8:	4b52      	ldr	r3, [pc, #328]	@ (8001514 <HAL_RCC_OscConfig+0x61c>)
 80013ca:	4013      	ands	r3, r2
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	6a11      	ldr	r1, [r2, #32]
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80013d4:	3a01      	subs	r2, #1
 80013d6:	0112      	lsls	r2, r2, #4
 80013d8:	4311      	orrs	r1, r2
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80013de:	0212      	lsls	r2, r2, #8
 80013e0:	4311      	orrs	r1, r2
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80013e6:	0852      	lsrs	r2, r2, #1
 80013e8:	3a01      	subs	r2, #1
 80013ea:	0552      	lsls	r2, r2, #21
 80013ec:	4311      	orrs	r1, r2
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80013f2:	0852      	lsrs	r2, r2, #1
 80013f4:	3a01      	subs	r2, #1
 80013f6:	0652      	lsls	r2, r2, #25
 80013f8:	4311      	orrs	r1, r2
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80013fe:	06d2      	lsls	r2, r2, #27
 8001400:	430a      	orrs	r2, r1
 8001402:	4943      	ldr	r1, [pc, #268]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 8001404:	4313      	orrs	r3, r2
 8001406:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001408:	4b41      	ldr	r3, [pc, #260]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a40      	ldr	r2, [pc, #256]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 800140e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001412:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001414:	4b3e      	ldr	r3, [pc, #248]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	4a3d      	ldr	r2, [pc, #244]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 800141a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800141e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001420:	f7ff fae8 	bl	80009f4 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001428:	f7ff fae4 	bl	80009f4 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b02      	cmp	r3, #2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e066      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800143a:	4b35      	ldr	r3, [pc, #212]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d0f0      	beq.n	8001428 <HAL_RCC_OscConfig+0x530>
 8001446:	e05e      	b.n	8001506 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001448:	4b31      	ldr	r3, [pc, #196]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a30      	ldr	r2, [pc, #192]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 800144e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001452:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff face 	bl	80009f4 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800145c:	f7ff faca 	bl	80009f4 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e04c      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800146e:	4b28      	ldr	r3, [pc, #160]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f0      	bne.n	800145c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800147a:	4b25      	ldr	r3, [pc, #148]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 800147c:	68da      	ldr	r2, [r3, #12]
 800147e:	4924      	ldr	r1, [pc, #144]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 8001480:	4b25      	ldr	r3, [pc, #148]	@ (8001518 <HAL_RCC_OscConfig+0x620>)
 8001482:	4013      	ands	r3, r2
 8001484:	60cb      	str	r3, [r1, #12]
 8001486:	e03e      	b.n	8001506 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d101      	bne.n	8001494 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e039      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001494:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <HAL_RCC_OscConfig+0x618>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	f003 0203 	and.w	r2, r3, #3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a1b      	ldr	r3, [r3, #32]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d12c      	bne.n	8001502 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b2:	3b01      	subs	r3, #1
 80014b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d123      	bne.n	8001502 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d11b      	bne.n	8001502 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d113      	bne.n	8001502 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e4:	085b      	lsrs	r3, r3, #1
 80014e6:	3b01      	subs	r3, #1
 80014e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d109      	bne.n	8001502 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014f8:	085b      	lsrs	r3, r3, #1
 80014fa:	3b01      	subs	r3, #1
 80014fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014fe:	429a      	cmp	r2, r3
 8001500:	d001      	beq.n	8001506 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3720      	adds	r7, #32
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40021000 	.word	0x40021000
 8001514:	019f800c 	.word	0x019f800c
 8001518:	feeefffc 	.word	0xfeeefffc

0800151c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d101      	bne.n	8001534 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e11e      	b.n	8001772 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001534:	4b91      	ldr	r3, [pc, #580]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 030f 	and.w	r3, r3, #15
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	429a      	cmp	r2, r3
 8001540:	d910      	bls.n	8001564 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001542:	4b8e      	ldr	r3, [pc, #568]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f023 020f 	bic.w	r2, r3, #15
 800154a:	498c      	ldr	r1, [pc, #560]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001552:	4b8a      	ldr	r3, [pc, #552]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 030f 	and.w	r3, r3, #15
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e106      	b.n	8001772 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0301 	and.w	r3, r3, #1
 800156c:	2b00      	cmp	r3, #0
 800156e:	d073      	beq.n	8001658 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b03      	cmp	r3, #3
 8001576:	d129      	bne.n	80015cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001578:	4b81      	ldr	r3, [pc, #516]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d101      	bne.n	8001588 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e0f4      	b.n	8001772 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001588:	f000 f99e 	bl	80018c8 <RCC_GetSysClockFreqFromPLLSource>
 800158c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4a7c      	ldr	r2, [pc, #496]	@ (8001784 <HAL_RCC_ClockConfig+0x268>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d93f      	bls.n	8001616 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001596:	4b7a      	ldr	r3, [pc, #488]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d009      	beq.n	80015b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d033      	beq.n	8001616 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d12f      	bne.n	8001616 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80015b6:	4b72      	ldr	r3, [pc, #456]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80015be:	4a70      	ldr	r2, [pc, #448]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 80015c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80015c6:	2380      	movs	r3, #128	@ 0x80
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	e024      	b.n	8001616 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d107      	bne.n	80015e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d109      	bne.n	80015f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e0c6      	b.n	8001772 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015e4:	4b66      	ldr	r3, [pc, #408]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e0be      	b.n	8001772 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80015f4:	f000 f8ce 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 80015f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	4a61      	ldr	r2, [pc, #388]	@ (8001784 <HAL_RCC_ClockConfig+0x268>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d909      	bls.n	8001616 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001602:	4b5f      	ldr	r3, [pc, #380]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800160a:	4a5d      	ldr	r2, [pc, #372]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 800160c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001610:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001612:	2380      	movs	r3, #128	@ 0x80
 8001614:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001616:	4b5a      	ldr	r3, [pc, #360]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f023 0203 	bic.w	r2, r3, #3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	4957      	ldr	r1, [pc, #348]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001624:	4313      	orrs	r3, r2
 8001626:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001628:	f7ff f9e4 	bl	80009f4 <HAL_GetTick>
 800162c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800162e:	e00a      	b.n	8001646 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001630:	f7ff f9e0 	bl	80009f4 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800163e:	4293      	cmp	r3, r2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e095      	b.n	8001772 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001646:	4b4e      	ldr	r3, [pc, #312]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	f003 020c 	and.w	r2, r3, #12
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	429a      	cmp	r2, r3
 8001656:	d1eb      	bne.n	8001630 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d023      	beq.n	80016ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001670:	4b43      	ldr	r3, [pc, #268]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	4a42      	ldr	r2, [pc, #264]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001676:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800167a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	2b00      	cmp	r3, #0
 8001686:	d007      	beq.n	8001698 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001688:	4b3d      	ldr	r3, [pc, #244]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001690:	4a3b      	ldr	r2, [pc, #236]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001692:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001696:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001698:	4b39      	ldr	r3, [pc, #228]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	4936      	ldr	r1, [pc, #216]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	608b      	str	r3, [r1, #8]
 80016aa:	e008      	b.n	80016be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	2b80      	cmp	r3, #128	@ 0x80
 80016b0:	d105      	bne.n	80016be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80016b2:	4b33      	ldr	r3, [pc, #204]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	4a32      	ldr	r2, [pc, #200]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 80016b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80016bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016be:	4b2f      	ldr	r3, [pc, #188]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d21d      	bcs.n	8001708 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016cc:	4b2b      	ldr	r3, [pc, #172]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f023 020f 	bic.w	r2, r3, #15
 80016d4:	4929      	ldr	r1, [pc, #164]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	4313      	orrs	r3, r2
 80016da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016dc:	f7ff f98a 	bl	80009f4 <HAL_GetTick>
 80016e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e2:	e00a      	b.n	80016fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e4:	f7ff f986 	bl	80009f4 <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e03b      	b.n	8001772 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fa:	4b20      	ldr	r3, [pc, #128]	@ (800177c <HAL_RCC_ClockConfig+0x260>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	429a      	cmp	r2, r3
 8001706:	d1ed      	bne.n	80016e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b00      	cmp	r3, #0
 8001712:	d008      	beq.n	8001726 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001714:	4b1a      	ldr	r3, [pc, #104]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	4917      	ldr	r1, [pc, #92]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001722:	4313      	orrs	r3, r2
 8001724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0308 	and.w	r3, r3, #8
 800172e:	2b00      	cmp	r3, #0
 8001730:	d009      	beq.n	8001746 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001732:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	490f      	ldr	r1, [pc, #60]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 8001742:	4313      	orrs	r3, r2
 8001744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001746:	f000 f825 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 800174a:	4602      	mov	r2, r0
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <HAL_RCC_ClockConfig+0x264>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	091b      	lsrs	r3, r3, #4
 8001752:	f003 030f 	and.w	r3, r3, #15
 8001756:	490c      	ldr	r1, [pc, #48]	@ (8001788 <HAL_RCC_ClockConfig+0x26c>)
 8001758:	5ccb      	ldrb	r3, [r1, r3]
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	fa22 f303 	lsr.w	r3, r2, r3
 8001762:	4a0a      	ldr	r2, [pc, #40]	@ (800178c <HAL_RCC_ClockConfig+0x270>)
 8001764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001766:	4b0a      	ldr	r3, [pc, #40]	@ (8001790 <HAL_RCC_ClockConfig+0x274>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff f8f6 	bl	800095c <HAL_InitTick>
 8001770:	4603      	mov	r3, r0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40022000 	.word	0x40022000
 8001780:	40021000 	.word	0x40021000
 8001784:	04c4b400 	.word	0x04c4b400
 8001788:	08002be8 	.word	0x08002be8
 800178c:	20000000 	.word	0x20000000
 8001790:	20000004 	.word	0x20000004

08001794 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001794:	b480      	push	{r7}
 8001796:	b087      	sub	sp, #28
 8001798:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800179a:	4b2c      	ldr	r3, [pc, #176]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f003 030c 	and.w	r3, r3, #12
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	d102      	bne.n	80017ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80017a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001850 <HAL_RCC_GetSysClockFreq+0xbc>)
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	e047      	b.n	800183c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017ac:	4b27      	ldr	r3, [pc, #156]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 030c 	and.w	r3, r3, #12
 80017b4:	2b08      	cmp	r3, #8
 80017b6:	d102      	bne.n	80017be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017b8:	4b26      	ldr	r3, [pc, #152]	@ (8001854 <HAL_RCC_GetSysClockFreq+0xc0>)
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	e03e      	b.n	800183c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80017be:	4b23      	ldr	r3, [pc, #140]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f003 030c 	and.w	r3, r3, #12
 80017c6:	2b0c      	cmp	r3, #12
 80017c8:	d136      	bne.n	8001838 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80017ca:	4b20      	ldr	r3, [pc, #128]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	f003 0303 	and.w	r3, r3, #3
 80017d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017d4:	4b1d      	ldr	r3, [pc, #116]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	3301      	adds	r3, #1
 80017e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2b03      	cmp	r3, #3
 80017e6:	d10c      	bne.n	8001802 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80017e8:	4a1a      	ldr	r2, [pc, #104]	@ (8001854 <HAL_RCC_GetSysClockFreq+0xc0>)
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f0:	4a16      	ldr	r2, [pc, #88]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 80017f2:	68d2      	ldr	r2, [r2, #12]
 80017f4:	0a12      	lsrs	r2, r2, #8
 80017f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80017fa:	fb02 f303 	mul.w	r3, r2, r3
 80017fe:	617b      	str	r3, [r7, #20]
      break;
 8001800:	e00c      	b.n	800181c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001802:	4a13      	ldr	r2, [pc, #76]	@ (8001850 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	fbb2 f3f3 	udiv	r3, r2, r3
 800180a:	4a10      	ldr	r2, [pc, #64]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 800180c:	68d2      	ldr	r2, [r2, #12]
 800180e:	0a12      	lsrs	r2, r2, #8
 8001810:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001814:	fb02 f303 	mul.w	r3, r2, r3
 8001818:	617b      	str	r3, [r7, #20]
      break;
 800181a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800181c:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	0e5b      	lsrs	r3, r3, #25
 8001822:	f003 0303 	and.w	r3, r3, #3
 8001826:	3301      	adds	r3, #1
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800182c:	697a      	ldr	r2, [r7, #20]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	fbb2 f3f3 	udiv	r3, r2, r3
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	e001      	b.n	800183c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001838:	2300      	movs	r3, #0
 800183a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800183c:	693b      	ldr	r3, [r7, #16]
}
 800183e:	4618      	mov	r0, r3
 8001840:	371c      	adds	r7, #28
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	40021000 	.word	0x40021000
 8001850:	00f42400 	.word	0x00f42400
 8001854:	007a1200 	.word	0x007a1200

08001858 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800185c:	4b03      	ldr	r3, [pc, #12]	@ (800186c <HAL_RCC_GetHCLKFreq+0x14>)
 800185e:	681b      	ldr	r3, [r3, #0]
}
 8001860:	4618      	mov	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000000 	.word	0x20000000

08001870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001874:	f7ff fff0 	bl	8001858 <HAL_RCC_GetHCLKFreq>
 8001878:	4602      	mov	r2, r0
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <HAL_RCC_GetPCLK1Freq+0x24>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	0a1b      	lsrs	r3, r3, #8
 8001880:	f003 0307 	and.w	r3, r3, #7
 8001884:	4904      	ldr	r1, [pc, #16]	@ (8001898 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001886:	5ccb      	ldrb	r3, [r1, r3]
 8001888:	f003 031f 	and.w	r3, r3, #31
 800188c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001890:	4618      	mov	r0, r3
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40021000 	.word	0x40021000
 8001898:	08002bf8 	.word	0x08002bf8

0800189c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80018a0:	f7ff ffda 	bl	8001858 <HAL_RCC_GetHCLKFreq>
 80018a4:	4602      	mov	r2, r0
 80018a6:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	0adb      	lsrs	r3, r3, #11
 80018ac:	f003 0307 	and.w	r3, r3, #7
 80018b0:	4904      	ldr	r1, [pc, #16]	@ (80018c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80018b2:	5ccb      	ldrb	r3, [r1, r3]
 80018b4:	f003 031f 	and.w	r3, r3, #31
 80018b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018bc:	4618      	mov	r0, r3
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40021000 	.word	0x40021000
 80018c4:	08002bf8 	.word	0x08002bf8

080018c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b087      	sub	sp, #28
 80018cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	f003 0303 	and.w	r3, r3, #3
 80018d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	091b      	lsrs	r3, r3, #4
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	3301      	adds	r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	2b03      	cmp	r3, #3
 80018ea:	d10c      	bne.n	8001906 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80018ec:	4a17      	ldr	r2, [pc, #92]	@ (800194c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f4:	4a14      	ldr	r2, [pc, #80]	@ (8001948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80018f6:	68d2      	ldr	r2, [r2, #12]
 80018f8:	0a12      	lsrs	r2, r2, #8
 80018fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80018fe:	fb02 f303 	mul.w	r3, r2, r3
 8001902:	617b      	str	r3, [r7, #20]
    break;
 8001904:	e00c      	b.n	8001920 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001906:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	fbb2 f3f3 	udiv	r3, r2, r3
 800190e:	4a0e      	ldr	r2, [pc, #56]	@ (8001948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001910:	68d2      	ldr	r2, [r2, #12]
 8001912:	0a12      	lsrs	r2, r2, #8
 8001914:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001918:	fb02 f303 	mul.w	r3, r2, r3
 800191c:	617b      	str	r3, [r7, #20]
    break;
 800191e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001920:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	0e5b      	lsrs	r3, r3, #25
 8001926:	f003 0303 	and.w	r3, r3, #3
 800192a:	3301      	adds	r3, #1
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	fbb2 f3f3 	udiv	r3, r2, r3
 8001938:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800193a:	687b      	ldr	r3, [r7, #4]
}
 800193c:	4618      	mov	r0, r3
 800193e:	371c      	adds	r7, #28
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	40021000 	.word	0x40021000
 800194c:	007a1200 	.word	0x007a1200
 8001950:	00f42400 	.word	0x00f42400

08001954 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800195c:	2300      	movs	r3, #0
 800195e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001960:	2300      	movs	r3, #0
 8001962:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800196c:	2b00      	cmp	r3, #0
 800196e:	f000 8098 	beq.w	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001976:	4b43      	ldr	r3, [pc, #268]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10d      	bne.n	800199e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	4b40      	ldr	r3, [pc, #256]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001986:	4a3f      	ldr	r2, [pc, #252]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800198c:	6593      	str	r3, [r2, #88]	@ 0x58
 800198e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800199a:	2301      	movs	r3, #1
 800199c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800199e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a39      	ldr	r2, [pc, #228]	@ (8001a88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80019a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80019aa:	f7ff f823 	bl	80009f4 <HAL_GetTick>
 80019ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80019b0:	e009      	b.n	80019c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b2:	f7ff f81f 	bl	80009f4 <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d902      	bls.n	80019c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	74fb      	strb	r3, [r7, #19]
        break;
 80019c4:	e005      	b.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80019c6:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d0ef      	beq.n	80019b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80019d2:	7cfb      	ldrb	r3, [r7, #19]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d159      	bne.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80019d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80019da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80019e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d01e      	beq.n	8001a28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d019      	beq.n	8001a28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80019f4:	4b23      	ldr	r3, [pc, #140]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80019f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80019fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001a00:	4b20      	ldr	r3, [pc, #128]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a06:	4a1f      	ldr	r2, [pc, #124]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001a10:	4b1c      	ldr	r3, [pc, #112]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a16:	4a1b      	ldr	r2, [pc, #108]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001a20:	4a18      	ldr	r2, [pc, #96]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d016      	beq.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a32:	f7fe ffdf 	bl	80009f4 <HAL_GetTick>
 8001a36:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a38:	e00b      	b.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3a:	f7fe ffdb 	bl	80009f4 <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d902      	bls.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	74fb      	strb	r3, [r7, #19]
            break;
 8001a50:	e006      	b.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a52:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d0ec      	beq.n	8001a3a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001a60:	7cfb      	ldrb	r3, [r7, #19]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d10b      	bne.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a66:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a74:	4903      	ldr	r1, [pc, #12]	@ (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001a7c:	e008      	b.n	8001a90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001a7e:	7cfb      	ldrb	r3, [r7, #19]
 8001a80:	74bb      	strb	r3, [r7, #18]
 8001a82:	e005      	b.n	8001a90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001a8c:	7cfb      	ldrb	r3, [r7, #19]
 8001a8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a90:	7c7b      	ldrb	r3, [r7, #17]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d105      	bne.n	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a96:	4ba7      	ldr	r3, [pc, #668]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9a:	4aa6      	ldr	r2, [pc, #664]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001aa0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d00a      	beq.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001aae:	4ba1      	ldr	r3, [pc, #644]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ab4:	f023 0203 	bic.w	r2, r3, #3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	499d      	ldr	r1, [pc, #628]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00a      	beq.n	8001ae6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ad0:	4b98      	ldr	r3, [pc, #608]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ad6:	f023 020c 	bic.w	r2, r3, #12
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	4995      	ldr	r1, [pc, #596]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00a      	beq.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001af2:	4b90      	ldr	r3, [pc, #576]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001af8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	498c      	ldr	r1, [pc, #560]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d00a      	beq.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001b14:	4b87      	ldr	r3, [pc, #540]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	4984      	ldr	r1, [pc, #528]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00a      	beq.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001b36:	4b7f      	ldr	r3, [pc, #508]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	497b      	ldr	r1, [pc, #492]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0320 	and.w	r3, r3, #32
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d00a      	beq.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001b58:	4b76      	ldr	r3, [pc, #472]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b5e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	4973      	ldr	r1, [pc, #460]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00a      	beq.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b7a:	4b6e      	ldr	r3, [pc, #440]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b80:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	496a      	ldr	r1, [pc, #424]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d00a      	beq.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001b9c:	4b65      	ldr	r3, [pc, #404]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ba2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a1b      	ldr	r3, [r3, #32]
 8001baa:	4962      	ldr	r1, [pc, #392]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00a      	beq.n	8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001bbe:	4b5d      	ldr	r3, [pc, #372]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bcc:	4959      	ldr	r1, [pc, #356]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d00a      	beq.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001be0:	4b54      	ldr	r3, [pc, #336]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001be2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001be6:	f023 0203 	bic.w	r2, r3, #3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bee:	4951      	ldr	r1, [pc, #324]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00a      	beq.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001c02:	4b4c      	ldr	r3, [pc, #304]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c08:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c10:	4948      	ldr	r1, [pc, #288]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c12:	4313      	orrs	r3, r2
 8001c14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d015      	beq.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001c24:	4b43      	ldr	r3, [pc, #268]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	4940      	ldr	r1, [pc, #256]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c42:	d105      	bne.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c44:	4b3b      	ldr	r3, [pc, #236]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	4a3a      	ldr	r2, [pc, #232]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c4e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d015      	beq.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001c5c:	4b35      	ldr	r3, [pc, #212]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c62:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c6a:	4932      	ldr	r1, [pc, #200]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c7a:	d105      	bne.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	4a2c      	ldr	r2, [pc, #176]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c86:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d015      	beq.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001c94:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ca2:	4924      	ldr	r1, [pc, #144]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cb2:	d105      	bne.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001cb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4a1e      	ldr	r2, [pc, #120]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cbe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d015      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ccc:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cda:	4916      	ldr	r1, [pc, #88]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ce6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001cea:	d105      	bne.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	4a10      	ldr	r2, [pc, #64]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cf6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d019      	beq.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001d04:	4b0b      	ldr	r3, [pc, #44]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	4908      	ldr	r1, [pc, #32]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d14:	4313      	orrs	r3, r2
 8001d16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001d22:	d109      	bne.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001d24:	4b03      	ldr	r3, [pc, #12]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	4a02      	ldr	r2, [pc, #8]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d2e:	60d3      	str	r3, [r2, #12]
 8001d30:	e002      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8001d32:	bf00      	nop
 8001d34:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d015      	beq.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001d44:	4b29      	ldr	r3, [pc, #164]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d52:	4926      	ldr	r1, [pc, #152]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001d54:	4313      	orrs	r3, r2
 8001d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001d62:	d105      	bne.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001d64:	4b21      	ldr	r3, [pc, #132]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	4a20      	ldr	r2, [pc, #128]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d6e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d015      	beq.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d82:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d8a:	4918      	ldr	r1, [pc, #96]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d9a:	d105      	bne.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	4a12      	ldr	r2, [pc, #72]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001da2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001da6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d015      	beq.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8001db4:	4b0d      	ldr	r3, [pc, #52]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001db6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001dba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc2:	490a      	ldr	r1, [pc, #40]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001dd2:	d105      	bne.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001dd4:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	4a04      	ldr	r2, [pc, #16]	@ (8001dec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001dde:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8001de0:	7cbb      	ldrb	r3, [r7, #18]
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3718      	adds	r7, #24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40021000 	.word	0x40021000

08001df0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e042      	b.n	8001e88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d106      	bne.n	8001e1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7fe fcc5 	bl	80007a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2224      	movs	r2, #36	@ 0x24
 8001e1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f022 0201 	bic.w	r2, r2, #1
 8001e30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d002      	beq.n	8001e40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 fc7a 	bl	8002734 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 f97b 	bl	800213c <UART_SetConfig>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d101      	bne.n	8001e50 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e01b      	b.n	8001e88 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001e6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0201 	orr.w	r2, r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fcf9 	bl	8002878 <UART_CheckIdleState>
 8001e86:	4603      	mov	r3, r0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	@ 0x28
 8001e94:	af02      	add	r7, sp, #8
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ea6:	2b20      	cmp	r3, #32
 8001ea8:	d17b      	bne.n	8001fa2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d002      	beq.n	8001eb6 <HAL_UART_Transmit+0x26>
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e074      	b.n	8001fa4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2221      	movs	r2, #33	@ 0x21
 8001ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001eca:	f7fe fd93 	bl	80009f4 <HAL_GetTick>
 8001ece:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	88fa      	ldrh	r2, [r7, #6]
 8001ed4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	88fa      	ldrh	r2, [r7, #6]
 8001edc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ee8:	d108      	bne.n	8001efc <HAL_UART_Transmit+0x6c>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d104      	bne.n	8001efc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	61bb      	str	r3, [r7, #24]
 8001efa:	e003      	b.n	8001f04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f04:	e030      	b.n	8001f68 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	2180      	movs	r1, #128	@ 0x80
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f000 fd5b 	bl	80029cc <UART_WaitOnFlagUntilTimeout>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d005      	beq.n	8001f28 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2220      	movs	r2, #32
 8001f20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e03d      	b.n	8001fa4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10b      	bne.n	8001f46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	881b      	ldrh	r3, [r3, #0]
 8001f32:	461a      	mov	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f3c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	3302      	adds	r3, #2
 8001f42:	61bb      	str	r3, [r7, #24]
 8001f44:	e007      	b.n	8001f56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	781a      	ldrb	r2, [r3, #0]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	3301      	adds	r3, #1
 8001f54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1c8      	bne.n	8001f06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2140      	movs	r1, #64	@ 0x40
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 fd24 	bl	80029cc <UART_WaitOnFlagUntilTimeout>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d005      	beq.n	8001f96 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e006      	b.n	8001fa4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	e000      	b.n	8001fa4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8001fa2:	2302      	movs	r3, #2
  }
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3720      	adds	r7, #32
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	@ 0x28
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	603b      	str	r3, [r7, #0]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fc2:	2b20      	cmp	r3, #32
 8001fc4:	f040 80b5 	bne.w	8002132 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d002      	beq.n	8001fd4 <HAL_UART_Receive+0x28>
 8001fce:	88fb      	ldrh	r3, [r7, #6]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e0ad      	b.n	8002134 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2222      	movs	r2, #34	@ 0x22
 8001fe4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fee:	f7fe fd01 	bl	80009f4 <HAL_GetTick>
 8001ff2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	88fa      	ldrh	r2, [r7, #6]
 8001ff8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	88fa      	ldrh	r2, [r7, #6]
 8002000:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800200c:	d10e      	bne.n	800202c <HAL_UART_Receive+0x80>
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d105      	bne.n	8002022 <HAL_UART_Receive+0x76>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800201c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002020:	e02d      	b.n	800207e <HAL_UART_Receive+0xd2>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	22ff      	movs	r2, #255	@ 0xff
 8002026:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800202a:	e028      	b.n	800207e <HAL_UART_Receive+0xd2>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10d      	bne.n	8002050 <HAL_UART_Receive+0xa4>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d104      	bne.n	8002046 <HAL_UART_Receive+0x9a>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	22ff      	movs	r2, #255	@ 0xff
 8002040:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002044:	e01b      	b.n	800207e <HAL_UART_Receive+0xd2>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	227f      	movs	r2, #127	@ 0x7f
 800204a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800204e:	e016      	b.n	800207e <HAL_UART_Receive+0xd2>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002058:	d10d      	bne.n	8002076 <HAL_UART_Receive+0xca>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d104      	bne.n	800206c <HAL_UART_Receive+0xc0>
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	227f      	movs	r2, #127	@ 0x7f
 8002066:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800206a:	e008      	b.n	800207e <HAL_UART_Receive+0xd2>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	223f      	movs	r2, #63	@ 0x3f
 8002070:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002074:	e003      	b.n	800207e <HAL_UART_Receive+0xd2>
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8002084:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800208e:	d108      	bne.n	80020a2 <HAL_UART_Receive+0xf6>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d104      	bne.n	80020a2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002098:	2300      	movs	r3, #0
 800209a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	61bb      	str	r3, [r7, #24]
 80020a0:	e003      	b.n	80020aa <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80020aa:	e036      	b.n	800211a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	2200      	movs	r2, #0
 80020b4:	2120      	movs	r1, #32
 80020b6:	68f8      	ldr	r0, [r7, #12]
 80020b8:	f000 fc88 	bl	80029cc <UART_WaitOnFlagUntilTimeout>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d005      	beq.n	80020ce <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2220      	movs	r2, #32
 80020c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e032      	b.n	8002134 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d10c      	bne.n	80020ee <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020da:	b29a      	uxth	r2, r3
 80020dc:	8a7b      	ldrh	r3, [r7, #18]
 80020de:	4013      	ands	r3, r2
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	3302      	adds	r3, #2
 80020ea:	61bb      	str	r3, [r7, #24]
 80020ec:	e00c      	b.n	8002108 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	8a7b      	ldrh	r3, [r7, #18]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	4013      	ands	r3, r2
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3301      	adds	r3, #1
 8002106:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800210e:	b29b      	uxth	r3, r3
 8002110:	3b01      	subs	r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002120:	b29b      	uxth	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1c2      	bne.n	80020ac <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2220      	movs	r2, #32
 800212a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800212e:	2300      	movs	r3, #0
 8002130:	e000      	b.n	8002134 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8002132:	2302      	movs	r3, #2
  }
}
 8002134:	4618      	mov	r0, r3
 8002136:	3720      	adds	r7, #32
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800213c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002140:	b08c      	sub	sp, #48	@ 0x30
 8002142:	af00      	add	r7, sp, #0
 8002144:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002146:	2300      	movs	r3, #0
 8002148:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	431a      	orrs	r2, r3
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	431a      	orrs	r2, r3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	4313      	orrs	r3, r2
 8002162:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	4baa      	ldr	r3, [pc, #680]	@ (8002414 <UART_SetConfig+0x2d8>)
 800216c:	4013      	ands	r3, r2
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	6812      	ldr	r2, [r2, #0]
 8002172:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002174:	430b      	orrs	r3, r1
 8002176:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a9f      	ldr	r2, [pc, #636]	@ (8002418 <UART_SetConfig+0x2dc>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d004      	beq.n	80021a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021a4:	4313      	orrs	r3, r2
 80021a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80021b2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80021b6:	697a      	ldr	r2, [r7, #20]
 80021b8:	6812      	ldr	r2, [r2, #0]
 80021ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021bc:	430b      	orrs	r3, r1
 80021be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c6:	f023 010f 	bic.w	r1, r3, #15
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a90      	ldr	r2, [pc, #576]	@ (800241c <UART_SetConfig+0x2e0>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d125      	bne.n	800222c <UART_SetConfig+0xf0>
 80021e0:	4b8f      	ldr	r3, [pc, #572]	@ (8002420 <UART_SetConfig+0x2e4>)
 80021e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d81a      	bhi.n	8002224 <UART_SetConfig+0xe8>
 80021ee:	a201      	add	r2, pc, #4	@ (adr r2, 80021f4 <UART_SetConfig+0xb8>)
 80021f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f4:	08002205 	.word	0x08002205
 80021f8:	08002215 	.word	0x08002215
 80021fc:	0800220d 	.word	0x0800220d
 8002200:	0800221d 	.word	0x0800221d
 8002204:	2301      	movs	r3, #1
 8002206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800220a:	e116      	b.n	800243a <UART_SetConfig+0x2fe>
 800220c:	2302      	movs	r3, #2
 800220e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002212:	e112      	b.n	800243a <UART_SetConfig+0x2fe>
 8002214:	2304      	movs	r3, #4
 8002216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800221a:	e10e      	b.n	800243a <UART_SetConfig+0x2fe>
 800221c:	2308      	movs	r3, #8
 800221e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002222:	e10a      	b.n	800243a <UART_SetConfig+0x2fe>
 8002224:	2310      	movs	r3, #16
 8002226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800222a:	e106      	b.n	800243a <UART_SetConfig+0x2fe>
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a7c      	ldr	r2, [pc, #496]	@ (8002424 <UART_SetConfig+0x2e8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d138      	bne.n	80022a8 <UART_SetConfig+0x16c>
 8002236:	4b7a      	ldr	r3, [pc, #488]	@ (8002420 <UART_SetConfig+0x2e4>)
 8002238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223c:	f003 030c 	and.w	r3, r3, #12
 8002240:	2b0c      	cmp	r3, #12
 8002242:	d82d      	bhi.n	80022a0 <UART_SetConfig+0x164>
 8002244:	a201      	add	r2, pc, #4	@ (adr r2, 800224c <UART_SetConfig+0x110>)
 8002246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224a:	bf00      	nop
 800224c:	08002281 	.word	0x08002281
 8002250:	080022a1 	.word	0x080022a1
 8002254:	080022a1 	.word	0x080022a1
 8002258:	080022a1 	.word	0x080022a1
 800225c:	08002291 	.word	0x08002291
 8002260:	080022a1 	.word	0x080022a1
 8002264:	080022a1 	.word	0x080022a1
 8002268:	080022a1 	.word	0x080022a1
 800226c:	08002289 	.word	0x08002289
 8002270:	080022a1 	.word	0x080022a1
 8002274:	080022a1 	.word	0x080022a1
 8002278:	080022a1 	.word	0x080022a1
 800227c:	08002299 	.word	0x08002299
 8002280:	2300      	movs	r3, #0
 8002282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002286:	e0d8      	b.n	800243a <UART_SetConfig+0x2fe>
 8002288:	2302      	movs	r3, #2
 800228a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800228e:	e0d4      	b.n	800243a <UART_SetConfig+0x2fe>
 8002290:	2304      	movs	r3, #4
 8002292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002296:	e0d0      	b.n	800243a <UART_SetConfig+0x2fe>
 8002298:	2308      	movs	r3, #8
 800229a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800229e:	e0cc      	b.n	800243a <UART_SetConfig+0x2fe>
 80022a0:	2310      	movs	r3, #16
 80022a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022a6:	e0c8      	b.n	800243a <UART_SetConfig+0x2fe>
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a5e      	ldr	r2, [pc, #376]	@ (8002428 <UART_SetConfig+0x2ec>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d125      	bne.n	80022fe <UART_SetConfig+0x1c2>
 80022b2:	4b5b      	ldr	r3, [pc, #364]	@ (8002420 <UART_SetConfig+0x2e4>)
 80022b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80022bc:	2b30      	cmp	r3, #48	@ 0x30
 80022be:	d016      	beq.n	80022ee <UART_SetConfig+0x1b2>
 80022c0:	2b30      	cmp	r3, #48	@ 0x30
 80022c2:	d818      	bhi.n	80022f6 <UART_SetConfig+0x1ba>
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	d00a      	beq.n	80022de <UART_SetConfig+0x1a2>
 80022c8:	2b20      	cmp	r3, #32
 80022ca:	d814      	bhi.n	80022f6 <UART_SetConfig+0x1ba>
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d002      	beq.n	80022d6 <UART_SetConfig+0x19a>
 80022d0:	2b10      	cmp	r3, #16
 80022d2:	d008      	beq.n	80022e6 <UART_SetConfig+0x1aa>
 80022d4:	e00f      	b.n	80022f6 <UART_SetConfig+0x1ba>
 80022d6:	2300      	movs	r3, #0
 80022d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022dc:	e0ad      	b.n	800243a <UART_SetConfig+0x2fe>
 80022de:	2302      	movs	r3, #2
 80022e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022e4:	e0a9      	b.n	800243a <UART_SetConfig+0x2fe>
 80022e6:	2304      	movs	r3, #4
 80022e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022ec:	e0a5      	b.n	800243a <UART_SetConfig+0x2fe>
 80022ee:	2308      	movs	r3, #8
 80022f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022f4:	e0a1      	b.n	800243a <UART_SetConfig+0x2fe>
 80022f6:	2310      	movs	r3, #16
 80022f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022fc:	e09d      	b.n	800243a <UART_SetConfig+0x2fe>
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a4a      	ldr	r2, [pc, #296]	@ (800242c <UART_SetConfig+0x2f0>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d125      	bne.n	8002354 <UART_SetConfig+0x218>
 8002308:	4b45      	ldr	r3, [pc, #276]	@ (8002420 <UART_SetConfig+0x2e4>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002312:	2bc0      	cmp	r3, #192	@ 0xc0
 8002314:	d016      	beq.n	8002344 <UART_SetConfig+0x208>
 8002316:	2bc0      	cmp	r3, #192	@ 0xc0
 8002318:	d818      	bhi.n	800234c <UART_SetConfig+0x210>
 800231a:	2b80      	cmp	r3, #128	@ 0x80
 800231c:	d00a      	beq.n	8002334 <UART_SetConfig+0x1f8>
 800231e:	2b80      	cmp	r3, #128	@ 0x80
 8002320:	d814      	bhi.n	800234c <UART_SetConfig+0x210>
 8002322:	2b00      	cmp	r3, #0
 8002324:	d002      	beq.n	800232c <UART_SetConfig+0x1f0>
 8002326:	2b40      	cmp	r3, #64	@ 0x40
 8002328:	d008      	beq.n	800233c <UART_SetConfig+0x200>
 800232a:	e00f      	b.n	800234c <UART_SetConfig+0x210>
 800232c:	2300      	movs	r3, #0
 800232e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002332:	e082      	b.n	800243a <UART_SetConfig+0x2fe>
 8002334:	2302      	movs	r3, #2
 8002336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800233a:	e07e      	b.n	800243a <UART_SetConfig+0x2fe>
 800233c:	2304      	movs	r3, #4
 800233e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002342:	e07a      	b.n	800243a <UART_SetConfig+0x2fe>
 8002344:	2308      	movs	r3, #8
 8002346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800234a:	e076      	b.n	800243a <UART_SetConfig+0x2fe>
 800234c:	2310      	movs	r3, #16
 800234e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002352:	e072      	b.n	800243a <UART_SetConfig+0x2fe>
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a35      	ldr	r2, [pc, #212]	@ (8002430 <UART_SetConfig+0x2f4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d12a      	bne.n	80023b4 <UART_SetConfig+0x278>
 800235e:	4b30      	ldr	r3, [pc, #192]	@ (8002420 <UART_SetConfig+0x2e4>)
 8002360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002364:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002368:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800236c:	d01a      	beq.n	80023a4 <UART_SetConfig+0x268>
 800236e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002372:	d81b      	bhi.n	80023ac <UART_SetConfig+0x270>
 8002374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002378:	d00c      	beq.n	8002394 <UART_SetConfig+0x258>
 800237a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800237e:	d815      	bhi.n	80023ac <UART_SetConfig+0x270>
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <UART_SetConfig+0x250>
 8002384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002388:	d008      	beq.n	800239c <UART_SetConfig+0x260>
 800238a:	e00f      	b.n	80023ac <UART_SetConfig+0x270>
 800238c:	2300      	movs	r3, #0
 800238e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002392:	e052      	b.n	800243a <UART_SetConfig+0x2fe>
 8002394:	2302      	movs	r3, #2
 8002396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800239a:	e04e      	b.n	800243a <UART_SetConfig+0x2fe>
 800239c:	2304      	movs	r3, #4
 800239e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023a2:	e04a      	b.n	800243a <UART_SetConfig+0x2fe>
 80023a4:	2308      	movs	r3, #8
 80023a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023aa:	e046      	b.n	800243a <UART_SetConfig+0x2fe>
 80023ac:	2310      	movs	r3, #16
 80023ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023b2:	e042      	b.n	800243a <UART_SetConfig+0x2fe>
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a17      	ldr	r2, [pc, #92]	@ (8002418 <UART_SetConfig+0x2dc>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d13a      	bne.n	8002434 <UART_SetConfig+0x2f8>
 80023be:	4b18      	ldr	r3, [pc, #96]	@ (8002420 <UART_SetConfig+0x2e4>)
 80023c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80023c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80023cc:	d01a      	beq.n	8002404 <UART_SetConfig+0x2c8>
 80023ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80023d2:	d81b      	bhi.n	800240c <UART_SetConfig+0x2d0>
 80023d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023d8:	d00c      	beq.n	80023f4 <UART_SetConfig+0x2b8>
 80023da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023de:	d815      	bhi.n	800240c <UART_SetConfig+0x2d0>
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <UART_SetConfig+0x2b0>
 80023e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023e8:	d008      	beq.n	80023fc <UART_SetConfig+0x2c0>
 80023ea:	e00f      	b.n	800240c <UART_SetConfig+0x2d0>
 80023ec:	2300      	movs	r3, #0
 80023ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023f2:	e022      	b.n	800243a <UART_SetConfig+0x2fe>
 80023f4:	2302      	movs	r3, #2
 80023f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023fa:	e01e      	b.n	800243a <UART_SetConfig+0x2fe>
 80023fc:	2304      	movs	r3, #4
 80023fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002402:	e01a      	b.n	800243a <UART_SetConfig+0x2fe>
 8002404:	2308      	movs	r3, #8
 8002406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800240a:	e016      	b.n	800243a <UART_SetConfig+0x2fe>
 800240c:	2310      	movs	r3, #16
 800240e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002412:	e012      	b.n	800243a <UART_SetConfig+0x2fe>
 8002414:	cfff69f3 	.word	0xcfff69f3
 8002418:	40008000 	.word	0x40008000
 800241c:	40013800 	.word	0x40013800
 8002420:	40021000 	.word	0x40021000
 8002424:	40004400 	.word	0x40004400
 8002428:	40004800 	.word	0x40004800
 800242c:	40004c00 	.word	0x40004c00
 8002430:	40005000 	.word	0x40005000
 8002434:	2310      	movs	r3, #16
 8002436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4aae      	ldr	r2, [pc, #696]	@ (80026f8 <UART_SetConfig+0x5bc>)
 8002440:	4293      	cmp	r3, r2
 8002442:	f040 8097 	bne.w	8002574 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002446:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800244a:	2b08      	cmp	r3, #8
 800244c:	d823      	bhi.n	8002496 <UART_SetConfig+0x35a>
 800244e:	a201      	add	r2, pc, #4	@ (adr r2, 8002454 <UART_SetConfig+0x318>)
 8002450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002454:	08002479 	.word	0x08002479
 8002458:	08002497 	.word	0x08002497
 800245c:	08002481 	.word	0x08002481
 8002460:	08002497 	.word	0x08002497
 8002464:	08002487 	.word	0x08002487
 8002468:	08002497 	.word	0x08002497
 800246c:	08002497 	.word	0x08002497
 8002470:	08002497 	.word	0x08002497
 8002474:	0800248f 	.word	0x0800248f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002478:	f7ff f9fa 	bl	8001870 <HAL_RCC_GetPCLK1Freq>
 800247c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800247e:	e010      	b.n	80024a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002480:	4b9e      	ldr	r3, [pc, #632]	@ (80026fc <UART_SetConfig+0x5c0>)
 8002482:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002484:	e00d      	b.n	80024a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002486:	f7ff f985 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 800248a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800248c:	e009      	b.n	80024a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800248e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002492:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002494:	e005      	b.n	80024a2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8002496:	2300      	movs	r3, #0
 8002498:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80024a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80024a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 8130 	beq.w	800270a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ae:	4a94      	ldr	r2, [pc, #592]	@ (8002700 <UART_SetConfig+0x5c4>)
 80024b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024b4:	461a      	mov	r2, r3
 80024b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	4613      	mov	r3, r2
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	4413      	add	r3, r2
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d305      	bcc.n	80024da <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d903      	bls.n	80024e2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80024e0:	e113      	b.n	800270a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80024e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e4:	2200      	movs	r2, #0
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	60fa      	str	r2, [r7, #12]
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ee:	4a84      	ldr	r2, [pc, #528]	@ (8002700 <UART_SetConfig+0x5c4>)
 80024f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	2200      	movs	r2, #0
 80024f8:	603b      	str	r3, [r7, #0]
 80024fa:	607a      	str	r2, [r7, #4]
 80024fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002500:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002504:	f7fd fe90 	bl	8000228 <__aeabi_uldivmod>
 8002508:	4602      	mov	r2, r0
 800250a:	460b      	mov	r3, r1
 800250c:	4610      	mov	r0, r2
 800250e:	4619      	mov	r1, r3
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	020b      	lsls	r3, r1, #8
 800251a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800251e:	0202      	lsls	r2, r0, #8
 8002520:	6979      	ldr	r1, [r7, #20]
 8002522:	6849      	ldr	r1, [r1, #4]
 8002524:	0849      	lsrs	r1, r1, #1
 8002526:	2000      	movs	r0, #0
 8002528:	460c      	mov	r4, r1
 800252a:	4605      	mov	r5, r0
 800252c:	eb12 0804 	adds.w	r8, r2, r4
 8002530:	eb43 0905 	adc.w	r9, r3, r5
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	469a      	mov	sl, r3
 800253c:	4693      	mov	fp, r2
 800253e:	4652      	mov	r2, sl
 8002540:	465b      	mov	r3, fp
 8002542:	4640      	mov	r0, r8
 8002544:	4649      	mov	r1, r9
 8002546:	f7fd fe6f 	bl	8000228 <__aeabi_uldivmod>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4613      	mov	r3, r2
 8002550:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002552:	6a3b      	ldr	r3, [r7, #32]
 8002554:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002558:	d308      	bcc.n	800256c <UART_SetConfig+0x430>
 800255a:	6a3b      	ldr	r3, [r7, #32]
 800255c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002560:	d204      	bcs.n	800256c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6a3a      	ldr	r2, [r7, #32]
 8002568:	60da      	str	r2, [r3, #12]
 800256a:	e0ce      	b.n	800270a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002572:	e0ca      	b.n	800270a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	69db      	ldr	r3, [r3, #28]
 8002578:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800257c:	d166      	bne.n	800264c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800257e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002582:	2b08      	cmp	r3, #8
 8002584:	d827      	bhi.n	80025d6 <UART_SetConfig+0x49a>
 8002586:	a201      	add	r2, pc, #4	@ (adr r2, 800258c <UART_SetConfig+0x450>)
 8002588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258c:	080025b1 	.word	0x080025b1
 8002590:	080025b9 	.word	0x080025b9
 8002594:	080025c1 	.word	0x080025c1
 8002598:	080025d7 	.word	0x080025d7
 800259c:	080025c7 	.word	0x080025c7
 80025a0:	080025d7 	.word	0x080025d7
 80025a4:	080025d7 	.word	0x080025d7
 80025a8:	080025d7 	.word	0x080025d7
 80025ac:	080025cf 	.word	0x080025cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025b0:	f7ff f95e 	bl	8001870 <HAL_RCC_GetPCLK1Freq>
 80025b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025b6:	e014      	b.n	80025e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025b8:	f7ff f970 	bl	800189c <HAL_RCC_GetPCLK2Freq>
 80025bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025be:	e010      	b.n	80025e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025c0:	4b4e      	ldr	r3, [pc, #312]	@ (80026fc <UART_SetConfig+0x5c0>)
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80025c4:	e00d      	b.n	80025e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025c6:	f7ff f8e5 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 80025ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025cc:	e009      	b.n	80025e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80025d4:	e005      	b.n	80025e2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80025e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f000 8090 	beq.w	800270a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ee:	4a44      	ldr	r2, [pc, #272]	@ (8002700 <UART_SetConfig+0x5c4>)
 80025f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025f4:	461a      	mov	r2, r3
 80025f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80025fc:	005a      	lsls	r2, r3, #1
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	085b      	lsrs	r3, r3, #1
 8002604:	441a      	add	r2, r3
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	fbb2 f3f3 	udiv	r3, r2, r3
 800260e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	2b0f      	cmp	r3, #15
 8002614:	d916      	bls.n	8002644 <UART_SetConfig+0x508>
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800261c:	d212      	bcs.n	8002644 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800261e:	6a3b      	ldr	r3, [r7, #32]
 8002620:	b29b      	uxth	r3, r3
 8002622:	f023 030f 	bic.w	r3, r3, #15
 8002626:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	085b      	lsrs	r3, r3, #1
 800262c:	b29b      	uxth	r3, r3
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	b29a      	uxth	r2, r3
 8002634:	8bfb      	ldrh	r3, [r7, #30]
 8002636:	4313      	orrs	r3, r2
 8002638:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	8bfa      	ldrh	r2, [r7, #30]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	e062      	b.n	800270a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800264a:	e05e      	b.n	800270a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800264c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002650:	2b08      	cmp	r3, #8
 8002652:	d828      	bhi.n	80026a6 <UART_SetConfig+0x56a>
 8002654:	a201      	add	r2, pc, #4	@ (adr r2, 800265c <UART_SetConfig+0x520>)
 8002656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800265a:	bf00      	nop
 800265c:	08002681 	.word	0x08002681
 8002660:	08002689 	.word	0x08002689
 8002664:	08002691 	.word	0x08002691
 8002668:	080026a7 	.word	0x080026a7
 800266c:	08002697 	.word	0x08002697
 8002670:	080026a7 	.word	0x080026a7
 8002674:	080026a7 	.word	0x080026a7
 8002678:	080026a7 	.word	0x080026a7
 800267c:	0800269f 	.word	0x0800269f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002680:	f7ff f8f6 	bl	8001870 <HAL_RCC_GetPCLK1Freq>
 8002684:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002686:	e014      	b.n	80026b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002688:	f7ff f908 	bl	800189c <HAL_RCC_GetPCLK2Freq>
 800268c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800268e:	e010      	b.n	80026b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002690:	4b1a      	ldr	r3, [pc, #104]	@ (80026fc <UART_SetConfig+0x5c0>)
 8002692:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002694:	e00d      	b.n	80026b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002696:	f7ff f87d 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 800269a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800269c:	e009      	b.n	80026b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800269e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80026a4:	e005      	b.n	80026b2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80026b0:	bf00      	nop
    }

    if (pclk != 0U)
 80026b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d028      	beq.n	800270a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026bc:	4a10      	ldr	r2, [pc, #64]	@ (8002700 <UART_SetConfig+0x5c4>)
 80026be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026c2:	461a      	mov	r2, r3
 80026c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	085b      	lsrs	r3, r3, #1
 80026d0:	441a      	add	r2, r3
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026dc:	6a3b      	ldr	r3, [r7, #32]
 80026de:	2b0f      	cmp	r3, #15
 80026e0:	d910      	bls.n	8002704 <UART_SetConfig+0x5c8>
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026e8:	d20c      	bcs.n	8002704 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80026ea:	6a3b      	ldr	r3, [r7, #32]
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	e009      	b.n	800270a <UART_SetConfig+0x5ce>
 80026f6:	bf00      	nop
 80026f8:	40008000 	.word	0x40008000
 80026fc:	00f42400 	.word	0x00f42400
 8002700:	08002c00 	.word	0x08002c00
      }
      else
      {
        ret = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	2201      	movs	r2, #1
 800270e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2201      	movs	r2, #1
 8002716:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2200      	movs	r2, #0
 800271e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	2200      	movs	r2, #0
 8002724:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002726:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800272a:	4618      	mov	r0, r3
 800272c:	3730      	adds	r7, #48	@ 0x30
 800272e:	46bd      	mov	sp, r7
 8002730:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002734 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00a      	beq.n	800275e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002784:	f003 0302 	and.w	r3, r3, #2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00a      	beq.n	80027a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	430a      	orrs	r2, r1
 80027a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00a      	beq.n	80027c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	430a      	orrs	r2, r1
 80027c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c8:	f003 0310 	and.w	r3, r3, #16
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00a      	beq.n	80027e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00a      	beq.n	8002808 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	430a      	orrs	r2, r1
 8002806:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002810:	2b00      	cmp	r3, #0
 8002812:	d01a      	beq.n	800284a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002832:	d10a      	bne.n	800284a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00a      	beq.n	800286c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	605a      	str	r2, [r3, #4]
  }
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b098      	sub	sp, #96	@ 0x60
 800287c:	af02      	add	r7, sp, #8
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002888:	f7fe f8b4 	bl	80009f4 <HAL_GetTick>
 800288c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	2b08      	cmp	r3, #8
 800289a:	d12f      	bne.n	80028fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800289c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80028a0:	9300      	str	r3, [sp, #0]
 80028a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a4:	2200      	movs	r2, #0
 80028a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f88e 	bl	80029cc <UART_WaitOnFlagUntilTimeout>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d022      	beq.n	80028fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028be:	e853 3f00 	ldrex	r3, [r3]
 80028c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80028c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	461a      	mov	r2, r3
 80028d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80028d6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80028da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028dc:	e841 2300 	strex	r3, r2, [r1]
 80028e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80028e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1e6      	bne.n	80028b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2220      	movs	r2, #32
 80028ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e063      	b.n	80029c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b04      	cmp	r3, #4
 8002908:	d149      	bne.n	800299e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800290a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002912:	2200      	movs	r2, #0
 8002914:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 f857 	bl	80029cc <UART_WaitOnFlagUntilTimeout>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d03c      	beq.n	800299e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	e853 3f00 	ldrex	r3, [r3]
 8002930:	623b      	str	r3, [r7, #32]
   return(result);
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002938:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002942:	633b      	str	r3, [r7, #48]	@ 0x30
 8002944:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002946:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002948:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800294a:	e841 2300 	strex	r3, r2, [r1]
 800294e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1e6      	bne.n	8002924 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	3308      	adds	r3, #8
 800295c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	e853 3f00 	ldrex	r3, [r3]
 8002964:	60fb      	str	r3, [r7, #12]
   return(result);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f023 0301 	bic.w	r3, r3, #1
 800296c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	3308      	adds	r3, #8
 8002974:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002976:	61fa      	str	r2, [r7, #28]
 8002978:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800297a:	69b9      	ldr	r1, [r7, #24]
 800297c:	69fa      	ldr	r2, [r7, #28]
 800297e:	e841 2300 	strex	r3, r2, [r1]
 8002982:	617b      	str	r3, [r7, #20]
   return(result);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1e5      	bne.n	8002956 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2220      	movs	r2, #32
 800298e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e012      	b.n	80029c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2220      	movs	r2, #32
 80029a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3758      	adds	r7, #88	@ 0x58
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	4613      	mov	r3, r2
 80029da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029dc:	e04f      	b.n	8002a7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e4:	d04b      	beq.n	8002a7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029e6:	f7fe f805 	bl	80009f4 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d302      	bcc.n	80029fc <UART_WaitOnFlagUntilTimeout+0x30>
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e04e      	b.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0304 	and.w	r3, r3, #4
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d037      	beq.n	8002a7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b80      	cmp	r3, #128	@ 0x80
 8002a12:	d034      	beq.n	8002a7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	2b40      	cmp	r3, #64	@ 0x40
 8002a18:	d031      	beq.n	8002a7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	69db      	ldr	r3, [r3, #28]
 8002a20:	f003 0308 	and.w	r3, r3, #8
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d110      	bne.n	8002a4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2208      	movs	r2, #8
 8002a2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 f838 	bl	8002aa6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2208      	movs	r2, #8
 8002a3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e029      	b.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a58:	d111      	bne.n	8002a7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f000 f81e 	bl	8002aa6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2220      	movs	r2, #32
 8002a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e00f      	b.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	69da      	ldr	r2, [r3, #28]
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	4013      	ands	r3, r2
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	bf0c      	ite	eq
 8002a8e:	2301      	moveq	r3, #1
 8002a90:	2300      	movne	r3, #0
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	461a      	mov	r2, r3
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d0a0      	beq.n	80029de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b095      	sub	sp, #84	@ 0x54
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ab6:	e853 3f00 	ldrex	r3, [r3]
 8002aba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002abe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	461a      	mov	r2, r3
 8002aca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002acc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ace:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ad0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ad2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ad4:	e841 2300 	strex	r3, r2, [r1]
 8002ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1e6      	bne.n	8002aae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3308      	adds	r3, #8
 8002ae6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	e853 3f00 	ldrex	r3, [r3]
 8002aee:	61fb      	str	r3, [r7, #28]
   return(result);
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002af6:	f023 0301 	bic.w	r3, r3, #1
 8002afa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	3308      	adds	r3, #8
 8002b02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b0c:	e841 2300 	strex	r3, r2, [r1]
 8002b10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1e3      	bne.n	8002ae0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d118      	bne.n	8002b52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	e853 3f00 	ldrex	r3, [r3]
 8002b2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f023 0310 	bic.w	r3, r3, #16
 8002b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b3e:	61bb      	str	r3, [r7, #24]
 8002b40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b42:	6979      	ldr	r1, [r7, #20]
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	e841 2300 	strex	r3, r2, [r1]
 8002b4a:	613b      	str	r3, [r7, #16]
   return(result);
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1e6      	bne.n	8002b20 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2220      	movs	r2, #32
 8002b56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002b66:	bf00      	nop
 8002b68:	3754      	adds	r7, #84	@ 0x54
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <memset>:
 8002b72:	4402      	add	r2, r0
 8002b74:	4603      	mov	r3, r0
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d100      	bne.n	8002b7c <memset+0xa>
 8002b7a:	4770      	bx	lr
 8002b7c:	f803 1b01 	strb.w	r1, [r3], #1
 8002b80:	e7f9      	b.n	8002b76 <memset+0x4>
	...

08002b84 <__libc_init_array>:
 8002b84:	b570      	push	{r4, r5, r6, lr}
 8002b86:	4d0d      	ldr	r5, [pc, #52]	@ (8002bbc <__libc_init_array+0x38>)
 8002b88:	4c0d      	ldr	r4, [pc, #52]	@ (8002bc0 <__libc_init_array+0x3c>)
 8002b8a:	1b64      	subs	r4, r4, r5
 8002b8c:	10a4      	asrs	r4, r4, #2
 8002b8e:	2600      	movs	r6, #0
 8002b90:	42a6      	cmp	r6, r4
 8002b92:	d109      	bne.n	8002ba8 <__libc_init_array+0x24>
 8002b94:	4d0b      	ldr	r5, [pc, #44]	@ (8002bc4 <__libc_init_array+0x40>)
 8002b96:	4c0c      	ldr	r4, [pc, #48]	@ (8002bc8 <__libc_init_array+0x44>)
 8002b98:	f000 f818 	bl	8002bcc <_init>
 8002b9c:	1b64      	subs	r4, r4, r5
 8002b9e:	10a4      	asrs	r4, r4, #2
 8002ba0:	2600      	movs	r6, #0
 8002ba2:	42a6      	cmp	r6, r4
 8002ba4:	d105      	bne.n	8002bb2 <__libc_init_array+0x2e>
 8002ba6:	bd70      	pop	{r4, r5, r6, pc}
 8002ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bac:	4798      	blx	r3
 8002bae:	3601      	adds	r6, #1
 8002bb0:	e7ee      	b.n	8002b90 <__libc_init_array+0xc>
 8002bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bb6:	4798      	blx	r3
 8002bb8:	3601      	adds	r6, #1
 8002bba:	e7f2      	b.n	8002ba2 <__libc_init_array+0x1e>
 8002bbc:	08002c20 	.word	0x08002c20
 8002bc0:	08002c20 	.word	0x08002c20
 8002bc4:	08002c20 	.word	0x08002c20
 8002bc8:	08002c24 	.word	0x08002c24

08002bcc <_init>:
 8002bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bce:	bf00      	nop
 8002bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bd2:	bc08      	pop	{r3}
 8002bd4:	469e      	mov	lr, r3
 8002bd6:	4770      	bx	lr

08002bd8 <_fini>:
 8002bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bda:	bf00      	nop
 8002bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bde:	bc08      	pop	{r3}
 8002be0:	469e      	mov	lr, r3
 8002be2:	4770      	bx	lr
