// Seed: 1567966360
module module_0 (
    input reg id_0,
    input id_1,
    output reg id_2
);
  reg id_3 = id_0, id_4;
  always id_2 <= #1 id_1;
  always id_3 = id_4;
  always begin
    begin
      if (1);
      id_4 <= 1;
      if (id_3 < 1)
        if (1) begin
          id_2 <= 1;
          SystemTFIdentifier({id_1}, 1);
        end
      begin
        SystemTFIdentifier(id_0);
      end
      SystemTFIdentifier(id_1, id_1, id_0, id_4, id_0, id_4 ? 1 : id_4, |1 - id_1);
    end
  end
  assign id_2 = ~1;
  always if (id_1) id_4 <= 1;
  logic id_5;
endmodule
