# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.000128 2048 80 2000 48128 38.6001 14.4196 232.593 418.158 703.937 704.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 330 0.000512 4096 110 2170 2816 11.3343 6.61722 27.5402 209.378 254.984 255.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 0.000512 1024 170 930 35776 1.67238 29.4989 52.4902 83.7029 83.7594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 0.000128 1024 430 590 136704 11.1335 6.83414 98.7413 209.812 326.666 326.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 0.000128 512 250 750 106496 8.43942 3.41171 48.2118 104.667 164.914 165.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 0.001024 1024 130 290 17408 0.694272 4.60282 26.3346 31.6747 31.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 0.000512 1024 480 2760 28928 2.34291 1.66934 86.2148 52.4556 142.787 142.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 0.000256 1024 350 500 64256 4.596 3.40762 37.7155 104.676 150.497 150.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 0.000512 1024 102 660 14336 3.65299 1.66902 11.2826 52.474 69.2068 69.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.001024 512 50 50 19136 0.364096 0.460608 13.1953 14.061 14.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.000128 2048 80 2000 48384 38.6405 14.4773 267.809 417.83 738.916 739.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 330 0.000512 4096 110 2170 2880 11.3377 6.61094 32.4603 209.242 259.772 259.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 0.000512 1024 170 930 35784 1.66698 34.3249 52.5141 88.5485 88.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 0.000128 1024 430 590 136512 11.1554 6.84032 112.089 209.731 339.959 340.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 0.000128 512 250 750 105984 8.35626 3.40874 56.2435 103.808 172 172.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 0.001024 1024 130 290 17352 0.694272 5.25165 26.2676 32.2555 32.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 0.000512 1024 480 2760 28800 2.34374 1.66032 103.618 52.424 160.143 160.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 0.000256 1024 350 500 64512 4.62755 3.42746 43.1739 104.982 156.308 156.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 0.000512 1024 102 660 13824 3.65114 1.64086 12.5331 52.0471 70.003 70.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.001024 512 50 50 19152 0.361856 0.537824 13.2161 14.1546 14.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.000128 2048 80 2000 48640 38.7223 14.3711 283.035 419.575 755.884 756.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 330 0.000512 4096 110 2170 2560 11.2927 6.55974 30.3058 208.424 256.7 256.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 0.000512 1024 170 930 35760 1.6672 36.0653 52.4882 90.2629 90.3188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 0.000128 1024 430 590 136320 11.1467 6.84851 117.048 209.827 345.018 345.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 0.000128 512 250 750 107520 8.42509 3.42221 59.5869 105.02 176.644 176.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 0.001024 1024 130 290 17360 0.6992 5.51117 26.2877 32.5407 32.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 0.000512 1024 480 2760 28800 2.32666 1.64669 108.039 52.2181 164.331 164.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 0.000256 1024 350 500 64320 4.58342 3.4097 45.0743 104.607 157.777 157.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 0.000512 1024 102 660 13440 3.64429 1.63226 12.7504 51.8008 69.9556 70.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.001024 512 50 50 19120 0.364544 0.55872 13.1933 14.1569 14.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.000128 2048 80 2000 47616 38.5031 14.3648 257.545 416.918 727.503 727.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 330 0.000512 4096 110 2170 2688 11.2755 6.59101 29.5707 208.881 256.435 256.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 0.000512 1024 170 930 35712 1.66768 33.3266 52.4545 87.4923 87.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 0.000128 1024 430 590 135936 11.122 6.83008 108.819 209.525 336.448 336.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 0.000128 512 250 750 104448 8.34954 3.39638 53.7809 103.322 169.032 169.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 0.001024 1024 130 290 17376 0.69632 5.16358 26.3342 32.2367 32.2946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 0.000512 1024 480 2760 28800 2.33405 1.66093 100.407 52.3308 156.834 156.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 0.000256 1024 350 500 64512 4.59776 3.40787 42.1351 104.901 155.142 155.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 0.000512 1024 102 660 13824 3.628 1.63648 12.2914 51.8283 69.5107 69.6304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.001024 512 50 50 19104 0.363232 0.52224 13.1934 14.121 14.1773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.000128 2048 80 2000 48000 38.6471 14.3715 262.655 416.7 732.547 732.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 330 0.000512 4096 110 2170 2800 11.3442 6.58598 31.4404 208.791 258.277 258.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 0.000512 1024 170 930 35700 1.66278 33.9292 52.3957 88.0306 88.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 0.000128 1024 430 590 136000 11.2007 6.85162 110.128 209.463 337.789 337.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 0.000128 512 250 750 105600 8.32522 3.40378 54.9689 103.23 170.113 170.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 0.001024 1024 130 290 17300 0.691936 5.18554 26.2103 32.1297 32.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 0.000512 1024 480 2760 28800 2.3439 1.65888 101.303 52.3105 157.719 157.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 0.000256 1024 350 500 64400 4.63472 3.41846 42.6127 104.868 155.639 155.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 0.000512 1024 102 660 13600 3.65786 1.63008 12.2473 51.7847 69.4444 69.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.001024 512 50 50 19100 0.362496 0.540256 13.184 14.1287 14.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 0.000128 2048 80 2000 48384 38.6799 14.478 273.518 418.54 745.377 745.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 330 0.000512 4096 110 2170 2240 11.2652 6.53107 25.7848 207.349 251.046 251.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 0.000512 1024 170 930 35728 1.66912 35.0755 52.4352 89.2228 89.2805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 0.000128 1024 430 590 136192 11.1209 6.83386 113.738 209.306 341.145 341.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 0.000128 512 250 750 103936 8.42957 3.4049 56.1345 103.557 171.707 171.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 0.001024 1024 130 290 17360 0.694912 5.42038 26.3075 32.4617 32.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 0.000512 1024 480 2760 28224 2.33046 1.64445 102.549 51.9447 158.572 158.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 0.000256 1024 350 500 64512 4.60925 3.41197 44.1632 104.793 157.081 157.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 0.000512 1024 102 660 13440 3.66474 1.64624 12.5708 51.9616 69.9671 70.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.001024 512 50 50 19040 0.36352 0.550976 13.1452 14.1005 14.1555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.000128 2048 80 2000 48000 38.7158 14.3892 270.863 417.963 742.103 742.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 330 0.000512 4096 110 2170 2880 11.3644 6.60685 33.3659 209.502 260.963 261.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 0.000512 1024 170 930 35760 1.67098 35.1539 52.5413 89.4092 89.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 0.000128 1024 430 590 135360 11.1493 6.85875 113.011 209.018 340.19 340.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 0.000128 512 250 750 103680 8.42541 3.40045 56.1344 103.329 171.48 171.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 0.001024 1024 130 290 17280 0.692608 5.38419 26.2355 32.3563 32.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 0.000512 1024 480 2760 28800 2.34717 1.66528 104.683 52.487 161.284 161.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 0.000256 1024 350 500 64320 4.60003 3.41197 43.9508 104.66 156.724 156.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 0.000512 1024 102 660 13440 3.65709 1.63562 12.4712 51.8552 69.7464 69.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.001024 512 50 50 19080 0.362496 0.546432 13.1937 14.1428 14.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 0.000128 2048 80 2000 47104 38.7682 14.3483 256.781 418.329 728.395 728.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 330 0.000512 4096 110 2170 2560 11.3728 6.62624 28.467 209.712 256.295 256.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 0.000512 1024 170 930 35712 1.66723 33.8968 52.4948 88.1015 88.1573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 0.000128 1024 430 590 136192 11.0741 6.83213 110.301 209.202 337.555 337.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 850 0.000128 512 250 750 106496 8.43494 3.40992 55.7087 104.708 172.443 172.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 0.001024 1024 130 290 17280 0.690976 5.19258 26.2466 32.1741 32.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 0.000512 1024 480 2760 28672 2.3448 1.6711 101.009 52.542 157.664 157.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 0.000256 1024 350 500 64000 4.60787 3.40685 42.3472 104.759 155.22 155.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 0.000512 1024 102 660 14336 3.66026 1.67098 12.8574 52.554 70.8742 70.9815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.001024 512 50 50 19072 0.361024 0.51744 13.1965 14.1164 14.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 0.000128 2048 80 2000 46080 38.3924 14.586 253.18 413.006 719.328 719.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 330 0.000512 4096 110 2170 2304 11.2266 6.52883 26.0756 207.318 251.26 251.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 0.000512 1024 170 930 35520 1.66243 34.052 52.3214 88.0792 88.1344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 0.000128 1024 430 590 135168 11.0955 6.82928 110.405 208.607 337.083 337.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 0.000128 512 250 750 104448 8.35242 3.40003 55.1154 103.379 170.426 170.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 0.001024 1024 130 290 17280 0.694144 5.26746 26.3348 32.3377 32.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 0.000512 1024 480 2760 28416 2.32 1.64685 101.387 51.9403 157.392 157.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 0.000256 1024 350 500 63744 4.59501 3.40582 42.6383 104.496 155.233 155.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 0.000512 1024 102 660 13824 3.63293 1.64435 12.5574 51.954 69.9187 70.0235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.001024 512 50 50 19008 0.361056 0.557408 13.1947 14.1547 14.2105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 0.000128 2048 80 2000 44800 38.6659 14.3217 263.723 413.056 729.936 730.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 330 0.000512 4096 110 2170 2400 11.2765 6.52698 29.1663 207.376 254.463 254.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 0.000512 1024 170 930 35600 1.66522 36.8474 52.4416 90.9988 91.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 0.000128 1024 430 590 134400 11.1935 6.84422 117.002 208.718 343.905 344.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 0.000128 512 250 750 102400 8.49472 4.38477 58.4501 103.39 174.9 175.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 0.001024 1024 130 290 17200 0.690176 5.57875 26.2386 32.5488 32.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 0.000512 1024 480 2760 28000 2.33619 1.64326 107.326 51.9538 163.364 163.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 0.000256 1024 350 500 64000 4.60221 3.41638 45.8705 104.565 158.558 158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 0.000512 1024 102 660 12800 3.69971 1.63888 12.4589 51.9658 69.8889 69.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.001024 512 50 50 19000 0.359136 0.55808 13.1973 14.1589 14.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 320 0.000128 2048 80 2000 45056 39.0913 14.3623 310.771 418.384 782.775 782.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 330 0.000512 4096 110 2170 1024 11.2184 6.42896 14.3456 204.766 236.875 236.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 0.000512 1024 170 930 35584 1.66854 43.061 52.456 97.2281 97.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 0.000128 1024 430 590 135168 11.1684 6.83389 138.397 209.233 365.778 365.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 0.000128 512 250 750 106496 8.42883 3.41373 70.7756 104.724 187.525 187.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 0.001024 1024 130 290 17152 0.69072 6.55296 26.229 33.5133 33.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 0.000512 1024 480 2760 27648 2.30576 1.61792 122.749 51.3027 178.078 178.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 0.000256 1024 350 500 63488 4.61005 3.40912 53.4966 104.857 166.472 166.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 0.000512 1024 102 660 12288 3.55373 1.56182 13.8717 49.946 69.0621 69.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.001024 512 50 50 18944 0.362176 0.68976 13.185 14.2777 14.3362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 0.000128 2048 80 2010 48128 38.6716 14.3524 229.393 419.392 701.975 702.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 330 0.000512 4096 110 2175 2816 11.3493 6.61347 46.3436 209.177 273.602 273.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 0.000512 1024 170 930 35840 1.67258 28.8706 52.5355 83.1214 83.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1770 0.000128 1024 430 600 136192 11.1428 6.85504 98.4965 209.739 326.367 326.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 850 0.000128 512 250 750 107520 8.36602 3.40653 47.8075 104.637 164.409 164.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1030 0.001024 1024 130 300 17344 0.693888 8.54403 26.3004 35.5809 35.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1320 0.000512 1024 480 2760 28928 2.33325 1.66298 87.9182 52.4085 144.426 144.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1340 0.000256 1024 350 495 64512 4.62528 3.41811 69.5645 104.962 182.673 182.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 380 0.000512 1024 102 660 13568 3.6856 1.66147 11.1572 52.4226 69.058 69.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1940 0.001024 512 50 45 19232 0.361024 0.413344 13.2168 14.0335 14.0889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.000128 2048 80 2010 48000 38.899 14.4078 228.339 419.418 701.23 701.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 330 0.000512 4096 110 2175 2880 11.3203 6.59827 28.09 209.048 255.17 255.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 0.000512 1024 170 930 35840 1.67459 29.2952 52.5373 83.5497 83.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 0.000128 1024 430 600 136320 11.1827 6.84755 97.9398 209.745 325.861 325.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 0.000128 512 250 750 107520 8.4447 3.41862 48.456 104.978 165.477 165.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 0.001024 1024 130 300 17360 0.695872 4.63658 26.331 31.7056 31.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 0.000512 1024 480 2760 28960 2.33814 1.66099 88.874 52.3741 145.35 145.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1340 0.000256 1024 350 495 64480 4.64896 3.43245 73.0024 104.971 186.158 186.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 0.000512 1024 102 660 13440 3.68586 1.6431 11.1006 52.1718 68.7331 68.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.001024 512 50 45 19240 0.362944 0.425376 13.226 14.0557 14.1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 0.000128 2048 80 2010 47616 38.7794 14.4382 227.829 418.706 699.92 700.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 330 0.000512 4096 110 2175 2880 11.3392 6.60707 27.9362 209.583 255.583 255.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 0.000512 1024 170 930 35808 1.67072 29.153 52.4997 83.3649 83.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 0.000128 1024 430 600 135936 11.1346 6.84074 96.716 209.394 324.234 324.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 0.000128 512 250 750 105984 8.41811 3.41091 47.5993 104.285 163.899 164.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 0.001024 1024 130 300 17328 0.694464 4.6097 26.2964 31.641 31.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 0.000512 1024 480 2760 28992 2.34362 1.67034 88.4554 52.509 145.076 145.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 0.000256 1024 350 495 64320 4.60362 3.41443 36.1827 104.797 149.096 149.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 0.000512 1024 102 660 13440 3.68464 1.6497 10.3964 52.2602 68.1172 68.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.001024 512 50 45 19200 0.364416 0.417856 13.2116 14.0382 14.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 0.000128 2048 80 2010 47488 38.9221 14.504 230.583 418.526 702.703 702.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 330 0.000512 4096 110 2175 2912 11.3836 6.6135 29.0876 209.521 256.727 256.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 0.000512 1024 170 930 35784 1.66867 29.9809 52.4559 84.148 84.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 0.000128 1024 430 600 135744 11.1838 6.84403 99.4381 209.299 326.914 327.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 0.000128 512 250 750 107520 8.42896 3.41699 49.8339 104.76 166.626 166.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 0.001024 1024 130 300 17304 0.69312 4.76931 26.2595 31.7656 31.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 0.000512 1024 480 2760 28896 2.35226 1.66806 90.9219 52.4942 147.54 147.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 0.000256 1024 350 495 64288 4.62445 3.4185 37.7725 104.759 150.681 150.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 0.000512 1024 102 660 13440 3.72269 1.66771 10.7093 52.5088 68.7371 68.8553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.001024 512 50 45 19208 0.364544 0.44176 13.2101 14.0578 14.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.000128 2048 80 2010 47104 38.7588 14.3974 234.88 418.164 706.37 706.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 330 0.000512 4096 110 2175 2816 11.3164 6.61357 28.9053 209.37 256.322 256.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 0.000512 1024 170 930 35776 1.66912 30.4838 52.4901 84.6855 84.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 0.000128 1024 430 600 136192 11.1547 6.82934 102.325 209.809 330.261 330.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 0.000128 512 250 750 106496 8.43155 3.40957 49.574 104.669 166.271 166.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 0.001024 1024 130 300 17280 0.691648 4.91203 26.2575 31.9037 31.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 0.000512 1024 480 2760 28928 2.34086 1.6673 88.6087 52.4568 145.177 145.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 0.000256 1024 350 495 64256 4.59027 3.40746 38.6368 104.677 151.412 151.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 0.000512 1024 102 660 13312 3.70413 1.66707 10.9209 52.4701 68.8868 69.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.001024 512 50 45 19200 0.362592 0.44944 13.2234 14.0766 14.1328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 0.000128 2048 80 2010 47232 38.8624 14.3747 269.945 417.554 740.899 741.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 330 0.000512 4096 110 2175 2880 11.3465 6.60554 33.6939 209.062 260.828 260.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 0.000512 1024 170 930 35784 1.66541 35.3713 52.4644 89.5467 89.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 0.000128 1024 430 600 135936 11.1923 6.84045 115.887 209.554 343.619 343.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 0.000128 512 250 750 105984 8.34784 3.41197 57.3879 103.725 173.057 173.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 0.001024 1024 130 300 17280 0.692224 5.56237 26.2432 32.54 32.5969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 0.000512 1024 480 2760 28800 2.34163 1.66035 105.642 52.384 162.129 162.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 0.000256 1024 350 495 64224 4.62125 3.42598 43.8994 104.897 156.942 157.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 0.000512 1024 102 660 13248 3.68314 1.64387 12.4574 52.0046 69.915 70.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.001024 512 50 45 19152 0.362496 0.495264 13.1825 14.0808 14.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 0.000128 2048 80 2010 47360 38.8955 14.4261 264.299 419.288 737.076 737.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 330 0.000512 4096 110 2175 2560 11.282 6.55754 29.8947 208.258 256.106 256.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 0.000512 1024 170 930 35760 1.66707 34.5743 52.4487 88.732 88.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 0.000128 1024 430 600 136320 11.1444 6.8423 113.534 209.656 341.322 341.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 0.000128 512 250 750 107520 8.42368 3.41754 57.0308 104.934 173.994 174.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 0.001024 1024 130 300 17280 0.693984 5.46768 26.2596 32.4623 32.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 0.000512 1024 480 2760 28800 2.32586 1.64618 103.191 52.1756 159.436 159.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 0.000256 1024 350 495 64000 4.5905 3.40378 42.8815 104.524 155.5 155.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 0.000512 1024 102 660 12800 3.67645 1.63296 11.7761 51.7605 68.9726 69.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.001024 512 50 45 19200 0.364544 0.488864 13.2212 14.1162 14.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 0.000128 2048 80 2010 46080 38.7288 14.3402 273.51 416.52 743.265 743.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 330 0.000512 4096 110 2175 2688 11.2877 6.59562 32.6427 208.683 259.326 259.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 0.000512 1024 170 930 35712 1.66506 36.9725 52.4036 91.0815 91.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 0.000128 1024 430 600 135936 11.1178 6.82976 120.862 209.333 348.287 348.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 0.000128 512 250 750 104448 8.34099 3.38752 59.1769 103.226 174.317 174.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 0.001024 1024 130 300 17280 0.692256 5.80269 26.2737 32.8111 32.8653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 0.000512 1024 480 2760 28800 2.33062 1.66298 109.811 52.28 166.183 166.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 0.000256 1024 350 495 64128 4.5999 3.40787 45.9818 104.797 158.889 158.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 0.000512 1024 102 660 13056 3.6657 1.63658 12.7313 51.7804 69.9419 70.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.001024 512 50 45 19104 0.360992 0.514048 13.1644 14.0824 14.1394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 0.000128 2048 80 2010 46400 38.9425 14.377 273.304 416.622 743.42 743.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 330 0.000512 4096 110 2175 2800 11.3433 6.58525 33.7507 208.75 260.549 260.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 0.000512 1024 170 930 35700 1.66854 36.6385 52.3837 90.7338 90.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 0.000128 1024 430 600 136000 11.2013 6.84957 119.664 209.431 347.298 347.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 0.000128 512 250 750 102400 8.49802 3.40173 57.4561 103.21 172.75 172.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 0.001024 1024 130 300 17300 0.69536 5.76259 26.3039 32.8031 32.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 0.000512 1024 480 2760 28800 2.34541 1.66365 108.829 52.3018 165.242 165.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 0.000256 1024 350 495 64400 4.6303 3.42214 45.7391 104.851 158.744 158.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 0.000512 1024 102 660 12800 3.68646 1.63232 12.4144 51.7846 69.6477 69.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.001024 512 50 45 19100 0.361824 0.530432 13.1626 14.0994 14.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 0.000128 2048 80 2010 46592 38.9289 14.3653 275.725 419.014 748.199 748.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 330 0.000512 4096 110 2175 2240 11.2579 6.53242 27.2159 207.585 252.708 252.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 0.000512 1024 170 930 35728 1.66854 36.8734 52.4949 91.0812 91.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 0.000128 1024 430 600 135296 11.1828 6.83622 119.853 209.551 347.565 347.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 850 0.000128 512 250 750 103936 8.43363 3.40582 58.7225 103.676 174.425 174.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 0.001024 1024 130 300 17248 0.691104 5.84435 26.28 32.8583 32.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 0.000512 1024 480 2760 28224 2.32688 1.6425 107.469 52.0094 163.549 163.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 0.000256 1024 350 495 64064 4.61258 3.4128 45.8192 104.926 158.874 158.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 0.000512 1024 102 660 12544 3.70899 1.64522 12.3235 52.029 69.8361 69.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.001024 512 50 45 19152 0.362944 0.518144 13.2231 14.1453 14.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 0.000128 2048 80 2010 46080 39.0241 14.4 267.482 417.677 738.751 738.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 330 0.000512 4096 110 2175 2880 11.3613 6.60749 34.5756 209.361 262.023 262.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 0.000512 1024 170 930 35760 1.67181 36.1923 52.5067 90.417 90.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 0.000128 1024 430 600 135360 11.1356 6.86314 117.497 208.876 344.52 344.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 0.000128 512 250 750 103680 8.41888 3.40048 57.527 103.257 172.786 172.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 0.001024 1024 130 300 17280 0.693792 5.7521 26.3112 32.8005 32.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 0.000512 1024 480 2760 28800 2.3439 1.66707 107.495 52.4513 164.061 164.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 0.000256 1024 350 495 63840 4.62355 3.41619 44.701 104.59 157.436 157.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 0.000512 1024 102 660 12480 3.70598 1.6343 12.1855 51.8193 69.475 69.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.001024 512 50 45 19080 0.36112 0.544928 13.1651 14.1152 14.1719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 0.000128 2048 80 2010 47104 38.783 14.3546 263.276 418.37 734.952 735.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 330 0.000512 4096 110 2175 2560 11.3725 6.62506 29.5049 209.739 257.359 257.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 0.000512 1024 170 930 35712 1.66851 34.6651 52.4964 88.873 88.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 0.000128 1024 430 600 135168 11.1312 6.83334 112.484 209.228 339.821 339.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 0.000128 512 250 750 106496 8.42931 3.40794 56.5398 104.719 173.278 173.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 0.001024 1024 130 300 17152 0.690016 5.46899 26.1694 32.3718 32.4257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 0.000512 1024 480 2760 28672 2.34547 1.67357 102.523 52.5478 159.191 159.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 0.000256 1024 350 495 64000 4.60448 3.40816 43.0364 104.769 155.919 156.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 0.000512 1024 102 660 13312 3.71482 1.67059 12.4338 52.5597 70.5034 70.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.001024 512 50 45 19072 0.361856 0.497984 13.1742 14.0739 14.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 0.000128 2048 80 2010 43008 38.8882 14.2789 281.988 412.956 748.281 748.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 330 0.000512 4096 110 2175 2304 11.23 6.5327 30.4636 207.289 255.635 255.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 0.000512 1024 170 930 35520 1.66416 40.4762 52.3119 94.4945 94.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 0.000128 1024 430 600 135168 11.09 6.83808 132.244 208.578 358.898 358.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 0.000128 512 250 750 104448 8.35914 3.4015 65.2305 103.364 180.537 180.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 0.001024 1024 130 300 17088 0.69216 6.46963 26.1633 33.3694 33.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 0.000512 1024 480 2760 28416 2.31981 1.64864 119.463 51.9342 175.465 175.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 0.000256 1024 350 495 63744 4.59158 3.40858 50.4322 104.488 163.021 163.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 0.000512 1024 102 660 12288 3.7135 1.64454 13.3789 51.9455 70.8103 70.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.001024 512 50 45 19008 0.362496 0.599904 13.1727 14.1762 14.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 0.000128 2048 80 2010 44800 38.6509 14.3321 294.967 412.671 760.783 760.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 330 0.000512 4096 110 2175 2400 11.2656 6.52502 32.2319 207.174 257.316 257.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 0.000512 1024 170 930 35600 1.66502 40.7836 52.3945 94.8844 94.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 0.000128 1024 430 600 134400 11.187 6.8409 131.762 208.516 358.452 358.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 0.000128 512 250 750 102400 8.49866 3.4033 64.7811 103.294 180.163 180.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 0.001024 1024 130 300 17200 0.692736 6.47434 26.3049 33.516 33.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 0.000512 1024 480 2760 28000 2.33498 1.63664 118.591 51.9096 174.573 174.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 0.000256 1024 350 495 64000 4.59818 3.4143 50.5543 104.465 163.132 163.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 0.000512 1024 102 660 12800 3.70051 1.64243 13.9588 51.9198 71.354 71.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.001024 512 50 45 19000 0.362496 0.624576 13.1685 14.1968 14.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 320 0.000128 2048 80 2010 45056 39.1001 14.3606 269.666 422.335 745.627 745.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 330 0.000512 4096 110 2175 1024 11.2188 6.44019 13.5484 206.697 238.019 238.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 0.000512 1024 170 930 35584 1.66806 37.0717 52.9473 91.7305 91.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 0.000128 1024 430 600 135168 11.1533 6.83213 120.625 211.208 349.966 350.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 0.000128 512 250 750 106496 8.4345 3.41638 60.7833 105.708 178.526 178.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 0.001024 1024 130 300 16896 0.689184 5.8399 26.2215 32.7938 32.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 0.000512 1024 480 2760 27648 2.30646 1.61667 105.92 51.7859 161.73 161.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 0.000256 1024 350 495 63488 4.60736 3.41197 45.8966 105.846 159.859 159.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 0.000512 1024 102 660 10240 3.65338 1.56058 10.0631 50.4122 65.8184 65.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.001024 512 50 45 18944 0.362496 0.593344 13.2916 14.2872 14.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 0.000128 2048 80 2000 48128 38.6811 14.3794 212.537 419.445 685.211 685.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 330 0.000512 4096 110 2180 2816 11.3332 6.6087 44.2282 209.199 271.488 271.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 0.000512 1024 170 940 35808 1.6695 27.6931 52.5407 81.9481 82.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1770 0.000128 1024 430 600 135936 11.149 6.85808 94.0565 209.765 321.962 322.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 850 0.000128 512 250 760 106496 8.43085 3.4063 45.5753 104.644 162.249 162.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1030 0.001024 1024 130 300 17344 0.69424 7.98243 26.2995 35.0195 35.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1320 0.000512 1024 480 2760 28928 2.33443 1.66918 83.194 52.4131 139.712 139.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1340 0.000256 1024 350 500 64384 4.63024 3.42016 67.2432 104.973 180.371 180.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 380 0.000512 1024 102 660 13312 3.69213 1.66458 10.4818 52.4293 68.3982 68.4974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 0.001024 512 50 60 19136 0.363872 0.514432 13.2108 14.1316 14.1893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.000128 2048 80 2000 48000 38.8652 14.3954 240.503 419.088 713.027 713.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 330 0.000512 4096 110 2180 2720 11.3378 6.59331 28.237 208.88 255.167 255.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 0.000512 1024 170 940 35800 1.6711 31.4148 52.4884 85.6161 85.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 0.000128 1024 430 600 136000 11.2047 6.8503 103.627 209.582 331.411 331.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 0.000128 512 250 760 106240 8.51965 3.41888 51.933 104.901 168.957 169.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 0.001024 1024 130 300 17360 0.695712 4.92912 26.3158 31.9808 32.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 0.000512 1024 480 2760 28800 2.34586 1.66218 93.7158 52.3311 150.16 150.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1340 0.000256 1024 350 500 64480 4.63763 3.42387 77.8614 104.887 190.913 191.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 0.000512 1024 102 660 13120 3.69843 1.64723 11.5764 52.1325 69.1897 69.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.001024 512 50 60 19120 0.364544 0.58304 13.1944 14.1827 14.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 0.000128 2048 80 2000 47616 38.8001 14.4026 222.071 418.409 693.853 693.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 330 0.000512 4096 110 2180 2880 11.328 6.60694 27.9786 209.431 255.463 255.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 0.000512 1024 170 940 35760 1.66861 29.1567 52.4452 83.314 83.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 0.000128 1024 430 600 135552 11.1594 6.88534 96.0989 209.242 323.537 323.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 0.000128 512 250 760 105984 8.41418 3.41402 48.206 104.213 164.427 164.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 0.001024 1024 130 300 17328 0.695456 4.6001 26.2775 31.6155 31.6722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 0.000512 1024 480 2760 28992 2.34643 1.67322 88.1106 52.466 144.701 144.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 0.000256 1024 350 500 64320 4.60592 3.41309 36.723 104.726 149.569 149.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 0.000512 1024 102 660 13056 3.7032 1.65098 10.0928 52.2244 67.802 67.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.001024 512 50 60 19104 0.363552 0.543904 13.187 14.1338 14.1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.000128 2048 80 2000 47488 38.8995 14.497 227.448 418.47 699.478 699.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 330 0.000512 4096 110 2180 2912 11.3636 6.61139 29.2215 209.497 256.809 256.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 0.000512 1024 170 940 35784 1.66931 30.0153 52.4902 84.2181 84.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 0.000128 1024 430 600 135744 11.188 6.85056 98.6102 209.275 326.072 326.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 0.000128 512 250 760 105728 8.52227 3.416 49.2865 104.746 166.173 166.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 0.001024 1024 130 300 17304 0.692224 4.75136 26.2557 31.7414 31.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 0.000512 1024 480 2760 28896 2.35155 1.66502 89.3598 52.4843 145.957 146.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 0.000256 1024 350 500 64288 4.61853 3.41638 37.7704 104.747 150.652 150.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 0.000512 1024 102 660 13440 3.71366 1.66854 10.7426 52.4996 68.7511 68.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.001024 512 50 60 19096 0.362528 0.575488 13.1927 14.1728 14.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.000128 2048 80 2000 47104 38.7604 14.3874 224.91 417.875 696.097 696.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 330 0.000512 4096 110 2180 2816 11.3135 6.60986 28.193 209.222 255.454 255.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 0.000512 1024 170 940 35776 1.66685 29.7902 52.5047 84.0048 84.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 0.000128 1024 430 600 135680 11.1861 6.82979 99.3898 209.662 327.211 327.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 0.000128 512 250 760 106496 8.44029 3.40582 48.9138 104.596 165.542 165.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 0.001024 1024 130 300 17280 0.69248 4.77802 26.2389 31.7529 31.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 0.000512 1024 480 2760 28928 2.33907 1.66707 85.4045 52.4219 141.933 142.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 0.000256 1024 350 500 64000 4.60138 3.40979 38.1076 104.603 150.823 150.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 0.000512 1024 102 660 13312 3.70726 1.67322 10.6731 52.437 68.6141 68.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.001024 512 50 60 19072 0.363008 0.571712 13.1789 14.1571 14.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.000128 2048 80 2000 47232 38.8536 14.3829 282.098 417.843 753.335 753.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 330 0.000512 4096 110 2180 2592 11.3625 6.60429 32.23 209.251 259.561 259.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 0.000512 1024 170 940 35712 1.66707 37.7487 52.4618 91.9191 91.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 0.000128 1024 430 600 135936 11.1803 6.84496 122.688 209.736 350.598 350.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 0.000128 512 250 760 103680 8.49171 3.41366 60.4375 103.811 176.337 176.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 0.001024 1024 130 300 17280 0.692224 5.85149 26.2656 32.852 32.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 0.000512 1024 480 2760 28800 2.34074 1.66317 111.136 52.4244 167.666 167.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 0.000256 1024 350 500 64224 4.62723 3.42653 47.0919 104.986 160.232 160.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 0.000512 1024 102 660 12672 3.70874 1.64045 12.5836 52.0507 70.1091 70.2176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.001024 512 50 60 19080 0.363168 0.679808 13.1997 14.2847 14.3409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 0.000128 2048 80 2000 46080 38.5419 14.3205 192.526 414.939 660.498 660.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 330 0.000512 4096 110 2180 2304 11.2861 6.53926 20.0981 208.087 246.13 246.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 0.000512 1024 170 940 35568 1.66208 26.3164 52.3676 80.3867 80.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 0.000128 1024 430 600 134784 11.15 6.83578 85.153 209.055 312.345 312.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 0.000128 512 250 760 101376 8.41318 3.38739 41.5278 102.319 155.834 155.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 0.001024 1024 130 300 17136 0.691904 4.1513 26.1703 31.0591 31.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 0.000512 1024 480 2760 28224 2.33046 1.64861 76.1927 52.1335 132.404 132.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 0.000256 1024 350 500 63936 4.60976 3.41254 32.8939 104.693 145.708 145.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 0.000512 1024 102 660 11520 3.71011 1.6119 8.19267 51.373 65.0184 65.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.001024 512 50 60 19008 0.362624 0.493568 13.1995 14.0987 14.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 0.000128 2048 80 2000 47360 38.8997 14.381 270.654 419.217 743.32 743.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 330 0.000512 4096 110 2180 2560 11.2771 6.55338 30.5002 208.252 256.705 256.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 0.000512 1024 170 940 35760 1.66912 36.1165 52.4918 90.3197 90.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 0.000128 1024 430 600 135680 11.1949 6.84442 117.266 209.649 345.101 345.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 0.000128 512 250 760 104960 8.5584 3.41616 58.8243 104.933 175.923 176.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 0.001024 1024 130 300 17280 0.694112 5.63165 26.2554 32.6238 32.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 0.000512 1024 480 2760 28480 2.33459 1.65114 105.267 52.1708 161.526 161.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 0.000256 1024 350 500 64000 4.59616 3.41194 44.7703 104.523 157.401 157.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 0.000512 1024 102 660 12800 3.67146 1.6345 12.2347 51.7594 69.4264 69.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.001024 512 50 60 19040 0.362496 0.663552 13.1658 14.2338 14.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 320 0.000128 2048 80 2000 43520 38.688 14.3453 175.558 412.892 641.645 641.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 330 0.000512 4096 110 2180 1920 11.2372 6.52845 16.8954 207.185 241.965 242.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 0.000512 1024 170 940 35680 1.66912 25.4906 52.5281 79.7284 79.7839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 0.000128 1024 430 600 134400 11.0699 6.81574 82.1452 208.198 308.379 308.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 0.000128 512 250 760 102400 8.46378 3.39354 40.6593 103.353 156.051 156.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 0.001024 1024 130 300 17120 0.689536 3.9808 26.1668 30.8767 30.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 0.000512 1024 480 2760 28160 2.31914 1.63814 73.3484 51.8917 129.295 129.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 0.000256 1024 350 500 63360 4.58602 3.39347 31.4564 104.274 143.808 143.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 0.000512 1024 102 660 12800 3.67763 1.64019 8.79443 51.9023 66.1364 66.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.001024 512 50 60 18880 0.359328 0.508896 13.124 14.0373 14.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 0.000128 2048 80 2000 46080 38.7374 14.3319 247.704 416.531 717.467 717.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 330 0.000512 4096 110 2180 2688 11.2804 6.59251 29.7505 208.687 256.431 256.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 0.000512 1024 170 940 35712 1.66912 33.7553 52.4526 87.9196 87.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 0.000128 1024 430 600 135168 11.1661 6.82842 109.511 209.332 336.985 337.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 0.000128 512 250 760 104448 8.33782 3.40173 54.7462 103.232 169.901 170.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 0.001024 1024 130 300 17280 0.692 5.2695 26.2745 32.2769 32.3338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 0.000512 1024 480 2760 28800 2.3303 1.66301 99.526 52.2812 155.903 155.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 0.000256 1024 350 500 64128 4.60317 3.41178 42.2042 104.8 155.118 155.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 0.000512 1024 102 660 12288 3.70118 1.63632 11.2227 51.7891 68.4761 68.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.001024 512 50 60 19008 0.363232 0.6144 13.1551 14.1774 14.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 320 0.000128 2048 80 2000 43008 38.8173 14.2844 165.801 412.929 631.993 632.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 330 0.000512 4096 110 2180 2304 11.2323 6.52854 18.9967 207.277 244.15 244.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 0.000512 1024 170 940 35520 1.66502 24.2893 52.3546 78.3521 78.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 0.000128 1024 430 600 133632 11.1881 6.83174 78.1847 208.568 304.92 305.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 0.000128 512 250 760 104448 8.35373 3.40115 39.7367 103.368 155.042 155.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 0.001024 1024 130 300 17088 0.691712 3.81952 26.1612 30.7149 30.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 0.000512 1024 480 2760 28416 2.3208 1.64637 71.0118 51.9307 127.007 127.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 0.000256 1024 350 500 63744 4.60224 3.40061 30.3518 104.479 142.936 143.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 0.000512 1024 102 660 12288 3.71584 1.64534 8.27206 51.9404 65.7009 65.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.001024 512 50 60 18816 0.361408 0.489856 13.0992 13.9943 14.0495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 0.000128 2048 80 2000 46400 38.9504 14.3962 260.664 416.695 730.876 731.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 330 0.000512 4096 110 2180 2400 11.3898 6.58886 28.4253 208.78 255.308 255.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 0.000512 1024 170 940 35700 1.66912 35.5119 52.437 89.6616 89.7172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 0.000128 1024 430 600 135200 11.2501 6.84573 115.014 209.466 342.722 342.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 0.000128 512 250 760 102400 8.4953 3.40723 56.1813 103.224 171.499 171.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 0.001024 1024 130 300 17300 0.694272 5.63171 26.309 32.6793 32.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 0.000512 1024 480 2760 28800 2.34717 1.65814 104.627 52.3068 161.04 161.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 0.000256 1024 350 500 64400 4.63603 3.42429 44.5098 104.867 157.541 157.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 0.000512 1024 102 660 12800 3.68771 1.63162 12.2682 51.7847 69.5018 69.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.001024 512 50 60 19000 0.362272 0.662496 13.154 14.2225 14.2782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 0.000128 2048 80 2000 44800 38.6304 14.4767 178.29 413.021 644.58 644.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 330 0.000512 4096 110 2180 1600 11.3277 6.52182 13.8512 207.359 239.179 239.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 0.000512 1024 170 940 35600 1.66912 25.1361 52.482 79.3295 79.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 0.000128 1024 430 600 134400 11.1973 6.8441 81.1148 208.696 307.996 308.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 0.000128 512 250 760 102400 8.50483 3.40582 40.0949 103.386 155.576 155.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 0.001024 1024 130 300 17200 0.692288 3.91373 26.3294 30.9785 31.0344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 0.000512 1024 480 2760 28000 2.33677 1.63984 72.0827 51.9484 128.105 128.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 0.000256 1024 350 500 64000 4.60979 3.41219 31.4061 104.553 144.08 144.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 0.000512 1024 102 660 12800 3.70141 1.64003 8.94528 51.9646 66.3807 66.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.001024 512 50 60 18800 0.360032 0.508544 13.0962 14.0068 14.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 0.000128 2048 80 2000 46592 38.9211 14.3902 336.877 418.972 809.328 809.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 330 0.000512 4096 110 2180 2240 11.2484 6.52848 33.8521 207.565 259.313 259.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 0.000512 1024 170 940 35728 1.66893 45.4515 52.5371 99.7001 99.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 0.000128 1024 430 600 135296 11.1755 6.83814 147.071 209.527 374.758 374.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 0.000128 512 250 760 103936 8.43123 3.40378 73.0178 103.666 188.695 188.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 0.001024 1024 130 300 17248 0.690528 7.0817 26.2758 34.0901 34.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 0.000512 1024 480 2760 28224 2.32854 1.6425 130.911 52.0001 186.982 187.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 0.000256 1024 350 500 64064 4.60765 3.41606 56.7075 104.905 169.737 169.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 0.000512 1024 102 660 12544 3.70749 1.64454 15.0582 52.0155 72.551 72.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.001024 512 50 60 19040 0.361664 0.845824 13.2028 14.4512 14.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 320 0.000128 2048 80 2000 43008 38.9264 14.3065 200.562 414.167 668.127 668.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 330 0.000512 4096 110 2180 1792 11.3347 6.55322 17.0839 208.024 243.112 243.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 0.000512 1024 170 940 35616 1.67123 29.6837 52.5005 83.9 83.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 0.000128 1024 430 600 134400 11.2012 6.83261 95.5634 209.528 323.27 323.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 0.000128 512 250 760 100352 8.29904 3.36845 46.6913 101.272 159.813 159.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 0.001024 1024 130 300 17024 0.68864 4.59546 26.1042 31.4285 31.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 0.000512 1024 480 2760 27776 2.3401 1.64864 83.9394 52.1174 140.145 140.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 0.000256 1024 350 500 62720 4.57456 3.38202 36.4302 103.781 148.268 148.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 0.000512 1024 102 660 10752 3.69834 1.59382 8.61389 50.9278 64.9604 65.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.001024 512 50 60 18816 0.36528 0.561824 13.1135 14.0848 14.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 0.000128 2048 80 2000 46080 38.9836 14.4258 316.65 417.911 788.138 788.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 330 0.000512 4096 110 2180 2400 11.4054 6.61814 34.5934 209.472 262.206 262.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 0.000512 1024 170 940 35640 1.66554 43.3219 52.4227 97.4533 97.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 0.000128 1024 430 600 135360 11.1516 6.8433 140.619 208.993 367.76 367.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 0.000128 512 250 760 103680 8.41936 3.39949 70.019 103.312 185.333 185.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 0.001024 1024 130 300 17280 0.694624 6.76045 26.3245 33.8221 33.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 0.000512 1024 480 2760 28800 2.34394 1.66435 127.71 52.4803 184.297 184.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 0.000256 1024 350 500 63840 4.62438 3.41299 53.8582 104.651 166.646 166.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 0.000512 1024 102 660 12480 3.70586 1.63021 14.324 51.847 71.6323 71.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.001024 512 50 60 18960 0.360352 0.780384 13.1461 14.3297 14.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 320 0.000128 2048 80 2000 42240 39.0148 14.2872 197.627 413.165 664.266 664.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 330 0.000512 4096 110 2180 1920 11.2823 6.52755 18.3758 207.588 243.899 243.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 0.000512 1024 170 940 35520 1.66755 29.4502 52.4411 83.6028 83.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 0.000128 1024 430 600 134400 11.196 6.83878 95.2284 209.204 322.619 322.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 0.000128 512 250 760 99840 8.62973 3.40378 45.8148 103.427 161.461 161.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 0.001024 1024 130 300 17040 0.690176 4.6897 26.1714 31.5927 31.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 0.000512 1024 480 2760 27840 2.34128 1.6425 84.0469 52.0117 140.147 140.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 0.000256 1024 350 500 63360 4.61133 3.41437 36.632 104.835 149.596 149.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 0.000512 1024 102 660 11520 3.7473 1.64659 9.36432 52.0212 66.9082 67.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.001024 512 50 60 18720 0.358304 0.587936 13.071 14.0602 14.1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 0.000128 2048 80 2000 47104 38.7583 14.352 313.961 418.265 785.502 785.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 330 0.000512 4096 110 2180 2560 11.3644 6.62682 35.1901 209.684 262.983 263.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 0.000512 1024 170 940 35712 1.66915 42.0042 52.5271 96.243 96.2994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 0.000128 1024 430 600 135168 11.1288 7.38746 135.97 209.169 363.8 363.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 850 0.000128 512 250 760 106496 8.42851 3.41197 69.689 104.692 186.406 186.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 0.001024 1024 130 300 17152 0.691328 6.54259 26.1632 33.4389 33.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 0.000512 1024 480 2760 28672 2.34614 1.67104 123.185 52.5292 179.831 179.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 0.000256 1024 350 500 64000 4.60179 3.41178 52.3201 104.741 165.175 165.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 0.000512 1024 102 660 13312 3.70637 1.67098 14.8322 52.5475 72.8822 72.9905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.001024 512 50 60 18944 0.36 0.780064 13.144 14.3248 14.3809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 320 0.000128 2048 80 2000 45056 39.0672 14.4624 203.848 418.719 676.262 676.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 330 0.000512 4096 110 2180 1024 11.2225 6.4273 10.9419 204.929 233.637 233.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 0.000512 1024 170 940 35584 1.67318 28.4795 52.549 82.7448 82.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 0.000128 1024 430 600 135168 11.1554 6.83213 92.146 209.404 319.684 319.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 0.000128 512 250 760 106496 8.43645 3.41584 47.1175 104.815 163.971 164.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 0.001024 1024 130 300 16896 0.690144 4.48246 26.0014 31.2155 31.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 0.000512 1024 480 2760 27648 2.30694 1.61552 80.2192 51.3452 135.589 135.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 0.000256 1024 350 500 63488 4.61299 3.41155 35.4514 104.94 148.518 148.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 0.000512 1024 102 660 10240 3.65578 1.56365 7.86902 49.9839 63.1987 63.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.001024 512 50 60 18688 0.35776 0.60512 13.058 14.0623 14.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 320 0.000128 2048 80 2000 43008 38.8806 14.3278 249.926 412.657 715.965 716.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 330 0.000512 4096 110 2180 2304 11.2279 6.5359 28.8062 207.135 253.825 253.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 0.000512 1024 170 940 35520 1.66707 36.3942 52.321 90.4264 90.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 0.000128 1024 430 600 133632 11.1868 6.83002 117.27 208.426 343.863 343.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 0.000128 512 250 760 104448 8.35642 3.3984 59.4678 103.291 174.699 174.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 0.001024 1024 130 300 17088 0.688128 5.6832 26.1447 32.561 32.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 0.000512 1024 480 2760 28416 2.31933 1.64454 106.565 51.8971 162.528 162.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 0.000256 1024 350 500 63744 4.59309 3.40438 45.3888 104.412 157.902 157.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 0.000512 1024 102 660 12288 3.71798 1.64451 12.4352 51.9108 69.8403 69.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.001024 512 50 60 18816 0.362176 0.723808 13.0964 14.2257 14.2842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 320 0.000128 2048 80 2000 43008 38.9118 14.3503 177.112 413.176 643.717 643.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 330 0.000512 4096 110 2180 1536 11.3689 6.56435 15.0559 208.171 241.278 241.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 0.000512 1024 170 940 35328 1.66093 25.7392 52.3217 79.7649 79.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 0.000128 1024 430 600 132096 11.0454 6.80019 82.5773 206.629 307.196 307.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 0.000128 512 250 760 98304 8.17325 3.34701 40.0775 99.3087 151.088 151.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 0.001024 1024 130 300 16896 0.689568 3.9977 26.1481 30.8767 30.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 0.000512 1024 480 2760 27648 2.34688 1.65478 73.2972 52.1603 129.557 129.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 0.000256 1024 350 500 62976 4.55146 3.37168 32.1838 103.642 143.847 143.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 0.000512 1024 102 660 9216 3.71104 1.5711 7.00032 50.1066 62.5181 62.6248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.001024 512 50 60 18432 0.357472 0.575488 12.9618 13.9349 13.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 0.000128 2048 80 2000 44800 38.6515 14.3132 271.999 413.062 738.192 738.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 330 0.000512 4096 110 2180 1600 11.3399 6.52685 20.7413 207.375 246.1 246.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 0.000512 1024 170 940 35600 1.66502 38.4139 52.4877 92.6085 92.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 0.000128 1024 430 600 134400 11.1931 6.83987 123.17 208.715 350.064 350.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 0.000128 512 250 760 102400 8.50118 3.40378 61.2703 103.399 176.763 176.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 0.001024 1024 130 300 17200 0.69248 5.89789 26.3332 32.9674 33.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 0.000512 1024 480 2760 28000 2.33677 1.6425 110.562 51.9595 166.606 166.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 0.000256 1024 350 500 64000 4.61075 3.41421 47.6662 104.562 160.358 160.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 0.000512 1024 102 660 12800 3.70474 1.64102 13.4561 51.9698 70.9022 71.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.001024 512 50 60 18800 0.360448 0.760032 13.0985 14.2625 14.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 320 0.000128 2048 80 2000 44800 38.6571 14.3048 193.728 413.603 660.461 660.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 330 0.000512 4096 110 2180 1600 11.3689 6.5577 16.7121 208.449 243.205 243.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 0.000512 1024 170 940 35200 1.64864 27.1094 52.2355 81.0362 81.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 0.000128 1024 430 600 131200 11.1362 6.8055 85.3561 206.845 310.289 310.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 0.000128 512 250 760 102400 8.50022 3.39776 44.6398 103.535 160.254 160.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 0.001024 1024 130 300 16800 0.684704 4.31898 26.0628 31.1089 31.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 0.000512 1024 480 2760 27200 2.36173 1.64806 77.0737 52.2236 133.406 133.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 0.000256 1024 350 500 62400 4.57933 3.37942 33.2832 103.757 145.1 145.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 0.000512 1024 102 660 12800 3.71421 1.64515 9.56355 52.2369 67.2885 67.3976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.001024 512 50 60 18400 0.354624 0.612352 12.9643 13.9756 14.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.000128 2048 80 2016 48640 38.6447 14.4962 217.269 419.394 689.976 690.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 330 0.000512 4096 110 2184 2560 11.3193 6.61219 23.6423 209.176 250.872 250.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 0.000512 1024 170 936 35808 1.66707 27.3163 52.5124 81.5422 81.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1770 0.000128 1024 430 600 135680 11.1639 6.83075 92.8266 209.737 320.713 320.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 850 0.000128 512 250 768 105472 8.47306 3.41168 45.5191 104.639 162.236 162.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1030 0.001024 1024 130 288 17440 0.69648 7.73104 26.3115 34.7845 34.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1320 0.000512 1024 480 2760 28928 2.33824 1.66262 82.4958 52.4137 139.013 139.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1340 0.000256 1024 350 504 64128 4.62221 3.42186 65.2808 104.963 178.393 178.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 380 0.000512 1024 102 672 13824 3.66989 1.66512 10.905 52.4241 68.7952 68.9131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 0.001024 512 50 48 19232 0.365056 0.413696 13.2319 14.0563 14.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.000128 2048 80 2016 48640 38.7577 14.3952 230.136 419.513 702.975 703.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 330 0.000512 4096 110 2184 2560 11.3546 6.59709 25.0967 209.097 252.265 252.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 0.000512 1024 170 936 35800 1.66707 29.1273 52.5252 83.3621 83.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 0.000128 1024 430 600 135680 11.2245 6.84323 96.3726 209.799 324.391 324.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 0.000128 512 250 768 106240 8.51469 3.42106 48.7005 104.999 165.825 165.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 0.001024 1024 130 288 17440 0.694592 4.43597 26.3269 31.5011 31.5598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 0.000512 1024 480 2760 28960 2.33622 1.66138 87.5746 52.3864 144.062 144.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1340 0.000256 1024 350 504 64160 4.66326 3.42806 60.888 104.997 174.078 174.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 0.000512 1024 102 672 13440 3.68701 1.6464 10.552 52.1912 68.2051 68.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.001024 512 50 48 19200 0.364544 0.454848 13.2186 14.0792 14.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 0.000128 2048 80 2016 48384 38.6472 14.4302 227.241 418.724 699.208 699.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 330 0.000512 4096 110 2184 2496 11.3657 6.60384 24.2844 209.587 251.957 252.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 0.000512 1024 170 936 35808 1.67085 28.992 52.5352 83.2405 83.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 0.000128 1024 430 600 135552 11.1684 6.84032 95.4401 209.399 322.996 323.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 0.000128 512 250 768 104448 8.49939 3.40611 47.6533 104.289 164.034 164.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 0.001024 1024 130 288 17424 0.69632 4.44826 26.3105 31.4971 31.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 0.000512 1024 480 2760 28992 2.34163 1.66605 86.7316 52.5092 143.352 143.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 0.000256 1024 350 504 63936 4.60822 3.41347 36.4049 104.801 149.331 149.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 0.000512 1024 102 672 13440 3.68003 1.64694 10.5606 52.2612 68.2748 68.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.001024 512 50 48 19200 0.364 0.438208 13.2154 14.0603 14.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 0.000128 2048 80 2016 47616 38.4724 14.372 142.917 416.865 612.791 612.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 330 0.000512 4096 110 2184 2304 11.3165 6.59085 15.3741 208.853 242.251 242.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 0.000512 1024 170 936 35712 1.66752 18.6791 52.4798 72.8699 72.9266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 0.000128 1024 430 600 135168 11.1705 6.83142 60.9098 209.5 288.557 288.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 0.000128 512 250 768 101376 8.51824 3.39178 29.9323 103.311 145.364 145.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 0.001024 1024 130 288 17376 0.691936 2.84464 26.3117 29.8914 29.9459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 0.000512 1024 480 2760 28800 2.33088 1.66275 55.2405 52.3216 111.655 111.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1340 0.000256 1024 350 504 63744 4.61414 3.41363 68.0334 104.888 181.051 181.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 0.000512 1024 102 672 13056 3.66339 1.63635 7.54874 51.8255 64.8012 64.9139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.001024 512 50 48 19104 0.362496 0.294912 13.1867 13.8882 13.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 0.000128 2048 80 2016 48384 38.7801 14.4507 260.987 418.521 732.903 733.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 330 0.000512 4096 110 2184 2464 11.4061 6.6072 26.7428 209.524 254.397 254.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 0.000512 1024 170 936 35784 1.66915 33.7548 52.483 87.9502 88.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 0.000128 1024 430 600 135296 11.2114 6.84781 109.53 209.303 337.038 337.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 0.000128 512 250 768 105728 8.50538 3.41402 55.9668 104.759 172.828 172.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 0.001024 1024 130 288 17416 0.693472 5.14867 26.2943 32.1788 32.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 0.000512 1024 480 2760 28896 2.34858 1.66752 99.7109 52.4932 156.318 156.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 0.000256 1024 350 504 64064 4.62384 3.4223 42.5798 104.761 155.485 155.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 0.000512 1024 102 672 13888 3.69718 1.66787 12.6202 52.508 70.6171 70.7262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.001024 512 50 48 19208 0.364352 0.534496 13.2214 14.1627 14.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 0.000128 2048 80 2016 48384 38.6229 14.3893 165.951 418.937 638.066 638.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 330 0.000512 4096 110 2184 1792 11.2924 6.52566 13.73 207.655 239.32 239.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 0.000512 1024 170 936 35728 1.66912 21.4743 52.5111 75.6958 75.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 0.000128 1024 430 600 135296 11.1828 6.83603 70.2594 209.508 297.931 298.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 0.000128 512 250 768 103936 8.43706 3.40528 35.1513 103.66 150.829 150.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 0.001024 1024 130 288 17360 0.692256 3.34019 26.3112 30.3864 30.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 0.000512 1024 480 2760 28224 2.32483 1.64272 62.125 51.9993 118.192 118.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 0.000256 1024 350 504 64064 4.60598 3.41706 27.4159 104.901 140.44 140.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 0.000512 1024 102 672 13440 3.66448 1.64618 7.86851 52.0107 65.3154 65.4239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.001024 512 50 48 19152 0.362816 0.366592 13.2267 13.9993 14.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.000128 2048 80 2016 48128 38.5686 14.377 249.733 418.157 721.004 721.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 330 0.000512 4096 110 2184 2560 11.3342 6.61997 27.8849 209.367 255.325 255.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 0.000512 1024 170 936 35776 1.66938 32.1681 52.518 86.399 86.4553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 0.000128 1024 430 600 135680 11.1781 6.83226 107.154 209.806 335.123 335.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 0.000128 512 250 768 104448 8.53616 3.40992 52.261 104.667 169.054 169.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 0.001024 1024 130 288 17408 0.694272 4.968 26.3133 32.0196 32.0736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 0.000512 1024 480 2760 28928 2.33574 1.66762 91.9511 52.4545 148.512 148.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 0.000256 1024 350 504 63744 4.60224 3.40838 41.1134 104.673 153.902 153.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 0.000512 1024 102 672 13824 3.68032 1.67075 12.0684 52.4688 70.017 70.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.001024 512 50 48 19200 0.364544 0.495008 13.2321 14.1323 14.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 0.000128 2048 80 2016 47104 38.7209 14.3612 161.418 418.284 632.947 633.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 330 0.000512 4096 110 2184 2560 11.3643 6.62637 18.9761 209.796 246.879 246.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 0.000512 1024 170 936 35712 1.67238 21.3376 52.5134 75.5654 75.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 0.000128 1024 430 600 135168 11.1338 6.82944 71.4908 209.183 298.782 298.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 0.000128 512 250 768 102400 8.65763 3.41606 34.1505 104.701 151.101 151.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 0.001024 1024 130 288 17280 0.694272 3.35862 26.2252 30.3194 30.3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 0.000512 1024 480 2760 28672 2.34685 1.67322 59.2137 52.5369 115.869 115.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 0.000256 1024 350 504 63488 4.60621 3.41427 27.8318 104.748 140.697 140.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 0.000512 1024 102 672 13312 3.71507 1.66912 7.98157 52.5496 66.0424 66.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.001024 512 50 48 19072 0.362496 0.370688 13.1834 13.9582 14.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 0.000128 2048 80 2016 47232 38.8688 14.3864 270.334 417.83 741.584 741.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 330 0.000512 4096 110 2184 2304 11.3827 6.59917 27.3457 209.241 254.688 254.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 0.000512 1024 170 936 35784 1.66733 35.9301 52.5373 90.1821 90.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 0.000128 1024 430 600 135360 11.2161 6.84038 116.761 209.728 344.698 344.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 0.000128 512 250 768 103680 8.48086 3.41142 58.2642 103.811 174.156 174.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 0.001024 1024 130 288 17352 0.693792 5.42365 26.2473 32.4078 32.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 0.000512 1024 480 2760 28800 2.34486 1.66464 105.88 52.4251 162.415 162.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 0.000256 1024 350 504 63936 4.6296 3.42835 44.9268 104.981 158.067 158.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 0.000512 1024 102 672 13248 3.69062 1.6425 12.7339 52.0479 70.2468 70.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.001024 512 50 48 19152 0.362944 0.520192 13.2011 14.13 14.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 0.000128 2048 80 2016 46080 38.5265 14.3061 185.656 414.646 653.299 653.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 330 0.000512 4096 110 2184 1728 11.332 6.5433 15.849 207.938 241.784 241.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 0.000512 1024 170 936 35712 1.67046 25.2805 52.5014 79.4963 79.5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 0.000128 1024 430 600 134784 11.1528 6.83088 81.7866 208.911 308.827 308.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 0.000128 512 250 768 101376 8.40915 3.38534 40.4306 102.248 154.661 154.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 0.001024 1024 130 288 17280 0.692224 3.89149 26.2346 30.86 30.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 0.000512 1024 480 2760 28224 2.33334 1.64666 73.2262 52.0942 129.4 129.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 0.000256 1024 350 504 63360 4.61043 3.41197 31.5573 104.623 144.303 144.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 0.000512 1024 102 672 12672 3.65386 1.61062 8.86048 51.3338 65.5868 65.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.001024 512 50 48 19008 0.362144 0.379136 13.1459 13.93 13.9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 0.000128 2048 80 2016 48640 38.6853 14.4022 264.587 419.271 737.111 737.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 330 0.000512 4096 110 2184 2240 11.3116 6.55965 25.8756 208.284 252.146 252.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 0.000512 1024 170 936 35760 1.67117 33.8924 52.4817 88.0893 88.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 0.000128 1024 430 600 135680 11.1909 6.92019 110.81 209.682 338.749 338.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 0.000128 512 250 768 104960 8.56307 3.41917 55.9604 104.944 173.074 173.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 0.001024 1024 130 288 17360 0.691104 5.17802 26.2496 32.161 32.2181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 0.000512 1024 480 2760 28800 2.3264 1.64832 100.252 52.1816 156.506 156.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 0.000256 1024 350 504 63680 4.60189 3.41142 42.2914 104.536 154.94 155.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 0.000512 1024 102 672 12800 3.68035 1.63021 11.7604 51.773 68.9711 69.0752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.001024 512 50 48 19120 0.362496 0.542048 13.177 14.1221 14.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 320 0.000128 2048 80 2016 46080 38.3082 14.3926 180.384 412.959 646.208 646.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 330 0.000512 4096 110 2184 1920 11.2514 6.52202 16.9388 207.229 242.06 242.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 0.000512 1024 170 936 35680 1.6689 24.5444 52.5227 78.7781 78.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 0.000128 1024 430 600 134400 11.0836 6.81766 79.5273 208.245 305.813 305.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 0.000128 512 250 768 102400 8.46374 4.24262 39.613 103.374 155.874 156.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 0.001024 1024 130 288 17280 0.69184 3.8241 26.273 30.8313 30.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 0.000512 1024 480 2760 28160 2.32221 1.64634 70.9375 51.9046 126.909 127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 0.000256 1024 350 504 63360 4.58659 3.39558 30.6716 104.296 143.049 143.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 0.000512 1024 102 672 12800 3.67424 1.64342 8.65133 51.9118 66.0075 66.1193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.001024 512 50 48 19040 0.363616 0.405856 13.1885 14.0001 14.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 0.000128 2048 80 2016 47616 38.4945 14.3369 334.848 416.917 804.772 804.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 330 0.000512 4096 110 2184 2304 11.3199 6.59456 34.5407 208.877 261.454 261.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 0.000512 1024 170 936 35712 1.66874 43.9178 52.4784 98.1088 98.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 0.000128 1024 430 600 135168 11.1691 6.82762 142.962 209.529 370.639 370.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 0.000128 512 250 768 101376 8.51894 3.39965 69.6734 103.325 185.1 185.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 0.001024 1024 130 288 17376 0.694592 6.59258 26.3139 33.6433 33.6983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 0.000512 1024 480 2760 28800 2.32669 1.65894 129.633 52.3318 186.054 186.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 0.000256 1024 350 504 63744 4.60358 3.41136 55.0634 104.9 168.08 168.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 0.000512 1024 102 672 13056 3.66592 1.64045 15.2934 51.8276 72.555 72.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.001024 512 50 48 19104 0.362592 0.642176 13.1932 14.2408 14.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 320 0.000128 2048 80 2016 46080 38.3575 14.3244 205.415 412.939 671.204 671.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 330 0.000512 4096 110 2184 1536 11.2933 6.53456 15.0723 207.28 240.302 240.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 0.000512 1024 170 936 35520 1.65952 27.9511 52.3406 81.9943 82.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 0.000128 1024 430 600 133632 11.1941 6.8319 90.6735 208.574 317.419 317.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 0.000128 512 250 768 98304 8.70352 3.3983 44.2955 103.369 159.951 160.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 0.001024 1024 130 288 17280 0.696608 4.24726 26.3081 31.2936 31.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 0.000512 1024 480 2760 28416 2.32365 1.64458 81.7951 51.9283 137.794 137.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 0.000256 1024 350 504 62976 4.60054 3.40787 34.9139 104.499 147.519 147.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 0.000512 1024 102 672 12288 3.7184 1.64144 9.41014 51.9461 66.8474 66.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.001024 512 50 48 19008 0.362944 0.415904 13.1868 14.0092 14.0736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 0.000128 2048 80 2016 46400 38.9521 14.4343 319.925 417.092 790.576 790.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 330 0.000512 4096 110 2184 2400 11.3976 6.58445 35.3538 209.055 262.508 262.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 0.000512 1024 170 936 35700 1.66749 43.0239 52.4726 97.2098 97.2677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 0.000128 1024 430 600 135200 11.2564 6.85427 140.151 209.66 368.072 368.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 0.000128 512 250 768 102400 8.50202 3.40582 69.4739 103.327 184.894 185.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 0.001024 1024 130 288 17300 0.692224 6.51158 26.2179 33.4652 33.5216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 0.000512 1024 480 2760 28800 2.34483 1.66019 127.185 52.3592 183.65 183.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 0.000256 1024 350 504 64000 4.63974 3.42154 54.1266 104.977 167.269 167.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 0.000512 1024 102 672 12800 3.68544 1.63238 14.941 51.8322 72.221 72.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.001024 512 50 48 19100 0.362496 0.655872 13.1891 14.251 14.3091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 0.000128 2048 80 2016 44800 38.6309 14.318 209.44 412.736 675.296 675.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 330 0.000512 4096 110 2184 1600 11.3418 6.52493 16.1263 207.206 241.317 241.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 0.000512 1024 170 936 35600 1.66336 29.2454 52.431 83.3826 83.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 0.000128 1024 430 600 134400 11.1905 6.84032 94.8834 208.552 321.614 321.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 0.000128 512 250 768 102400 8.50336 3.40192 47.2032 103.32 162.611 162.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 0.001024 1024 130 288 17200 0.694112 4.53738 26.1971 31.4705 31.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 0.000512 1024 480 2760 28000 2.33789 1.64077 84.0419 51.9185 140.04 140.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 0.000256 1024 350 504 63200 4.62205 3.41613 36.6034 104.481 149.22 149.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 0.000512 1024 102 672 12800 3.71101 1.63997 10.2027 51.9268 67.6103 67.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.001024 512 50 48 19000 0.360672 0.44992 13.1762 14.0278 14.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 0.000128 2048 80 2016 48384 38.6492 14.3647 327.255 418.631 799.067 799.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 330 0.000512 4096 110 2184 1792 11.2939 6.53398 25.6339 207.396 250.973 251.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 0.000512 1024 170 936 35728 1.66912 42.2372 52.474 96.4199 96.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 0.000128 1024 430 600 135296 11.175 6.83827 137.119 209.348 364.631 364.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 0.000128 512 250 768 103936 8.43174 3.40317 69.1064 103.578 184.701 184.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 0.001024 1024 130 288 17360 0.691936 6.44038 26.2893 33.4605 33.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 0.000512 1024 480 2760 28224 2.32541 1.64394 121.756 51.9579 177.782 177.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 0.000256 1024 350 504 64064 4.61152 3.412 52.9811 104.82 165.924 166.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 0.000512 1024 102 672 13440 3.66339 1.64054 15.2163 51.9725 72.6206 72.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.001024 512 50 48 19152 0.362496 0.705856 13.2204 14.3319 14.3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 320 0.000128 2048 80 2016 46592 38.315 14.3485 208.846 414.118 675.791 675.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 330 0.000512 4096 110 2184 1792 11.3192 6.55155 17.622 207.997 243.611 243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 0.000512 1024 170 936 35616 1.67056 28.0489 52.474 82.2373 82.2941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 0.000128 1024 430 600 134400 11.2083 6.83299 90.9791 209.507 318.673 318.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 0.000128 512 250 768 100352 8.30515 3.36957 44.3492 101.26 157.47 157.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 0.001024 1024 130 288 17248 0.693184 4.28925 26.2929 31.3193 31.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 0.000512 1024 480 2760 27776 2.34042 1.65069 79.855 52.1108 136.055 136.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 0.000256 1024 350 504 62720 4.57533 3.38125 34.8343 103.769 146.662 146.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 0.000512 1024 102 672 12544 3.61651 1.59878 9.88624 50.9229 66.1551 66.2646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.001024 512 50 48 19040 0.363104 0.466944 13.2212 14.0936 14.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 0.000128 2048 80 2016 48000 38.7233 14.3836 314.438 417.516 785.233 785.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 330 0.000512 4096 110 2184 2400 11.399 6.6079 32.5468 209.272 259.943 260.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 0.000512 1024 170 936 35640 1.66534 40.9426 52.3532 95.0052 95.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 0.000128 1024 430 600 134400 11.2157 6.8399 132.944 208.798 359.945 360.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 0.000128 512 250 768 103680 8.42026 3.40125 67.0755 103.219 182.309 182.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 0.001024 1024 130 288 17280 0.691712 6.23395 26.1886 33.1554 33.2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 0.000512 1024 480 2760 28800 2.34672 1.66496 121.047 52.4354 177.596 177.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 0.000256 1024 350 504 63840 4.62102 3.43232 51.4341 104.552 164.139 164.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 0.000512 1024 102 672 12480 3.70445 1.6344 13.9096 51.803 71.1808 71.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.001024 512 50 48 19080 0.362432 0.615744 13.1748 14.1945 14.2507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 320 0.000128 2048 80 2016 46080 38.3983 14.4483 197.227 413.079 663.319 663.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 330 0.000512 4096 110 2184 1920 11.2969 6.52698 18.4444 207.537 243.929 244.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 0.000512 1024 170 936 35520 1.66707 26.4736 52.406 80.5879 80.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 0.000128 1024 430 600 134400 11.1886 6.83661 86.4621 209.155 313.789 313.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 0.000128 512 250 768 99840 8.62838 3.4023 42.0675 103.399 157.678 157.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 0.001024 1024 130 288 17040 0.687904 4.05146 26.052 30.8334 30.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 0.000512 1024 480 2760 27840 2.33709 1.64301 76.0451 51.9982 132.121 132.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 0.000256 1024 350 504 63360 4.61626 3.4176 33.2381 104.81 146.184 146.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 0.000512 1024 102 672 11520 3.74842 1.64797 8.44566 52.0092 65.9811 66.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.001024 512 50 48 18960 0.361792 0.48176 13.187 14.0733 14.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 0.000128 2048 80 2016 47104 38.7523 14.3586 296.212 417.888 767.38 767.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 330 0.000512 4096 110 2184 2560 11.3668 6.62739 33.6513 209.491 261.255 261.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 0.000512 1024 170 936 35712 1.67062 39.2528 52.4613 93.4268 93.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 0.000128 1024 430 600 135168 11.1388 6.83018 127.79 209.054 354.957 355.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 0.000128 512 250 768 102400 8.65357 3.40992 63.3036 104.594 180.147 180.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 0.001024 1024 130 288 17280 0.69184 5.89011 26.1962 32.8211 32.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 0.000512 1024 480 2760 28672 2.34502 1.67117 115.323 52.4841 171.923 172.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 0.000256 1024 350 504 63488 4.60518 3.41062 48.9278 104.649 161.692 161.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 0.000512 1024 102 672 13312 3.70915 1.67322 14.1854 52.4951 72.1897 72.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.001024 512 50 48 19072 0.360576 0.609344 13.1747 14.1861 14.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 320 0.000128 2048 80 2016 45056 39.0779 14.3566 189.257 418.243 661.105 661.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 330 0.000512 4096 110 2184 1024 11.2251 6.43072 11.211 204.764 233.751 233.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 0.000512 1024 170 936 35584 1.66922 26.3862 52.4676 80.5653 80.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 0.000128 1024 430 600 135168 11.1673 6.83773 86.1868 209.157 313.494 313.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 0.000128 512 250 768 98304 8.91101 3.40992 41.1972 104.697 158.397 158.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 0.001024 1024 130 288 17152 0.690432 3.9599 26.1991 30.89 30.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 0.000512 1024 480 2760 27648 2.30915 1.61808 75.0474 51.2835 130.358 130.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 0.000256 1024 350 504 63488 4.61078 3.41005 33.2096 104.823 146.155 146.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 0.000512 1024 102 672 10240 3.65933 1.56349 7.5017 49.9216 62.7728 62.8822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.001024 512 50 48 18944 0.359936 0.479232 13.1828 14.0642 14.1193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.000128 2048 80 2000 48128 38.6613 14.3806 240.226 419.512 712.944 713.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 330 0.000512 4096 110 2175 2560 11.3134 6.60685 26.7569 209.2 253.994 254.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 0.000512 1024 170 950 35776 1.66707 31.6846 52.5383 85.9327 85.9905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1770 0.000128 1024 430 600 135168 11.1925 6.83216 104.487 209.761 332.421 332.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 850 0.000128 512 250 750 105472 8.47734 3.40717 50.5377 104.647 167.25 167.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1030 0.001024 1024 130 300 17344 0.6944 8.99062 26.2984 36.0273 36.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1320 0.000512 1024 480 2775 28800 2.33645 1.66502 93.927 52.4142 150.443 150.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1340 0.000256 1024 350 500 63872 4.62506 3.41811 74.6578 104.973 187.776 187.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 380 0.000512 1024 102 675 13824 3.67053 1.66707 12.4539 52.4292 70.3463 70.4674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 0.001024 512 50 50 19200 0.362656 0.483712 13.2172 14.1064 14.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 0.000128 2048 80 2000 48000 38.8583 14.3987 214.892 419.509 687.828 687.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 330 0.000512 4096 110 2175 2560 11.342 6.59245 23.9749 209.095 251.125 251.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 0.000512 1024 170 950 35760 1.66922 28.3928 52.5352 82.6376 82.6962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 0.000128 1024 430 600 135360 11.2532 6.8567 91.9167 209.801 319.976 320.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 0.000128 512 250 750 106240 8.50858 3.42342 45.6967 105.013 162.827 162.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 0.001024 1024 130 300 17360 0.694272 4.42474 26.4037 31.5645 31.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 0.000512 1024 480 2775 28640 2.34758 1.66118 83.882 52.3892 140.382 140.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1340 0.000256 1024 350 500 63840 4.66586 3.42426 58.5684 104.997 171.76 171.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 0.000512 1024 102 675 13440 3.68336 1.64848 10.2285 52.1856 67.8776 67.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.001024 512 50 50 19200 0.363808 0.45344 13.2236 14.0833 14.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 0.000128 2048 80 2000 47360 38.8759 14.422 139.412 419.137 612.015 612.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 330 0.000512 4096 110 2175 2240 11.3173 6.55155 13.9733 208.325 240.287 240.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 0.000512 1024 170 950 35680 1.6689 18.5964 52.4194 72.728 72.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1770 0.000128 1024 430 600 135040 11.2171 6.83802 62.0129 209.609 289.828 289.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 0.000128 512 250 750 104960 8.56589 3.41936 29.6337 104.91 146.713 146.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1030 0.001024 1024 130 300 17280 0.692896 7.60854 26.3167 34.7897 34.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1320 0.000512 1024 480 2775 28480 2.33488 1.64659 54.3361 52.1601 110.579 110.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1340 0.000256 1024 350 500 63360 4.62922 3.40614 64.2977 104.502 176.938 177.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 0.000512 1024 102 675 12800 3.67715 1.63194 7.28538 51.758 64.4752 64.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 0.001024 512 50 50 19120 0.362496 0.32768 13.1761 13.9088 13.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 0.000128 2048 80 2000 47616 38.7836 14.4591 228.862 418.404 700.681 700.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 330 0.000512 4096 110 2175 2496 11.3532 6.60845 24.8807 209.43 252.391 252.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 0.000512 1024 170 950 35760 1.66912 30.249 52.4885 84.4493 84.5046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 0.000128 1024 430 600 134784 11.2186 6.83328 97.5643 209.24 325.003 325.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 0.000128 512 250 750 104448 8.50294 3.41123 48.0702 104.211 164.379 164.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 0.001024 1024 130 300 17328 0.696 4.71088 26.2759 31.7248 31.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 0.000512 1024 480 2775 28800 2.34413 1.66544 89.7925 52.4714 146.373 146.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 0.000256 1024 350 500 63744 4.61216 3.41059 37.4867 104.721 150.333 150.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 0.000512 1024 102 675 13440 3.68384 1.64922 10.9576 52.2224 68.6459 68.7571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.001024 512 50 50 19200 0.362656 0.470208 13.2148 14.0894 14.1478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 0.000128 2048 80 2000 46080 38.7235 14.326 142.255 416.505 611.981 612.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 330 0.000512 4096 110 2175 2304 11.3213 6.5968 14.9263 208.674 241.639 241.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 0.000512 1024 170 950 35712 1.672 19.5031 52.4941 73.7123 73.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 0.000128 1024 430 600 134400 11.218 6.83562 62.2922 209.33 289.826 289.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 0.000128 512 250 750 101376 8.5272 3.39843 30.1355 103.224 145.474 145.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 0.001024 1024 130 300 17280 0.692608 3.0409 26.2759 30.0534 30.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 0.000512 1024 480 2775 28416 2.3383 1.66573 56.7586 52.2795 113.147 113.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1340 0.000256 1024 350 500 63744 4.62035 3.4119 68.4044 104.794 181.333 181.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 0.000512 1024 102 675 13056 3.66086 1.63635 7.71648 51.7817 64.9255 65.0347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.001024 512 50 50 19104 0.362496 0.315232 13.183 13.9018 13.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 0.000128 2048 80 2000 47488 38.8839 14.3826 245.349 418.398 717.179 717.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 330 0.000512 4096 110 2175 2464 11.4264 6.61744 25.9386 209.459 253.564 253.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 0.000512 1024 170 950 35728 1.66806 32.7332 52.4533 86.8983 86.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 0.000128 1024 430 600 134848 11.2257 6.84339 104.61 209.236 332.067 332.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 0.000128 512 250 750 105728 8.51805 3.41779 52.6035 104.728 169.449 169.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 0.001024 1024 130 300 17304 0.692608 5.13024 26.2516 32.1156 32.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 0.000512 1024 480 2775 28672 2.35322 1.66701 95.8937 52.4782 152.495 152.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 0.000256 1024 350 500 63616 4.63037 3.42058 40.9152 104.722 153.791 153.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 0.000512 1024 102 675 13888 3.69533 1.66867 12.1951 52.4879 70.1748 70.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.001024 512 50 50 19152 0.362432 0.536128 13.1871 14.1304 14.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 0.000128 2048 80 2000 46592 38.8956 14.4692 152.799 419.017 625.352 625.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 330 0.000512 4096 110 2175 1792 11.3012 6.53107 12.7573 207.696 238.406 238.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 0.000512 1024 170 950 35616 1.66474 20.9151 52.4363 75.0572 75.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 0.000128 1024 430 600 134400 11.2172 6.83562 66.9989 209.546 294.747 294.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 0.000128 512 250 750 103936 8.43238 3.40378 33.0819 103.677 148.776 148.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 0.001024 1024 130 300 17248 0.692224 3.35165 26.2779 30.3619 30.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 0.000512 1024 480 2775 28224 2.32739 1.64115 60.2414 52.0131 116.328 116.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 0.000256 1024 350 500 63616 4.61184 3.41533 26.4483 104.918 139.492 139.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 0.000512 1024 102 675 13440 3.66096 1.64272 7.64973 52.0238 65.104 65.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.001024 512 50 50 19040 0.361184 0.331776 13.1625 13.8989 13.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 0.000128 2048 80 2000 47104 38.7475 14.4916 253.244 418.264 724.918 725.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 330 0.000512 4096 110 2175 2560 11.3446 6.61968 28.8582 209.39 256.333 256.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 0.000512 1024 170 950 35712 1.66707 34.2159 52.5046 88.43 88.4877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 0.000128 1024 430 600 135168 11.1948 6.83718 109.683 209.829 337.696 337.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 0.000128 512 250 750 104448 8.54656 3.41344 53.3636 104.679 170.19 170.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 0.001024 1024 130 300 17280 0.692704 5.32064 26.256 32.3127 32.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 0.000512 1024 480 2775 28672 2.34397 1.67152 96.2061 52.4616 152.784 152.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 0.000256 1024 350 500 63488 4.60659 3.40992 42.5207 104.683 155.327 155.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 0.000512 1024 102 675 13824 3.67754 1.67405 12.4996 52.4805 70.4588 70.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.001024 512 50 50 19136 0.362496 0.514944 13.1955 14.116 14.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 0.000128 2048 80 2000 47104 38.7476 14.3766 166.718 418.288 638.307 638.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 330 0.000512 4096 110 2175 2560 11.3732 6.62528 19.4468 209.697 247.267 247.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 0.000512 1024 170 950 35584 1.66707 22.4686 52.4061 76.5849 76.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 0.000128 1024 430 600 134144 11.2044 6.83418 72.7989 209.471 300.459 300.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 850 0.000128 512 250 750 102400 8.65267 3.41232 34.5777 104.773 151.603 151.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 0.001024 1024 130 300 17152 0.688928 3.59334 26.1632 30.489 30.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 0.000512 1024 480 2775 28672 2.34899 1.67238 61.8643 52.5348 118.522 118.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 0.000256 1024 350 500 63488 4.60368 3.40982 28.6102 104.749 141.472 141.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 0.000512 1024 102 675 13312 3.71309 1.67066 8.28125 52.5476 66.3359 66.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.001024 512 50 50 19072 0.362496 0.393216 13.1936 13.9939 14.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 0.000128 2048 80 2000 47232 38.8176 14.3734 268.452 417.778 739.592 739.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 330 0.000512 4096 110 2175 2304 11.3774 6.5991 27.1183 209.21 254.424 254.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 0.000512 1024 170 950 35712 1.66502 36.3209 52.4957 90.525 90.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 0.000128 1024 430 600 134784 11.2521 6.84077 115.163 209.701 343.105 343.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 0.000128 512 250 750 103680 8.48794 3.41024 56.9728 103.795 172.848 172.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 0.001024 1024 130 300 17280 0.692384 5.63213 26.2641 32.6321 32.6894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 0.000512 1024 480 2775 28512 2.34829 1.66106 105.647 52.413 162.169 162.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 0.000256 1024 350 500 63648 4.63053 3.4263 44.7823 105.031 157.972 158.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 0.000512 1024 102 675 13248 3.68886 1.64275 12.884 52.0352 70.38 70.4877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.001024 512 50 50 19152 0.3632 0.544064 13.2076 14.1575 14.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 320 0.000128 2048 80 2000 46080 38.5439 14.3094 188.927 414.476 656.427 656.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 330 0.000512 4096 110 2175 1728 11.3243 6.54278 15.0059 207.85 240.843 240.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 0.000512 1024 170 950 35568 1.66902 26.1878 52.351 80.252 80.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 0.000128 1024 430 600 133632 11.2091 6.83779 82.5883 208.822 309.605 309.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 0.000128 512 250 750 101376 8.41901 3.3833 40.4649 102.209 154.66 154.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 0.001024 1024 130 300 17136 0.690048 4.00854 26.1448 30.8853 30.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 0.000512 1024 480 2775 28224 2.33331 1.64659 75.5901 52.0764 131.749 131.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 0.000256 1024 350 500 63360 4.61123 3.41402 32.3799 104.577 145.081 145.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 0.000512 1024 102 675 12672 3.65725 1.61382 9.0977 51.3169 65.8145 65.9281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.001024 512 50 50 19008 0.36016 0.401984 13.1529 13.9591 14.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 0.000128 2048 80 2000 47360 38.8843 14.3708 262.397 419.624 735.44 735.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 330 0.000512 4096 110 2175 2240 11.3049 6.56186 25.8753 208.452 252.319 252.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 0.000512 1024 170 950 35680 1.6695 35.3255 52.482 89.5222 89.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 0.000128 1024 430 600 135040 11.214 6.83955 112.775 209.851 340.825 340.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 0.000128 512 250 750 104960 8.56566 3.4201 56.0945 105.03 173.72 173.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 0.001024 1024 130 300 17280 0.691328 5.54598 26.2815 32.5617 32.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 0.000512 1024 480 2775 28480 2.33267 1.64986 102.814 52.2914 159.186 159.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 0.000256 1024 350 500 63360 4.60224 3.40819 43.5208 104.618 156.248 156.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 0.000512 1024 102 675 12800 3.67539 1.63226 12.1516 51.8079 69.3909 69.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.001024 512 50 50 19120 0.362112 0.579136 13.1956 14.1782 14.2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 0.000128 2048 80 2000 43520 38.6986 14.2987 171.445 412.876 637.485 637.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 330 0.000512 4096 110 2175 1920 11.2415 6.52966 16.1377 207.197 241.225 241.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 0.000512 1024 170 950 35520 1.66256 24.9427 52.3628 79.0101 79.0692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 0.000128 1024 430 600 133120 11.1707 6.81981 78.8576 208.262 305.26 305.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 0.000128 512 250 750 102400 8.46202 3.39802 38.8759 103.354 154.275 154.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 0.001024 1024 130 300 17120 0.690176 3.84205 26.1674 30.7433 30.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 0.000512 1024 480 2775 28160 2.32451 1.63766 71.8828 51.8936 127.841 127.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 0.000256 1024 350 500 62720 4.5904 3.39491 30.5476 104.274 142.906 143.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 0.000512 1024 102 675 12800 3.67782 1.64141 8.68579 51.9029 66.0337 66.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.001024 512 50 50 19040 0.36768 0.421888 13.1968 14.0271 14.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 0.000128 2048 80 2000 46080 38.7376 14.3443 313.126 416.403 782.778 782.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 330 0.000512 4096 110 2175 2304 11.3334 6.58842 32.0405 208.694 258.774 258.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 0.000512 1024 170 950 35712 1.67162 43.2476 52.4861 97.4508 97.5091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 0.000128 1024 430 600 134400 11.1992 6.832 137.208 209.276 364.665 364.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 0.000128 512 250 750 101376 8.51472 3.39626 66.5565 103.198 181.85 181.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 0.001024 1024 130 300 17280 0.692864 6.67568 26.2696 33.6812 33.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 0.000512 1024 480 2775 28416 2.33594 1.65888 125.079 52.2696 181.449 181.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 0.000256 1024 350 500 63744 4.60326 3.41002 53.5726 104.769 166.457 166.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 0.000512 1024 102 675 13056 3.6696 1.6343 14.898 51.7665 72.0937 72.2041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.001024 512 50 50 19104 0.362176 0.648512 13.1809 14.2348 14.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 320 0.000128 2048 80 2000 43008 38.8517 14.2888 194.233 412.734 660.272 660.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 330 0.000512 4096 110 2175 1536 11.3028 6.52038 14.6169 207.166 239.722 239.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 0.000512 1024 170 950 35520 1.66269 28.8113 52.3734 82.8896 82.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 0.000128 1024 430 600 133632 11.1907 6.82794 91.7748 208.462 318.403 318.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 0.000128 512 250 750 98304 8.70198 3.39923 43.5848 103.317 159.185 159.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 0.001024 1024 130 300 17088 0.688576 4.48445 26.1506 31.3639 31.4207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 0.000512 1024 480 2775 27648 2.33754 1.64352 81.6723 51.907 137.664 137.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 0.000256 1024 350 500 62976 4.59952 3.40582 35.6471 104.426 148.174 148.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 0.000512 1024 102 675 12288 3.71469 1.64714 9.65846 51.9162 67.0643 67.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.001024 512 50 50 19008 0.362496 0.437888 13.1849 14.0253 14.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 0.000128 2048 80 2000 46400 38.9496 14.4015 314.471 416.766 784.756 784.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 330 0.000512 4096 110 2175 2400 11.3883 6.5849 32.7181 208.819 259.628 259.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 0.000512 1024 170 950 35700 1.66864 43.0798 52.4934 97.2851 97.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 0.000128 1024 430 600 135200 11.2434 6.84989 137.478 209.503 365.221 365.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 0.000128 512 250 750 102400 8.49622 3.40432 67.2051 103.243 182.534 182.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 0.001024 1024 130 300 17300 0.692224 6.7113 26.3088 33.7559 33.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 0.000512 1024 480 2775 28400 2.35104 1.65523 124.685 52.3166 181.109 181.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 0.000256 1024 350 500 63600 4.63526 3.41965 53.3303 104.89 166.376 166.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 0.000512 1024 102 675 12800 3.68963 1.63354 14.7579 51.792 72.0013 72.1106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.001024 512 50 50 19100 0.362496 0.675712 13.1858 14.267 14.3196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 320 0.000128 2048 80 2000 44800 38.6402 14.3094 206.353 413.014 672.482 672.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 330 0.000512 4096 110 2175 1600 11.3237 6.52288 15.6194 207.347 240.934 241.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 0.000512 1024 170 950 35600 1.67059 29.1201 52.5281 83.361 83.4165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 0.000128 1024 430 600 134400 11.1833 6.84371 92.6284 208.695 319.494 319.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 0.000128 512 250 750 102400 8.51002 3.4009 45.3493 103.39 160.834 160.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 0.001024 1024 130 300 17200 0.6928 4.66746 26.3292 31.7317 31.7893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 0.000512 1024 480 2775 28000 2.33856 1.6425 83.1934 51.947 139.22 139.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 0.000256 1024 350 500 63200 4.61322 3.41606 36.0837 104.632 148.845 148.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 0.000512 1024 102 675 12800 3.69843 1.64224 10.1796 51.9609 67.6096 67.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.001024 512 50 50 19000 0.362432 0.460768 13.1916 14.0577 14.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 0.000128 2048 80 2000 46592 38.9336 14.3749 306.658 418.97 779.109 779.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 330 0.000512 4096 110 2175 1792 11.2886 6.52736 24.5466 207.569 250.051 250.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 0.000512 1024 170 950 35616 1.66522 41.9389 52.4309 96.0816 96.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 0.000128 1024 430 600 134400 11.2135 6.83434 133.055 209.523 360.774 360.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 0.000128 512 250 750 103936 8.43187 3.39968 66.3506 103.667 182.039 182.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 0.001024 1024 130 300 17248 0.69168 6.54758 26.2767 33.5599 33.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 0.000512 1024 480 2775 28224 2.32774 1.64355 120.362 52.001 176.438 176.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 0.000256 1024 350 500 63616 4.61059 3.416 51.9316 104.909 164.975 165.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 0.000512 1024 102 675 13440 3.66726 1.64659 15.0926 52.0157 72.5469 72.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.001024 512 50 50 19040 0.362496 0.615296 13.1623 14.1832 14.2421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 320 0.000128 2048 80 2000 43008 38.9404 14.3511 186.986 414.509 654.956 655.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 330 0.000512 4096 110 2175 1792 11.3256 6.56118 17.017 208.192 243.215 243.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 0.000512 1024 170 950 35392 1.65651 27.5276 52.2828 81.5092 81.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 0.000128 1024 430 600 134400 11.2192 6.83155 87.9267 209.698 315.823 315.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 0.000128 512 250 750 100352 8.29936 3.36762 42.2731 101.352 155.479 155.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 0.001024 1024 130 300 17024 0.69056 4.34314 26.1934 31.2698 31.3303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 0.000512 1024 480 2775 27776 2.34394 1.6503 78.4856 52.1583 134.742 134.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 0.000256 1024 350 500 62720 4.58122 3.3792 33.9937 103.866 145.921 146.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 0.000512 1024 102 675 12544 3.61722 1.5944 9.77062 50.9698 66.0778 66.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.001024 512 50 50 18816 0.35856 0.47536 13.0867 13.9626 14.0227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 0.000128 2048 80 2000 46080 38.9874 14.7618 294.069 418.002 765.982 766.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 330 0.000512 4096 110 2175 2400 11.3889 6.6089 31.6686 209.522 259.306 259.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 0.000512 1024 170 950 35640 1.66954 40.5852 52.4791 94.7764 94.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 0.000128 1024 430 600 134400 11.2103 6.84374 129.343 209.044 356.587 356.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 0.000128 512 250 750 103680 8.42038 3.7521 63.9356 103.341 179.632 179.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 0.001024 1024 130 300 17280 0.692224 6.35062 26.3328 33.4183 33.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 0.000512 1024 480 2775 28320 2.35344 1.66464 117.554 52.4947 174.168 174.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 0.000256 1024 350 500 63360 4.62234 3.41664 50.052 104.743 162.935 163.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 0.000512 1024 102 675 12480 3.70285 1.63421 13.6616 51.8599 70.9849 71.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.001024 512 50 50 19080 0.362304 0.626048 13.196 14.2261 14.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 320 0.000128 2048 80 2000 42240 38.9855 14.3118 178.463 412.85 644.772 644.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 330 0.000512 4096 110 2175 1920 11.2824 6.52966 17.6073 207.43 242.971 243.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 0.000512 1024 170 950 35520 1.66938 26.8677 52.4387 81.0175 81.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 0.000128 1024 430 600 134400 11.1985 6.83782 86.1653 209.039 313.389 313.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 0.000128 512 250 750 99840 8.62234 3.4031 41.2745 103.346 156.829 156.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 0.001024 1024 130 300 17040 0.690176 4.208 26.1496 31.0905 31.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 0.000512 1024 480 2775 27840 2.33584 1.64554 76.48 51.9695 132.53 132.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 0.000256 1024 350 500 63360 4.61786 3.41466 33.3643 104.75 146.252 146.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 0.000512 1024 102 675 11520 3.75114 1.64448 8.63418 51.9773 66.1334 66.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.001024 512 50 50 18960 0.362432 0.499392 13.1853 14.0884 14.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 0.000128 2048 80 2000 47104 38.7473 14.4208 288.601 417.982 759.92 760.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 330 0.000512 4096 110 2175 2560 11.3745 6.62333 32.7132 209.537 260.365 260.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 0.000512 1024 170 950 35584 1.66458 38.8252 52.3653 92.8968 92.9488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 0.000128 1024 430 600 134144 11.1932 6.83008 123.386 209.026 350.581 350.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 850 0.000128 512 250 750 102400 8.65405 3.40787 60.5503 104.62 177.418 177.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 0.001024 1024 130 300 17152 0.691168 5.9945 26.1447 32.8733 32.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 0.000512 1024 480 2775 28672 2.34678 1.67094 113.839 52.4971 170.453 170.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 0.000256 1024 350 500 63488 4.61123 3.40954 47.9841 104.671 160.775 160.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 0.000512 1024 102 675 13312 3.70861 1.66973 13.9993 52.5037 72.0068 72.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.001024 512 50 50 19072 0.361888 0.644032 13.1809 14.2275 14.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 320 0.000128 2048 80 2000 45056 39.0637 14.3627 193.457 418.666 665.716 665.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 330 0.000512 4096 110 2175 1024 11.2224 6.42867 10.4921 204.902 233.163 233.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 0.000512 1024 170 950 35328 1.65478 27.1913 52.2343 81.1218 81.1785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 0.000128 1024 430 600 133120 11.2368 6.83523 86.3896 209.376 313.982 314.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 0.000128 512 250 750 98304 8.90336 3.4144 41.1714 104.797 158.472 158.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 0.001024 1024 130 300 16896 0.686272 4.18579 25.9933 30.9093 30.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 0.000512 1024 480 2775 27648 2.30554 1.616 76.9362 51.3414 132.297 132.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 0.000256 1024 350 500 63488 4.6039 3.41402 34.1003 104.929 147.15 147.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 0.000512 1024 102 675 10240 3.65702 1.56192 7.55514 49.9751 62.8755 62.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.001024 512 50 50 18944 0.360448 0.526592 13.1954 14.1272 14.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 0.000128 2048 80 2016 48128 38.6469 14.3897 213.805 419.484 686.495 686.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 330 0.000512 4096 110 2176 2816 11.3051 6.60685 25.8876 209.22 253.135 253.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 0.000512 1024 170 928 35840 1.66707 27.0787 52.528 81.318 81.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1770 0.000128 1024 430 608 136192 11.1288 6.82858 92.9588 209.784 320.849 320.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 0.000128 512 250 768 104448 8.53738 3.40717 44.6529 104.663 161.448 161.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 0.001024 1024 130 288 17440 0.693024 4.23731 26.3196 31.294 31.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1320 0.000512 1024 480 2784 28800 2.33581 1.6664 81.9404 52.4218 138.463 138.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1340 0.000256 1024 350 512 64256 4.63338 3.41715 63.3216 104.983 176.46 176.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 0.000512 1024 102 672 12544 3.73222 1.66326 9.86701 52.4317 67.8235 67.9404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.001024 512 50 64 19136 0.363968 0.541792 13.2251 14.1737 14.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 320 0.000128 2048 80 2016 47104 38.7456 14.353 134.874 417.76 605.899 606.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 330 0.000512 4096 110 2176 2816 11.3599 6.61376 39.8487 209.17 267.108 267.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1330 0.000512 1024 170 928 35776 1.66691 17.6497 52.4349 71.7961 71.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1770 0.000128 1024 430 608 136192 11.1877 6.85632 139.639 209.601 367.414 367.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 850 0.000128 512 250 768 104448 8.53779 3.40992 29.2239 104.707 146.062 146.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1030 0.001024 1024 130 288 17408 0.694272 7.25395 26.2858 34.2745 34.3328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1320 0.000512 1024 480 2784 28672 2.34266 1.66845 53.0588 52.4072 109.576 109.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1340 0.000256 1024 350 512 64000 4.63872 3.40378 62.8047 104.574 175.521 175.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 380 0.000512 1024 102 672 12288 3.75094 1.66605 7.02781 52.421 65.0102 65.1079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1940 0.001024 512 50 64 19072 0.363008 0.364064 13.1906 13.9603 14.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 0.000128 2048 80 2016 48000 38.8471 14.3876 217.481 419.122 690.003 690.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 330 0.000512 4096 110 2176 2880 11.3161 6.59456 26.7953 208.897 253.717 253.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 0.000512 1024 170 928 35840 1.67082 27.8794 52.4884 82.0813 82.1383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 0.000128 1024 430 608 136320 11.1902 6.84528 93.3801 209.599 321.164 321.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 0.000128 512 250 768 104960 8.58742 3.41936 46.244 104.908 163.347 163.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 0.001024 1024 130 288 17440 0.695616 4.28208 26.304 31.3221 31.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1320 0.000512 1024 480 2784 28800 2.33894 1.66237 84.0906 52.3384 140.533 140.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 0.000256 1024 350 512 64160 4.63526 3.4263 36.1341 104.893 149.192 149.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 0.000512 1024 102 672 12480 3.73555 1.64659 9.6489 52.1335 67.2928 67.4024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.001024 512 50 64 19120 0.364512 0.576288 13.2096 14.1933 14.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 0.000128 2048 80 2016 47360 38.8827 14.4226 138.671 419.225 611.366 611.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 330 0.000512 4096 110 2176 2560 11.2931 6.55565 15.6467 208.35 241.962 242.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 0.000512 1024 170 928 35760 1.66826 17.8758 52.4368 72.0238 72.0807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1770 0.000128 1024 430 608 136320 11.1325 6.84205 61.7316 209.651 289.504 289.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 0.000128 512 250 768 104960 8.56134 3.41699 29.7909 104.927 146.878 147.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 0.001024 1024 130 288 17360 0.690336 2.76707 26.247 29.7471 29.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1320 0.000512 1024 480 2784 28480 2.33325 1.64659 53.2021 52.1728 109.451 109.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1340 0.000256 1024 350 512 63680 4.616 3.40656 64.4289 104.52 177.072 177.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 0.000512 1024 102 672 12160 3.7144 1.62931 6.80205 51.7638 64.0301 64.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.001024 512 50 64 19040 0.3608 0.366432 13.1804 13.9494 14.0083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 0.000128 2048 80 2016 47616 38.7589 14.3933 235.508 418.802 707.624 707.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 330 0.000512 4096 110 2176 2880 11.3245 6.6089 29.1103 209.628 256.788 256.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 0.000512 1024 170 928 35808 1.67117 30.5266 52.5025 84.7409 84.7966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 0.000128 1024 430 608 135936 11.137 6.84653 100.569 209.44 328.142 328.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 0.000128 512 250 768 104448 8.49328 3.40845 50.185 104.31 166.582 166.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 0.001024 1024 130 288 17424 0.694272 4.64458 26.3108 31.6916 31.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 0.000512 1024 480 2784 28800 2.33974 1.66707 91.2165 52.517 147.841 147.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 0.000256 1024 350 512 64128 4.6039 3.41709 39.1099 104.826 152.053 152.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 0.000512 1024 102 672 12288 3.73168 1.65155 10.3444 52.2724 68.1292 68.2395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.001024 512 50 64 19104 0.364544 0.604 13.2207 14.2328 14.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 0.000128 2048 80 2016 46080 38.7122 14.3278 147.074 416.526 616.808 616.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 330 0.000512 4096 110 2176 2688 11.2807 6.58787 17.7993 208.799 244.586 244.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 0.000512 1024 170 928 35712 1.66522 19.6653 52.3918 73.765 73.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 0.000128 1024 430 608 135936 11.1041 6.83114 65.1887 209.328 292.597 292.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 0.000128 512 250 768 101376 8.52288 3.39866 31.589 103.226 146.915 147.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 0.001024 1024 130 288 17376 0.692224 3.0104 26.2914 30.0372 30.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1320 0.000512 1024 480 2784 28416 2.3367 1.66502 58.1354 52.2839 114.522 114.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 0.000256 1024 350 512 64128 4.60179 3.41117 25.5013 104.799 138.415 138.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 0.000512 1024 102 672 11520 3.73472 1.63782 6.50486 51.7813 63.7867 63.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.001024 512 50 64 19008 0.360416 0.391072 13.1727 13.9669 14.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 0.000128 2048 80 2016 47488 38.8684 14.4771 232.01 418.468 703.987 704.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 330 0.000512 4096 110 2176 2912 11.3727 6.60685 29.0414 209.498 256.638 256.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 0.000512 1024 170 928 35784 1.66541 30.1461 52.4385 84.2917 84.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 0.000128 1024 430 608 135744 11.2018 6.84544 100.179 209.273 327.65 327.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 0.000128 512 250 768 103936 8.61827 3.41664 49.0855 104.743 166.05 166.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 0.001024 1024 130 288 17416 0.691904 4.66141 26.2892 31.6859 31.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 0.000512 1024 480 2784 28896 2.34912 1.66867 90.916 52.4853 147.524 147.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 0.000256 1024 350 512 64064 4.62374 3.41891 38.9979 104.747 151.892 151.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 0.000512 1024 102 672 12544 3.75587 1.66976 10.4658 52.4978 68.5196 68.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.001024 512 50 64 19096 0.362496 0.62464 13.2072 14.2382 14.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 0.000128 2048 80 2016 46592 38.8772 14.4282 145.135 418.564 617.171 617.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 330 0.000512 4096 110 2176 2240 11.266 6.52538 14.9121 207.478 240.298 240.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 0.000512 1024 170 928 35728 1.66707 19.329 52.4295 73.4671 73.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 0.000128 1024 430 608 135296 11.1942 6.83216 64.0621 209.316 291.552 291.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 0.000128 512 250 768 100352 8.63181 3.3983 30.7136 103.557 146.491 146.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 0.001024 1024 130 288 17360 0.690688 3.04659 26.2892 30.0697 30.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 0.000512 1024 480 2784 28224 2.32806 1.64454 56.6024 51.9516 112.623 112.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 0.000256 1024 350 512 64064 4.61629 3.41299 25.4009 104.802 138.328 138.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 0.000512 1024 102 672 11648 3.74189 1.64288 6.62979 51.9622 64.1028 64.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.001024 512 50 64 19040 0.364544 0.390784 13.2023 14 14.0534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 0.000128 2048 80 2016 45696 39.158 14.3818 117.019 419.242 589.971 590.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 330 0.000512 4096 110 2176 2016 11.2581 6.50333 11.7005 206.781 236.361 236.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 0.000512 1024 170 928 35616 1.66429 15.7458 52.4124 69.8629 69.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 0.000128 1024 430 608 135744 11.1917 6.84534 52.7876 209.627 280.6 280.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 0.000128 512 250 768 102144 8.72099 3.41578 25.8493 104.916 143.087 143.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 0.001024 1024 130 288 17304 0.690944 2.52346 26.3231 29.5811 29.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1320 0.000512 1024 480 2784 28224 2.32576 1.62822 46.3421 51.7833 102.178 102.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 0.000256 1024 350 512 63840 4.63053 3.42685 20.9733 104.991 134.122 134.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 0.000512 1024 102 672 10752 3.72096 1.5872 4.88659 50.8935 61.2157 61.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.001024 512 50 64 18984 0.3608 0.372768 13.217 13.9927 14.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 0.000128 2048 80 2016 47104 38.737 14.4302 230.955 418.128 702.41 702.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 330 0.000512 4096 110 2176 2816 11.3105 6.61645 28.7181 209.42 256.18 256.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 0.000512 1024 170 928 35776 1.66992 30.1629 52.4832 84.3584 84.4144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 0.000128 1024 430 608 136192 11.1452 6.83213 101.89 209.79 329.802 329.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 0.000128 512 250 768 104448 8.54787 3.40883 49.5145 104.659 166.313 166.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 0.001024 1024 130 288 17408 0.692512 4.692 26.3086 31.7357 31.7924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 0.000512 1024 480 2784 28672 2.33971 1.66704 87.279 52.4505 143.838 143.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 0.000256 1024 350 512 64000 4.60464 3.41008 39.538 104.664 152.317 152.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 0.000512 1024 102 672 12288 3.74954 1.66707 10.4167 52.4615 68.4218 68.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.001024 512 50 64 19072 0.363904 0.602368 13.202 14.2107 14.2664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 0.000128 2048 80 2016 47104 38.738 14.3936 154.565 418.044 625.904 626.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 330 0.000512 4096 110 2176 2560 11.3705 6.62582 17.9951 209.686 245.795 245.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 0.000512 1024 170 928 35712 1.66954 20.2835 52.4448 74.441 74.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 0.000128 1024 430 608 135168 11.1347 6.83219 68.4151 209.064 295.592 295.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 0.000128 512 250 768 102400 8.65818 3.40867 32.4853 104.64 149.381 149.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 0.001024 1024 130 288 17280 0.692224 3.18806 26.2074 30.1282 30.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 0.000512 1024 480 2784 28672 2.34816 1.67446 56.223 52.5073 112.853 112.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 0.000256 1024 350 512 64000 4.60218 3.41325 27.0728 104.69 139.878 139.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 0.000512 1024 102 672 12288 3.75642 1.67322 7.19366 52.5183 65.2677 65.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.001024 512 50 64 18944 0.360928 0.451232 13.1502 14.006 14.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 320 0.000128 2048 80 2016 43008 38.8419 14.379 118.026 412.719 584.132 584.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 330 0.000512 4096 110 2176 2304 11.2257 6.52739 14.1639 207.26 239.293 239.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 0.000512 1024 170 928 35520 1.65853 16.6874 52.2686 70.6579 70.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 0.000128 1024 430 608 135168 11.0918 6.82954 56.8851 208.452 283.404 283.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 0.000128 512 250 768 98304 8.70374 3.39747 25.9548 103.303 141.539 141.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 0.001024 1024 130 288 17280 0.690176 2.66035 26.3045 29.6985 29.7559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 0.000512 1024 480 2784 27648 2.33677 1.64454 45.3303 51.9024 101.315 101.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 0.000256 1024 350 512 63744 4.59866 3.40582 22.731 104.422 135.261 135.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 0.000512 1024 102 672 10752 3.78442 1.64576 5.51718 51.9157 62.9876 63.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.001024 512 50 64 18816 0.358688 0.360448 13.1044 13.8666 13.9225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 0.000128 2048 80 2016 47232 38.8449 14.3792 334.319 417.48 805.189 805.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 330 0.000512 4096 110 2176 2880 11.3276 6.60096 41.3944 209.066 268.508 268.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 0.000512 1024 170 928 35784 1.66576 43.7389 52.4597 97.9079 97.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 0.000128 1024 430 608 135936 11.184 7.55302 145.003 209.556 373.445 373.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 0.000128 512 250 768 103680 8.4785 3.4121 71.0398 103.72 186.832 186.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 0.001024 1024 130 288 17352 0.690144 6.59779 26.225 33.5554 33.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 0.000512 1024 480 2784 28800 2.34493 1.66384 131.162 52.382 187.654 187.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 0.000256 1024 350 512 64224 4.62464 3.4265 56.3194 104.893 169.364 169.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 0.000512 1024 102 672 12096 3.73776 1.6425 14.262 52.0025 71.7714 71.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.001024 512 50 64 19080 0.362496 0.840736 13.2032 14.4487 14.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 0.000128 2048 80 2016 46080 38.5292 14.3368 204.531 414.58 672.146 672.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 330 0.000512 4096 110 2176 2304 11.2782 6.54394 21.152 207.906 247.001 247.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 0.000512 1024 170 928 35712 1.66509 27.6023 52.456 81.7676 81.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 0.000128 1024 430 608 134784 11.1412 6.83622 90.6667 208.883 317.672 317.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 0.000128 512 250 768 101376 8.41152 3.38554 45.415 102.232 159.627 159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 0.001024 1024 130 288 17280 0.691456 4.19677 26.2248 31.1559 31.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 0.000512 1024 480 2784 28224 2.33139 1.64163 81.4822 52.0894 137.645 137.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 0.000256 1024 350 512 63936 4.61062 3.40982 35.6 104.608 148.326 148.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 0.000512 1024 102 672 11520 3.71018 1.61018 8.90541 51.3303 65.6845 65.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.001024 512 50 64 19008 0.362016 0.545184 13.2065 14.154 14.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 320 0.000128 2048 80 2016 44928 39.1756 14.4168 164.542 418.167 636.464 636.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 330 0.000512 4096 110 2176 1728 11.2309 6.42867 13.8894 205.435 237.102 237.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 0.000512 1024 170 928 35640 1.67008 22.9415 52.4964 77.1496 77.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 0.000128 1024 430 608 134784 11.2026 6.84387 75.3239 209.126 302.645 302.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 0.000128 512 250 768 96768 8.69536 3.39002 35.9204 102.352 150.539 150.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 0.001024 1024 130 288 17064 0.68624 3.54714 26.0506 30.3268 30.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 0.000512 1024 480 2784 27648 2.3167 1.60973 66.365 51.452 121.843 121.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 0.000256 1024 350 512 63936 4.62317 3.41661 29.6733 104.78 142.596 142.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 0.000512 1024 102 672 10368 3.77907 1.60998 6.83235 51.4597 63.8094 63.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.001024 512 50 64 18792 0.36064 0.519936 13.1157 14.0401 14.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 0.000128 2048 80 2016 47360 38.8683 14.4219 311.741 419.561 784.756 784.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 330 0.000512 4096 110 2176 2560 11.28 6.55814 34.2014 208.426 260.581 260.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 0.000512 1024 170 928 35760 1.668 40.6168 52.4825 94.8116 94.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 0.000128 1024 430 608 136320 11.1374 6.84099 135.001 209.82 362.943 363.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 0.000128 512 250 768 104960 8.56483 3.42221 67.7891 105.017 184.977 185.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 0.001024 1024 130 288 17360 0.692768 6.19866 26.2691 33.2023 33.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 0.000512 1024 480 2784 28480 2.33027 1.64835 120.443 52.215 176.736 176.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 0.000256 1024 350 512 63680 4.60045 3.41088 51.8829 104.605 164.603 164.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 0.000512 1024 102 672 12160 3.71126 1.63366 13.5833 51.8044 70.8593 70.9651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.001024 512 50 64 19040 0.362528 0.78672 13.194 14.3862 14.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 0.000128 2048 80 2016 43520 38.6716 14.3361 195.135 412.577 660.882 661.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 330 0.000512 4096 110 2176 1920 11.2531 6.52429 17.9458 206.97 242.812 242.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 0.000512 1024 170 928 35680 1.66912 27.423 52.4378 81.5723 81.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 0.000128 1024 430 608 134400 11.0881 6.81651 89.8991 208.045 315.997 316.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 0.000128 512 250 768 102400 8.46278 3.39376 44.5982 103.281 159.923 160.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 0.001024 1024 130 288 17280 0.692768 4.33002 26.2506 31.3152 31.3696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 0.000512 1024 480 2784 28160 2.31763 1.64125 80.4959 51.854 136.409 136.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 0.000256 1024 350 512 63360 4.58458 3.39382 35.1836 104.2 147.458 147.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 0.000512 1024 102 672 11520 3.73542 1.64454 9.12714 51.8705 66.503 66.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.001024 512 50 64 18880 0.360448 0.600064 13.1265 14.129 14.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 0.000128 2048 80 2016 42240 38.9967 14.5388 156.946 413.132 623.779 623.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 330 0.000512 4096 110 2176 1920 11.276 6.52688 14.94 207.65 240.509 240.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 0.000512 1024 170 928 35520 1.66013 22.7303 52.3715 76.8033 76.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 0.000128 1024 430 608 134400 11.1831 6.83654 75.0901 209.181 302.437 302.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 0.000128 512 250 768 99840 8.63008 3.39968 36.5147 103.405 152.131 152.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 0.001024 1024 130 288 17040 0.686592 3.56557 26.0533 30.3498 30.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 0.000512 1024 480 2784 27840 2.33267 1.64134 66.2102 52.0005 122.283 122.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 0.000256 1024 350 512 63360 4.61382 3.41229 29.1449 104.833 142.102 142.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 0.000512 1024 102 672 11520 3.74848 1.644 7.46458 52.0135 64.9978 65.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.001024 512 50 64 18720 0.359616 0.555008 13.0844 14.0385 14.0964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 0.000128 2048 80 2016 46080 38.7556 14.3953 288.074 416.817 758.207 758.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 330 0.000512 4096 110 2176 2688 11.2906 6.58528 34.3582 208.828 261.18 261.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 0.000512 1024 170 928 35712 1.66333 38.556 52.4297 92.6953 92.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 0.000128 1024 430 608 135936 11.1113 6.83213 127.971 209.509 355.572 355.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 0.000128 512 250 768 101376 8.52365 3.3919 62.1323 103.297 177.53 177.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 0.001024 1024 130 288 17376 0.694144 5.83136 26.3087 32.8776 32.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 0.000512 1024 480 2784 28416 2.33677 1.66368 113.955 52.3169 170.373 170.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 0.000256 1024 350 512 64128 4.60224 3.40986 49.9227 104.872 162.906 162.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 0.000512 1024 102 672 11520 3.72886 1.63955 12.5484 51.8199 69.8638 69.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.001024 512 50 64 19008 0.361056 0.747008 13.1821 14.331 14.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 320 0.000128 2048 80 2016 43008 38.8411 14.2869 174.685 412.965 640.943 641.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 330 0.000512 4096 110 2176 2304 11.2464 6.53312 19.8733 207.292 245.066 245.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 0.000512 1024 170 928 35520 1.66227 24.9656 52.2998 78.9709 79.0283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 0.000128 1024 430 608 135168 11.0915 6.8248 83.3662 208.58 310.014 310.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 0.000128 512 250 768 98304 8.70061 3.39658 39.6313 103.375 155.287 155.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 0.001024 1024 130 288 17280 0.695232 3.81194 26.3107 30.8631 30.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 0.000512 1024 480 2784 27648 2.3368 1.64592 72.7472 51.9327 128.76 128.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 0.000256 1024 350 512 63744 4.59485 3.40378 32.6709 104.489 145.257 145.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 0.000512 1024 102 672 10752 3.78445 1.644 7.92224 51.9452 65.4239 65.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.001024 512 50 64 18816 0.3608 0.496416 13.1142 14.0154 14.0712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 320 0.000128 2048 80 2016 41472 38.6329 14.3303 148.292 409.116 610.775 610.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 330 0.000512 4096 110 2176 1152 11.2497 6.46176 9.56243 205.826 233.221 233.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 0.000512 1024 170 928 35424 1.65888 21.7683 52.3032 75.7716 75.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 0.000128 1024 430 608 133632 11.0629 6.82714 71.6212 207.682 297.339 297.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 0.000128 512 250 768 92160 8.50736 3.35034 32.2426 99.3096 143.594 143.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 0.001024 1024 130 288 16992 0.684064 3.32118 26.0524 30.0981 30.1546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 0.000512 1024 480 2784 27648 2.31683 1.62202 62.9659 51.5482 118.552 118.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 0.000256 1024 350 512 63360 4.5807 3.38579 28.3364 104.1 140.502 140.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 0.000512 1024 102 672 9216 3.70493 1.55936 5.70566 50.0139 61.1069 61.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.001024 512 50 64 18720 0.358368 0.424704 13.1195 13.9444 14.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 0.000128 2048 80 2016 46400 38.9459 14.3768 286.519 416.686 756.69 756.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 330 0.000512 4096 110 2176 2800 11.3511 6.58589 35.7042 208.78 262.541 262.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 0.000512 1024 170 928 35700 1.66518 38.0052 52.3838 92.0988 92.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 0.000128 1024 430 608 136000 11.1927 6.84522 126.08 209.456 353.719 353.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 0.000128 512 250 768 102400 8.49302 3.40582 61.8206 103.224 177.13 177.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 0.001024 1024 130 288 17300 0.690848 5.76515 26.1915 32.6899 32.7417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 0.000512 1024 480 2784 28800 2.34579 1.6576 114.26 52.3059 170.666 170.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 0.000256 1024 350 512 64000 4.6353 3.4263 48.8556 104.867 161.886 161.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 0.000512 1024 102 672 12000 3.73811 1.63382 12.9414 51.8613 70.2995 70.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.001024 512 50 64 19000 0.360256 0.765952 13.1657 14.3329 14.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 0.000128 2048 80 2016 44800 38.6218 14.3284 190.137 413.011 656.264 656.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 330 0.000512 4096 110 2176 2400 11.2543 6.52848 21.4154 207.327 246.64 246.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 0.000512 1024 170 928 35600 1.66554 26.2819 52.4241 80.4139 80.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 0.000128 1024 430 608 134400 11.1712 6.83878 86.6014 208.677 313.432 313.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 0.000128 512 250 768 102400 8.50202 3.4057 43.2928 103.376 158.758 158.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 0.001024 1024 130 288 17200 0.690176 4.10822 26.2109 31.0518 31.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 0.000512 1024 480 2784 28000 2.33722 1.64106 77.3092 51.9444 133.329 133.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 0.000256 1024 350 512 63200 4.61459 3.41226 33.6643 104.539 146.33 146.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 0.000512 1024 102 672 11200 3.7712 1.63936 8.57408 51.9575 66.071 66.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.001024 512 50 64 18800 0.360192 0.534528 13.1096 14.0468 14.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 320 0.000128 2048 80 2016 43200 39.0478 14.425 154.218 412.948 620.804 620.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 330 0.000512 4096 110 2176 2400 11.3224 6.53626 18.885 207.87 244.731 244.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 0.000512 1024 170 928 35400 1.65821 21.7915 52.2506 75.7416 75.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 0.000128 1024 430 608 132000 11.121 6.81987 70.9176 206.521 295.531 295.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 0.000128 512 250 768 96000 8.87693 3.40371 33.8324 103.366 149.659 149.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 0.001024 1024 130 288 17100 0.690368 3.43373 26.1911 30.3574 30.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 0.000512 1024 480 2784 27600 2.35366 1.6464 63.0179 52.0397 119.161 119.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 0.000256 1024 350 512 62400 4.59786 3.38317 27.56 103.525 139.166 139.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 0.000512 1024 102 672 12000 3.74118 1.6425 8.03824 52.054 65.6038 65.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.001024 512 50 64 18600 0.358112 0.44512 13.0316 13.8766 13.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 320 0.000128 2048 80 2016 46592 38.9385 14.3852 275.782 418.612 747.889 748.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 330 0.000512 4096 110 2176 2240 11.263 6.53037 27.3936 207.389 252.695 252.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 0.000512 1024 170 928 35728 1.66714 36.764 52.489 90.9653 91.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 0.000128 1024 430 608 135296 11.1669 6.83242 121.336 209.347 348.826 348.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 0.000128 512 250 768 100352 8.63264 3.39968 58.8919 103.581 174.688 174.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 0.001024 1024 130 288 17360 0.691296 5.66893 26.2944 32.695 32.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 0.000512 1024 480 2784 28224 2.32646 1.64374 108.154 51.9583 164.182 164.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 0.000256 1024 350 512 64064 4.61155 3.41459 47.3749 104.821 160.322 160.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 0.000512 1024 102 672 11648 3.74173 1.64445 12.3277 51.9717 69.8085 69.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.001024 512 50 64 19040 0.361984 0.70448 13.2062 14.3149 14.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 320 0.000128 2048 80 2016 43008 38.9548 14.3569 177.561 414.454 645.493 645.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 330 0.000512 4096 110 2176 1792 11.3256 6.5577 15.9071 208.167 242.073 242.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 0.000512 1024 170 928 35616 1.67034 25.5877 52.4798 79.7788 79.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 0.000128 1024 430 608 134400 11.22 6.83418 84.3752 209.674 312.253 312.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 0.000128 512 250 768 93184 8.71366 3.36902 38.3821 101.346 151.994 152.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 0.001024 1024 130 288 17248 0.693312 4.13104 26.3107 31.1769 31.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 0.000512 1024 480 2784 27776 2.34394 1.65114 74.3416 52.1527 130.588 130.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 0.000256 1024 350 512 62720 4.5753 3.37962 32.83 103.851 144.736 144.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 0.000512 1024 102 672 10752 3.70739 1.59402 7.85232 50.9624 64.2431 64.3529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.001024 512 50 64 18816 0.360832 0.576384 13.1439 14.1239 14.1878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 320 0.000128 2048 80 2016 43008 39.5733 14.4324 148.767 419.625 622.56 622.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 330 0.000512 4096 110 2176 1344 11.1309 6.36314 10.9232 204.076 232.608 232.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 0.000512 1024 170 928 35280 1.65117 20.8983 52.1831 74.7769 74.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 0.000128 1024 430 608 134400 11.2511 6.8425 69.6574 209.85 297.748 297.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 0.000128 512 250 768 96768 8.53667 3.37478 33.198 101.423 146.714 146.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 0.001024 1024 130 288 17136 0.690848 3.30282 26.3156 30.3501 30.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 0.000512 1024 480 2784 26880 2.30474 1.59706 59.3335 51.1085 114.445 114.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 0.000256 1024 350 512 61824 4.57066 3.37539 26.8566 103.471 138.376 138.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 0.000512 1024 102 672 10752 3.71818 1.59741 6.46525 51.1169 63.0273 63.1353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.001024 512 50 64 18816 0.361696 0.480384 13.2168 14.1005 14.1558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 0.000128 2048 80 2016 46080 39.0154 14.382 268.585 418.074 740.226 740.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 330 0.000512 4096 110 2176 2880 11.3664 6.61216 34.7469 209.525 262.371 262.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 0.000512 1024 170 928 35760 1.66589 35.8603 52.5434 90.114 90.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 0.000128 1024 430 608 135360 11.1427 6.8449 118.082 209.044 345.265 345.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 0.000128 512 250 768 99840 8.63709 3.40195 56.872 103.342 172.435 172.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 0.001024 1024 130 288 17280 0.69296 5.61814 26.2164 32.571 32.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 0.000512 1024 480 2784 28800 2.34432 1.6647 107.161 52.4929 163.765 163.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 0.000256 1024 350 512 63840 4.61706 3.41821 45.9499 104.673 158.758 158.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 0.000512 1024 102 672 11520 3.74067 1.63402 11.6432 51.8639 69.0068 69.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.001024 512 50 64 18960 0.362496 0.735232 13.1666 14.3063 14.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 0.000128 2048 80 2016 42240 38.99 14.293 178.413 413.23 645.091 645.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 330 0.000512 4096 110 2176 1920 11.2978 6.5257 17.4385 207.594 242.973 243.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 0.000512 1024 170 928 35520 1.66093 26.09 52.3798 80.1736 80.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 0.000128 1024 430 608 134400 11.1923 6.83949 85.6025 209.207 312.987 313.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 0.000128 512 250 768 99840 8.63664 3.40282 41.3292 103.428 156.98 157.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 0.001024 1024 130 288 17040 0.684032 4.07955 26.0547 30.8632 30.9203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 0.000512 1024 480 2784 27840 2.33808 1.64483 75.4279 52.0097 131.519 131.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 0.000256 1024 350 512 63360 4.61142 3.41251 33.42 104.832 146.377 146.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 0.000512 1024 102 672 11520 3.75261 1.64115 8.5657 52.0227 66.1116 66.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.001024 512 50 64 18720 0.3584 0.589536 13.0878 14.0782 14.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 320 0.000128 2048 80 2016 46080 39.0285 14.6002 160.373 418.66 632.83 632.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 330 0.000512 4096 110 2176 1440 11.1005 6.3305 11.9853 203.188 232.723 232.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 0.000512 1024 170 928 35280 1.64864 21.3037 52.2192 75.2134 75.2687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 0.000128 1024 430 608 135360 11.1871 6.92659 71.6484 209.373 299.281 299.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 0.000128 512 250 768 92160 8.74858 3.36691 31.8624 100.925 145.089 145.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 0.001024 1024 130 288 16920 0.686144 3.53485 26.0564 30.3219 30.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 0.000512 1024 480 2784 27360 2.29043 1.58874 61.7239 50.881 116.586 116.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 0.000256 1024 350 512 63360 4.6431 3.42499 28.1619 104.995 141.327 141.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 0.000512 1024 102 672 8640 3.80742 1.5872 6.03091 50.8949 62.4476 62.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.001024 512 50 64 18720 0.360736 0.534528 13.1712 14.1092 14.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 0.000128 2048 80 2016 47104 38.7603 14.4031 278.755 418.024 750.105 750.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 330 0.000512 4096 110 2176 2560 11.3768 6.62947 31.2616 209.541 258.928 259.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 0.000512 1024 170 928 35712 1.66736 36.3905 52.4359 90.5342 90.5932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 0.000128 1024 430 608 135168 11.1435 6.82851 120.196 209.036 347.35 347.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 0.000128 512 250 768 102400 8.64275 3.40787 59.0334 104.619 175.883 176.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 0.001024 1024 130 288 17280 0.690176 5.50502 26.2037 32.4403 32.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 0.000512 1024 480 2784 28672 2.34579 1.66957 108.862 52.4972 165.476 165.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 0.000256 1024 350 512 64000 4.60176 3.40429 46.9686 104.672 159.748 159.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 0.000512 1024 102 672 12288 3.76138 1.66944 12.4901 52.5101 70.5583 70.6662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.001024 512 50 64 18944 0.362144 0.77376 13.1488 14.326 14.3831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 320 0.000128 2048 80 2016 45056 39.0697 14.3544 181.633 418.372 653.596 653.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 330 0.000512 4096 110 2176 1024 11.2217 6.43114 9.66106 204.823 232.255 232.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 0.000512 1024 170 928 35584 1.66387 24.78 52.4427 78.9283 78.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 0.000128 1024 430 608 135168 11.1614 6.83219 81.9078 209.225 309.273 309.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 0.000128 512 250 768 98304 8.90557 3.41328 38.9748 104.728 156.206 156.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 0.001024 1024 130 288 17152 0.6896 3.72611 26.2071 30.6662 30.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 0.000512 1024 480 2784 27648 2.30976 1.61347 71.4114 51.3 126.732 126.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 0.000256 1024 350 512 63488 4.60662 3.41197 31.831 104.851 144.8 144.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 0.000512 1024 102 672 10240 3.65594 1.56349 7.68013 49.9402 62.9639 63.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.001024 512 50 64 18688 0.358144 0.595648 13.0655 14.0611 14.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 320 0.000128 2048 80 2016 43008 38.8998 14.2971 155.71 413.17 622.242 622.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 330 0.000512 4096 110 2176 1536 11.3813 6.57114 12.6609 208.257 238.986 239.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 0.000512 1024 170 928 35328 1.65962 21.887 52.2642 75.8522 75.9093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 0.000128 1024 430 608 132096 11.059 6.82781 71.3646 206.624 296.024 296.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 0.000128 512 250 768 86016 8.87875 3.34963 30.4072 99.3007 142.12 142.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 0.001024 1024 130 288 16896 0.68608 3.28586 26.032 30.0472 30.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 0.000512 1024 480 2784 27648 2.34906 1.65069 63.2219 52.153 119.473 119.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 0.000256 1024 350 512 62976 4.55088 3.37539 28.2316 103.64 139.899 139.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 0.000512 1024 102 672 9216 3.71376 1.56877 6.36083 50.1054 61.8772 61.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.001024 512 50 64 18432 0.356352 0.553024 12.9802 13.9323 13.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 0.000128 2048 80 2000 47616 38.7459 14.4905 213.447 419.493 686.352 686.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 330 0.000512 4096 110 2200 2304 11.3329 6.60512 22.3151 209.22 249.591 249.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 0.000512 1024 170 960 35744 1.66912 28.5582 52.6166 82.8871 82.9427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1770 0.000128 1024 430 600 134400 11.2356 6.8305 93.9269 209.788 321.932 322.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 0.000128 512 250 760 105472 8.4696 3.40742 46.1049 104.664 162.833 162.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 0.001024 1024 130 320 17216 0.69632 4.73885 26.3193 31.7959 31.8517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1320 0.000512 1024 480 2760 28928 2.33306 1.66467 83.5019 52.4168 140.017 140.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1340 0.000256 1024 350 520 63872 4.63389 3.41565 65.2109 104.982 178.347 178.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 0.000512 1024 102 680 11520 3.77997 1.66461 9.36131 52.4357 67.3688 67.4839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.001024 512 50 80 19040 0.363968 0.683904 13.2219 14.3107 14.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 0.000128 2048 80 2000 47104 38.7405 14.3954 136.236 417.701 607.239 607.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 330 0.000512 4096 110 2200 2304 11.3849 6.61709 34.1156 209.24 261.477 261.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 0.000512 1024 170 960 35712 1.67117 18.4215 52.4884 72.6235 72.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1770 0.000128 1024 430 600 134144 11.2478 6.85411 61.7698 209.574 289.575 289.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 850 0.000128 512 250 760 104448 8.54141 3.41402 29.3801 104.62 146.142 146.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1030 0.001024 1024 130 320 17152 0.690112 7.95482 26.2431 34.9303 34.9863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1320 0.000512 1024 480 2760 28928 2.3391 1.67117 53.7573 52.4305 110.297 110.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1340 0.000256 1024 350 520 63488 4.6201 3.40461 64.1925 104.56 176.879 176.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 380 0.000512 1024 102 680 11264 3.80179 1.6689 6.62832 52.4146 64.6356 64.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1940 0.001024 512 50 80 19008 0.364544 0.458432 13.2064 14.0738 14.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 0.000128 2048 80 2000 48000 38.8346 14.3809 245.909 419.464 718.758 718.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 330 0.000512 4096 110 2200 2240 11.3755 6.60301 24.336 209.068 251.5 251.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 0.000512 1024 170 960 35720 1.66589 32.7467 52.5197 86.9765 87.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 0.000128 1024 430 600 134400 11.2744 6.85261 104.529 209.778 332.582 332.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 0.000128 512 250 760 106240 8.50394 3.42221 53.06 104.993 170.16 170.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 0.001024 1024 130 320 17200 0.692224 5.31734 26.3062 32.3586 32.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 0.000512 1024 480 2760 28800 2.3401 1.66381 94.3085 52.3797 150.791 150.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 0.000256 1024 350 520 63840 4.63299 3.4273 41.966 104.987 155.11 155.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 0.000512 1024 102 680 11200 3.7895 1.64717 9.87299 52.1793 67.6185 67.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.001024 512 50 80 19040 0.364544 0.755872 13.2268 14.3913 14.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 0.000128 2048 80 2000 47360 38.8647 14.3764 155.013 419.196 627.615 627.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 330 0.000512 4096 110 2200 1920 11.346 6.55894 14.1107 208.356 240.487 240.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 0.000512 1024 170 960 35680 1.67136 21.111 52.4739 75.3005 75.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 0.000128 1024 430 600 134400 11.2436 6.84525 67.3519 209.642 295.225 295.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 0.000128 512 250 760 104960 8.56371 3.41443 34.0333 104.922 151.116 151.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 0.001024 1024 130 320 17120 0.69424 3.51853 26.2272 30.4814 30.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 0.000512 1024 480 2760 28480 2.33341 1.64826 60.2377 52.1715 116.491 116.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1340 0.000256 1024 350 520 63360 4.61702 3.41402 74.056 104.514 186.703 186.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 0.000512 1024 102 680 10880 3.76378 1.63226 7.05674 51.7619 64.3403 64.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.001024 512 50 80 18960 0.364544 0.507904 13.1972 14.1124 14.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 320 0.000128 2048 80 2000 46080 38.9926 14.5276 123.835 417.668 595.184 595.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 330 0.000512 4096 110 2200 1920 11.4392 6.60778 11.7373 209.454 239.359 239.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 0.000512 1024 170 960 35640 1.66451 17.2226 52.4844 71.4137 71.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1770 0.000128 1024 430 600 133440 11.2352 6.84035 57.4519 208.878 284.547 284.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 0.000128 512 250 760 103680 8.42208 3.39808 27.8181 103.255 143.075 143.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 0.001024 1024 130 320 17040 0.688128 2.84944 26.1861 29.7672 29.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1320 0.000512 1024 480 2760 28800 2.34694 1.66502 49.786 52.4511 106.347 106.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1340 0.000256 1024 350 520 63360 4.63709 3.41366 74.0294 104.587 186.769 186.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 0.000512 1024 102 680 10560 3.79658 1.63213 5.83613 51.8226 63.2124 63.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 0.001024 512 50 80 18960 0.362496 0.452608 13.2165 14.0746 14.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 0.000128 2048 80 2000 47616 38.7635 14.3954 224.091 422.466 699.878 700.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 330 0.000512 4096 110 2200 2304 11.3747 6.61046 23.2952 211.465 252.864 252.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 0.000512 1024 170 960 35712 1.66502 30.0503 52.9825 84.7408 84.7986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 0.000128 1024 430 600 134016 11.2311 6.84141 95.8561 211.273 325.347 325.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 0.000128 512 250 760 104448 8.49971 3.41069 48.0521 105.22 165.367 165.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 0.001024 1024 130 320 17184 0.695328 4.96435 26.5285 32.2295 32.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 0.000512 1024 480 2760 28992 2.33981 1.66925 87.8341 52.982 144.928 145.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 0.000256 1024 350 520 63744 4.61232 3.41258 38.2523 105.737 152.116 152.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 0.000512 1024 102 680 11136 3.79133 1.64957 9.14781 52.732 67.4482 67.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.001024 512 50 80 19008 0.363008 0.705696 13.3244 14.4358 14.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 320 0.000128 2048 80 2000 46080 38.7041 14.3361 143.57 416.453 613.231 613.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 330 0.000512 4096 110 2200 1920 11.3516 6.59235 13.9237 208.647 240.632 240.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 0.000512 1024 170 960 35616 1.66454 19.9027 52.4066 74.016 74.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 0.000128 1024 430 600 133632 11.2362 6.82803 62.854 209.296 290.361 290.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 0.000128 512 250 760 101376 8.51219 3.39293 30.7214 103.281 146.092 146.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 0.001024 1024 130 320 17088 0.688224 3.21872 26.2024 30.15 30.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 0.000512 1024 480 2760 28800 2.3312 1.66202 57.2764 52.2756 113.645 113.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 0.000256 1024 350 520 63744 4.6087 3.40666 25.3046 104.78 138.199 138.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 0.000512 1024 102 680 10752 3.77123 1.6425 5.9015 51.7698 63.2125 63.3202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.001024 512 50 80 18912 0.359264 0.477184 13.1626 14.042 14.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 320 0.000128 2048 80 2000 46080 38.5544 14.3483 117.59 414.584 585.244 585.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 330 0.000512 4096 110 2200 1728 11.3224 6.53734 9.95821 207.901 235.841 235.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 0.000512 1024 170 960 35568 1.66778 16.3103 52.4089 70.4303 70.4881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 0.000128 1024 430 600 133632 11.2093 6.83741 51.6622 208.872 278.728 278.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 0.000128 512 250 760 101376 8.41149 3.38346 25.6654 102.222 139.864 140.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 0.001024 1024 130 320 16992 0.687808 2.64576 26.1423 29.5193 29.5762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1320 0.000512 1024 480 2760 28224 2.33402 1.64224 46.1359 52.0888 102.301 102.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1340 0.000256 1024 350 520 63360 4.61258 3.40787 53.4018 104.607 166.131 166.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 0.000512 1024 102 680 10368 3.76435 1.61219 4.90294 51.4661 61.8734 61.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.001024 512 50 80 18864 0.361856 0.409984 13.1645 13.9789 14.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 0.000128 2048 80 2000 47488 38.8864 14.4553 322.087 418.464 794.053 794.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 330 0.000512 4096 110 2200 2240 11.4259 6.60538 32.8751 209.491 260.512 260.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 0.000512 1024 170 960 35672 1.66896 43.8675 52.4352 98.0145 98.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 0.000128 1024 430 600 133952 11.2682 6.84237 139.84 209.275 367.369 367.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 0.000128 512 250 760 105728 8.51818 3.41811 69.4725 104.745 186.338 186.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 0.001024 1024 130 320 17192 0.69232 7.23459 26.2963 34.2662 34.3197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 0.000512 1024 480 2760 28896 2.34691 1.66707 127.196 52.4844 183.795 183.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 0.000256 1024 350 520 63616 4.62941 3.41866 56.1258 104.742 169.014 169.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 0.000512 1024 102 680 11200 3.82563 1.66886 13.0985 52.4995 71.2215 71.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.001024 512 50 80 18984 0.361696 0.9928 13.1892 14.5829 14.6383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 320 0.000128 2048 80 2000 46592 38.9051 14.3658 199.444 418.686 671.565 671.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 330 0.000512 4096 110 2200 1792 11.2927 6.528 16.3577 207.42 241.712 241.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 0.000512 1024 170 960 35616 1.66707 27.607 52.4468 81.763 81.8187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 0.000128 1024 430 600 133504 11.2652 6.8399 87.1552 209.381 314.783 314.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 0.000128 512 250 760 103936 8.43507 3.40173 44.1231 103.599 159.741 159.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 0.001024 1024 130 320 17136 0.694368 4.43741 26.2977 31.4709 31.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 0.000512 1024 480 2760 28224 2.32765 1.64579 78.2072 51.9716 134.252 134.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 0.000256 1024 350 520 63616 4.61066 3.4153 35.3702 104.831 148.326 148.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 0.000512 1024 102 680 10752 3.78605 1.64397 8.11782 51.9782 65.6496 65.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.001024 512 50 80 18928 0.364352 0.629024 13.1914 14.2315 14.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 320 0.000128 2048 80 2000 45696 39.1652 14.3754 158.648 419.12 631.471 631.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 330 0.000512 4096 110 2200 1344 11.3119 6.50304 11.565 206.753 236.25 236.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 0.000512 1024 170 960 35448 1.65546 22.1811 52.3252 76.2049 76.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 0.000128 1024 430 600 133056 11.2988 6.84032 70.6919 209.595 298.575 298.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 0.000128 512 250 760 102144 8.71661 3.41354 35.2018 104.903 152.419 152.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 0.001024 1024 130 320 16968 0.688416 3.60749 26.167 30.506 30.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 0.000512 1024 480 2760 28224 2.32483 1.62765 63.2337 51.7775 119.065 119.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 0.000256 1024 350 520 63168 4.64221 3.42317 28.5256 104.98 141.669 141.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 0.000512 1024 102 680 9408 3.77837 1.5887 5.9289 50.8887 62.3108 62.4169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.001024 512 50 80 18816 0.36096 0.602112 13.1603 14.164 14.2197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 0.000128 2048 80 2000 47104 38.7665 14.3505 297.91 417.806 768.993 769.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 330 0.000512 4096 110 2200 2304 11.3619 6.61914 31.1724 209.195 258.468 258.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 0.000512 1024 170 960 35712 1.6711 40.7922 52.5043 95.0125 95.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 0.000128 1024 430 600 134144 11.2405 6.88022 130.238 209.633 358.138 358.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 0.000128 512 250 760 104448 8.54125 3.41331 64.0194 104.575 180.729 180.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 0.001024 1024 130 320 17152 0.693408 6.64704 26.2519 33.6322 33.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 0.000512 1024 480 2760 28928 2.34218 1.6721 116.659 52.4144 173.19 173.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 0.000256 1024 350 520 63488 4.60336 3.4071 51.7735 104.583 164.463 164.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 0.000512 1024 102 680 11264 3.79942 1.66934 12.3413 52.4204 70.3572 70.4673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.001024 512 50 80 19008 0.36256 0.958304 13.2108 14.574 14.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 0.000128 2048 80 2000 47104 38.74 14.4115 187.721 418.037 659.076 659.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 330 0.000512 4096 110 2200 2048 11.4247 6.62506 17.7005 209.577 245.444 245.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 0.000512 1024 170 960 35584 1.66528 25.6919 52.4212 79.8234 79.8839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 0.000128 1024 430 600 133120 11.2377 6.82941 82.5015 209.063 309.775 309.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 850 0.000128 512 250 760 102400 8.65242 3.40938 41.0849 104.648 157.977 158.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 0.001024 1024 130 320 17024 0.692224 4.25789 26.1652 31.1604 31.2177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 0.000512 1024 480 2760 28672 2.3488 1.6689 71.0601 52.504 127.682 127.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 0.000256 1024 350 520 63488 4.60461 3.41312 33.3164 104.691 146.127 146.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 0.000512 1024 102 680 11264 3.81555 1.67219 8.01546 52.5219 66.1551 66.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.001024 512 50 80 18944 0.36384 0.671936 13.2137 14.2909 14.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 320 0.000128 2048 80 2000 43008 38.8549 14.4354 140.125 412.713 606.287 606.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 330 0.000512 4096 110 2200 1536 11.2966 6.5319 12.5193 207.249 237.715 237.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 0.000512 1024 170 960 35520 1.66266 20.8513 52.4223 74.9789 75.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 0.000128 1024 430 600 132096 11.2319 6.82896 66.1561 208.457 292.824 292.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 0.000128 512 250 760 98304 8.70173 3.39971 31.7482 103.31 147.34 147.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 0.001024 1024 130 320 16896 0.688576 3.54304 26.0827 30.3567 30.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 0.000512 1024 480 2760 28416 2.32339 1.64259 58.0619 51.9027 114.031 114.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 0.000256 1024 350 520 62976 4.60077 3.4079 26.6823 104.427 139.219 139.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 0.000512 1024 102 680 10752 3.78694 1.64368 6.40829 51.9127 63.8804 63.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.001024 512 50 80 18816 0.360448 0.498048 13.1733 14.0755 14.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 0.000128 2048 80 2000 47232 38.8265 14.382 305.343 417.824 776.54 776.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 330 0.000512 4096 110 2200 2016 11.4077 6.60464 27.8537 209.241 255.223 255.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 0.000512 1024 170 960 35640 1.66515 41.6066 52.4583 95.7734 95.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 0.000128 1024 430 600 134208 11.2585 6.84227 132.539 209.726 360.517 360.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 0.000128 512 250 760 103680 8.48333 3.41171 66.5809 103.81 182.465 182.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 0.001024 1024 130 320 17136 0.694272 6.67357 26.2696 33.6788 33.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 0.000512 1024 480 2760 28800 2.34291 1.66186 120.388 52.4239 176.918 177.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 0.000256 1024 350 520 63648 4.63136 3.42835 52.8272 104.982 165.971 166.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 0.000512 1024 102 680 10944 3.79098 1.64589 12.2048 52.0483 69.8156 69.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.001024 512 50 80 19008 0.36304 0.9728 13.2279 14.6056 14.6637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 320 0.000128 2048 80 2000 46080 38.5325 14.3082 196.301 414.93 664.242 664.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 330 0.000512 4096 110 2200 1728 11.3218 6.54112 16.1908 208.079 242.251 242.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 0.000512 1024 170 960 35568 1.66298 27.2035 52.4578 81.3673 81.4221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 0.000128 1024 430 600 133632 11.2 6.82979 85.8685 209.053 313.099 313.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 0.000128 512 250 760 101376 8.41142 3.3873 42.336 102.323 156.647 156.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 0.001024 1024 130 320 16992 0.692224 4.34995 26.1648 31.2512 31.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 0.000512 1024 480 2760 28224 2.33357 1.64454 76.8988 52.1312 133.109 133.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 0.000256 1024 350 520 63360 4.6145 3.41206 34.6186 104.695 147.443 147.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 0.000512 1024 102 680 10368 3.75936 1.61382 7.87965 51.3787 64.76 64.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.001024 512 50 80 18864 0.361664 0.635072 13.1748 14.2132 14.2665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 320 0.000128 2048 80 2000 44928 39.1892 14.3811 168.496 417.867 640.097 640.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 330 0.000512 4096 110 2200 864 11.2886 6.42634 9.4688 205.209 232.512 232.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 0.000512 1024 170 960 35424 1.66298 23.7691 52.3169 77.7918 77.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 0.000128 1024 430 600 133056 11.275 6.8448 75.735 208.972 302.979 303.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 0.000128 512 250 760 96768 8.70314 3.38934 35.8524 102.283 150.412 150.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 0.001024 1024 130 320 16848 0.690112 4.03347 26.0464 30.8137 30.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 0.000512 1024 480 2760 27648 2.32304 1.61408 66.6953 51.4128 122.15 122.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 0.000256 1024 350 520 63072 4.63894 3.41606 30.3333 104.702 143.183 143.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 0.000512 1024 102 680 10368 3.77901 1.60998 7.31549 51.4291 64.2618 64.3734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.001024 512 50 80 18792 0.361696 0.627104 13.1664 14.196 14.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 320 0.000128 2048 80 2000 41472 38.6407 14.2002 139.485 409.183 601.68 601.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 330 0.000512 4096 110 2200 1152 11.2417 6.46979 11.2224 205.793 234.841 234.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 0.000512 1024 170 960 35424 1.668 21.1846 52.4622 75.3586 75.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 0.000128 1024 430 600 131328 11.1633 6.81821 66.3003 207.725 292.153 292.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 0.000128 512 250 760 92160 8.51101 3.3511 30.6458 99.327 142.018 142.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 0.001024 1024 130 320 16704 0.684416 3.39578 25.9778 30.1012 30.1568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 0.000512 1024 480 2760 27648 2.3175 1.62419 59.2081 51.5564 114.808 114.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 0.000256 1024 350 520 62208 4.59014 3.38739 26.886 104.13 139.096 139.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 0.000512 1024 102 680 9216 3.7049 1.5647 5.74998 50.0208 61.1677 61.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.001024 512 50 80 18720 0.36064 0.4984 13.176 14.0754 14.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 0.000128 2048 80 2000 47360 38.9083 14.3664 289.414 419.285 762.133 762.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 330 0.000512 4096 110 2200 1920 11.3351 6.5479 25.7115 208.286 251.997 252.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 0.000512 1024 170 960 35680 1.66643 39.1068 52.486 93.3019 93.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 0.000128 1024 430 600 134400 11.2364 6.84237 124.605 209.682 352.511 352.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 0.000128 512 250 760 104960 8.55795 3.42221 62.8872 104.948 179.995 180.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 0.001024 1024 130 320 17120 0.69024 6.4471 26.2338 33.4134 33.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 0.000512 1024 480 2760 28480 2.33165 1.64637 111.75 52.1826 168.011 168.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 0.000256 1024 350 520 63360 4.608 3.40992 49.3288 104.539 161.987 162.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 0.000512 1024 102 680 10880 3.7616 1.63005 11.5668 51.7663 68.8531 68.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.001024 512 50 80 18960 0.362208 0.899072 13.1902 14.4952 14.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 320 0.000128 2048 80 2000 43520 38.6778 14.3051 180.107 412.951 646.203 646.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 330 0.000512 4096 110 2200 1280 11.2948 6.52864 13.1101 207.17 238.218 238.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 0.000512 1024 170 960 35520 1.66285 26.5585 52.4206 80.6854 80.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 0.000128 1024 430 600 133120 11.1538 6.82598 84.1937 208.234 310.553 310.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 0.000128 512 250 760 102400 8.47466 3.39814 42.3553 103.369 157.779 157.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 0.001024 1024 130 320 16960 0.689984 4.35562 26.1537 31.2406 31.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 0.000512 1024 480 2760 28160 2.32176 1.64157 75.2328 51.9022 131.195 131.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 0.000256 1024 350 520 62720 4.59005 3.38992 33.3374 104.298 145.716 145.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 0.000512 1024 102 680 10240 3.80285 1.6415 7.4697 51.9168 64.9551 65.0629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.001024 512 50 80 18880 0.363264 0.692576 13.2017 14.301 14.3591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 320 0.000128 2048 80 2000 42240 38.9987 14.2805 147.048 412.778 613.27 613.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 330 0.000512 4096 110 2200 960 11.3781 6.5247 9.87034 207.468 235.356 235.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 0.000512 1024 170 960 35520 1.66554 22.2147 52.4739 76.3975 76.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 0.000128 1024 430 600 132480 11.246 6.8391 70.4498 209.003 297.682 297.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 0.000128 512 250 760 99840 8.62074 3.40563 34.6736 103.316 150.197 150.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 0.001024 1024 130 320 16800 0.686976 3.79699 26.0132 30.5398 30.5966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 0.000512 1024 480 2760 27840 2.33773 1.64243 62.2532 51.9573 118.293 118.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 0.000256 1024 350 520 63360 4.6233 3.41411 28.0842 104.737 140.957 141.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 0.000512 1024 102 680 9600 3.83942 1.64237 6.26608 51.9709 63.8443 63.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.001024 512 50 80 18720 0.360448 0.657408 13.1328 14.1929 14.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 320 0.000128 2048 80 2000 40960 39.1978 14.4548 140.636 413.339 607.791 607.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 330 0.000512 4096 110 2200 1280 11.3681 6.54746 12.0426 208.08 238.16 238.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 0.000512 1024 170 960 35200 1.64794 21.3652 52.1974 75.2532 75.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 0.000128 1024 430 600 130560 11.1562 6.79936 67.3724 206.713 292.191 292.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 0.000128 512 250 760 102400 8.48547 3.39478 34.446 103.465 149.976 150.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 0.001024 1024 130 320 16640 0.683584 3.7153 25.934 30.3748 30.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 0.000512 1024 480 2760 28160 2.33728 1.64864 60.8544 52.1135 117.054 117.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 0.000256 1024 350 520 61440 4.57955 3.37286 26.3951 103.641 138.089 138.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 0.000512 1024 102 680 10240 3.82477 1.64864 6.26198 52.1265 63.9886 64.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.001024 512 50 80 18560 0.3584 0.550912 13.0934 14.0442 14.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 320 0.000128 2048 80 2000 46080 38.7272 14.4049 263.763 416.909 733.972 734.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 330 0.000512 4096 110 2200 1920 11.3498 6.59251 25.252 208.878 252.19 252.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 0.000512 1024 170 960 35616 1.66336 36.6817 52.4685 90.8576 90.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 0.000128 1024 430 600 133632 11.2388 6.83203 115.864 209.528 343.611 343.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 0.000128 512 250 760 101376 8.51603 3.39558 57.0484 103.323 172.466 172.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 0.001024 1024 130 320 17088 0.69152 5.89619 26.234 32.8657 32.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 0.000512 1024 480 2760 28800 2.3305 1.66314 105.713 52.3321 162.141 162.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 0.000256 1024 350 520 63744 4.60314 3.41232 46.7012 104.899 159.718 159.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 0.000512 1024 102 680 10752 3.77203 1.63539 10.7531 51.8328 68.1205 68.2297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.001024 512 50 80 18912 0.360928 0.868352 13.1788 14.4524 14.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 320 0.000128 2048 80 2000 43008 38.8371 14.3084 175.226 413.108 641.646 641.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 330 0.000512 4096 110 2200 1536 11.2941 6.53104 15.0561 207.338 240.338 240.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 0.000512 1024 170 960 35520 1.66093 26.1468 52.4585 80.3092 80.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 0.000128 1024 430 600 132096 11.2335 6.8288 82.5209 208.629 309.363 309.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 0.000128 512 250 760 98304 8.70192 3.3976 39.9109 103.395 155.587 155.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 0.001024 1024 130 320 16896 0.689408 4.35334 26.1049 31.1902 31.2466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 0.000512 1024 480 2760 28416 2.32243 1.64608 74.8222 51.9497 130.84 130.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 0.000256 1024 350 520 62976 4.60378 3.40442 33.1489 104.51 145.766 145.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 0.000512 1024 102 680 10752 3.78643 1.6392 7.95562 51.9589 65.4661 65.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.001024 512 50 80 18816 0.360608 0.618496 13.1753 14.1969 14.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 320 0.000128 2048 80 2000 41472 38.6601 14.2549 142.032 409.145 604.25 604.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 330 0.000512 4096 110 2200 1152 11.2491 6.46032 11.1409 205.765 234.73 234.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 0.000512 1024 170 960 35424 1.66195 21.4827 52.4574 75.6415 75.6985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 0.000128 1024 430 600 131328 11.1761 6.81779 67.7562 207.698 293.59 293.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 0.000128 512 250 760 92160 8.50285 3.34803 31.068 99.3169 142.421 142.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 0.001024 1024 130 320 16704 0.6872 3.44467 25.9715 30.1461 30.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 0.000512 1024 480 2760 27648 2.31997 1.62736 60.1776 51.5522 115.774 115.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 0.000256 1024 350 520 62208 4.59082 3.38534 27.3468 104.112 139.53 139.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 0.000512 1024 102 680 9216 3.70515 1.56256 5.87382 50.0178 61.283 61.3941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.001024 512 50 80 18720 0.359168 0.503808 13.1748 14.0807 14.1379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 320 0.000128 2048 80 2000 43008 38.9142 14.3874 138.098 413.228 604.79 604.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 330 0.000512 4096 110 2200 1536 11.3773 6.56598 14.2673 208.282 240.609 240.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 0.000512 1024 170 960 35328 1.66694 20.4085 52.4885 74.6073 74.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 0.000128 1024 430 600 129024 11.2041 6.81155 63.106 206.652 287.919 288.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 0.000128 512 250 760 86016 8.87613 3.35258 27.2997 99.3154 139.026 139.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 0.001024 1024 130 320 16512 0.681984 3.58605 25.8247 30.1344 30.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 0.000512 1024 480 2760 27648 2.34954 1.65133 57.2572 52.1583 113.514 113.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 0.000256 1024 350 520 61440 4.58291 3.37187 25.8772 103.652 137.583 137.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 0.000512 1024 102 680 9216 3.71654 1.56899 5.97546 50.1192 61.5012 61.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.001024 512 50 80 18432 0.35856 0.630688 13.0364 14.0706 14.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 320 0.000128 2048 80 2000 46400 38.9308 14.4589 275.04 417.092 745.688 745.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 330 0.000512 4096 110 2200 2000 11.4082 6.58272 27.0228 208.984 254.117 254.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 0.000512 1024 170 960 35600 1.66502 38.103 52.4471 92.2602 92.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 0.000128 1024 430 600 133600 11.3134 6.84627 120.834 209.659 348.799 348.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 0.000128 512 250 760 102400 8.49866 3.40688 60.243 103.331 175.66 175.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 0.001024 1024 130 320 17100 0.692224 6.30832 26.2532 33.2964 33.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 0.000512 1024 480 2760 28800 2.34435 1.6609 110.143 52.358 166.605 166.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 0.000256 1024 350 520 63600 4.63264 3.42016 48.6961 105.036 161.886 161.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 0.000512 1024 102 680 10400 3.81126 1.63232 10.6539 51.8348 68.0594 68.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.001024 512 50 80 18900 0.361792 0.924064 13.1729 14.5021 14.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 320 0.000128 2048 80 2000 44800 38.6187 14.4548 182.855 413.068 649.159 649.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 330 0.000512 4096 110 2200 1600 11.3298 6.52304 15.9398 207.381 241.294 241.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 0.000512 1024 170 960 35400 1.66093 25.9852 52.3083 79.9956 80.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 0.000128 1024 430 600 132800 11.2682 6.84224 82.4486 208.722 309.429 309.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 0.000128 512 250 760 102400 8.49549 3.40128 41.4213 103.398 156.899 157.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 0.001024 1024 130 320 17000 0.692224 4.14298 26.2553 31.1334 31.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 0.000512 1024 480 2760 28000 2.33907 1.64454 73.4461 51.9564 129.485 129.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 0.000256 1024 350 520 63200 4.62275 3.41712 33.0427 104.563 145.742 145.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 0.000512 1024 102 680 9600 3.84672 1.6425 7.26861 51.9663 64.8487 64.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.001024 512 50 80 18800 0.36176 0.633472 13.1704 14.2051 14.2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 320 0.000128 2048 80 2000 43200 39.0123 14.3647 153.314 416.915 623.78 623.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 330 0.000512 4096 110 2200 1200 11.4167 6.53475 12.1884 209.764 240.021 240.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 0.000512 1024 170 960 35400 1.66477 22.256 52.8991 76.863 76.9195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 0.000128 1024 430 600 129600 11.2482 6.82358 69.756 208.499 296.477 296.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 0.000128 512 250 760 96000 8.86262 3.40483 33.5851 104.352 150.387 150.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 0.001024 1024 130 320 16800 0.689664 3.71568 26.3428 30.7913 30.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 0.000512 1024 480 2760 27600 2.3577 1.64486 62.4679 52.5389 119.109 119.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 0.000256 1024 350 520 62400 4.58941 3.38502 28.6276 104.518 141.22 141.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 0.000512 1024 102 680 9600 3.87018 1.64707 6.30794 52.5508 64.4994 64.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.001024 512 50 80 18600 0.359424 0.552352 13.2183 14.1728 14.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 320 0.000128 2048 80 2000 44800 38.6254 14.2944 145.932 413.608 612.626 612.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 330 0.000512 4096 110 2200 1600 11.3641 6.55872 15.0896 208.527 241.659 241.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 0.000512 1024 170 960 35200 1.66182 20.8559 52.3112 74.8697 74.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 0.000128 1024 430 600 131200 11.1446 6.8055 65.2965 206.846 290.237 290.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 0.000128 512 250 760 102400 8.50598 3.39709 33.2179 103.527 148.833 148.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 0.001024 1024 130 320 16800 0.690112 3.32246 26.2553 30.3099 30.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 0.000512 1024 480 2760 27200 2.3609 1.64454 57.3146 52.2263 113.65 113.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 0.000256 1024 350 520 62400 4.58314 3.3777 26.2638 103.761 138.085 138.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 0.000512 1024 102 680 9600 3.86032 1.65274 6.38906 52.2354 64.262 64.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.001024 512 50 80 18400 0.356832 0.667168 13.0365 14.1039 14.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 0.000128 2048 80 2016 48128 38.6549 14.4282 236.17 419.352 708.773 708.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 330 0.000512 4096 110 2208 1536 11.4047 6.6089 16.7981 209.148 244.077 244.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 0.000512 1024 170 960 35744 1.67046 31.2792 52.531 85.523 85.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1770 0.000128 1024 430 624 135168 11.1739 6.83008 104.578 209.71 332.438 332.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 0.000128 512 250 768 105472 8.46682 3.40992 50.3998 104.62 167.085 167.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 0.001024 1024 130 288 17440 0.694048 4.7383 26.3066 31.7812 31.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1320 0.000512 1024 480 2784 28672 2.33658 1.66502 90.2319 52.4017 146.737 146.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1340 0.000256 1024 350 528 62720 4.64195 3.41798 72.0253 104.951 185.14 185.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 0.000512 1024 102 672 11776 3.77357 1.66445 10.4601 52.4139 68.438 68.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.001024 512 50 48 19232 0.36464 0.47072 13.2268 14.1047 14.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 0.000128 2048 80 2016 47104 38.7182 14.3483 149.247 417.719 620.198 620.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 330 0.000512 4096 110 2208 1536 11.4422 6.62269 27.3988 209.262 254.843 254.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 0.000512 1024 170 960 35712 1.67117 20.4534 52.4902 74.6565 74.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1770 0.000128 1024 430 624 135168 11.2087 6.85312 69.7864 209.583 297.563 297.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 850 0.000128 512 250 768 104448 8.5432 3.41187 32.436 104.555 149.135 149.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1030 0.001024 1024 130 288 17408 0.694464 8.40842 26.2871 35.4309 35.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1320 0.000512 1024 480 2784 28672 2.34262 1.67066 58.8778 52.4021 115.393 115.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1340 0.000256 1024 350 528 62464 4.63277 3.40941 71.2802 104.562 183.988 184.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 380 0.000512 1024 102 672 11776 3.78157 1.66912 7.5841 52.4228 65.5843 65.6835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 0.001024 512 50 48 19200 0.365664 0.336576 13.2178 13.9624 14.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 320 0.000128 2048 80 2016 46080 38.7304 14.3232 121.437 416.415 591.068 591.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 330 0.000512 4096 110 2208 1152 11.42 6.58451 20.2242 208.726 247.074 247.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1330 0.000512 1024 170 960 35616 1.66298 16.7301 52.3998 70.8349 70.8919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1770 0.000128 1024 430 624 134400 11.2211 6.85405 152.151 209.278 379.639 379.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 850 0.000128 512 250 768 101376 8.52621 3.39984 26.2349 103.323 141.67 141.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1030 0.001024 1024 130 288 17376 0.69104 8.40909 26.2826 35.4264 35.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1320 0.000512 1024 480 2784 28416 2.34006 1.6624 48.3312 52.2762 104.711 104.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1340 0.000256 1024 350 528 62592 4.63117 3.40976 71.5862 104.77 184.498 184.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 380 0.000512 1024 102 672 10752 3.77658 1.63792 6.18378 51.7701 63.5136 63.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1940 0.001024 512 50 48 19104 0.362496 0.269664 13.1724 13.8473 13.9039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 0.000128 2048 80 2016 48000 38.8408 14.4568 227.144 419.509 700.122 700.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 330 0.000512 4096 110 2208 1600 11.4423 6.59456 16.724 209.099 243.972 244.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 0.000512 1024 170 960 35720 1.67264 29.9645 52.5271 84.2068 84.2631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 0.000128 1024 430 624 135040 11.2412 7.0095 99.3879 209.8 327.589 327.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 0.000128 512 250 768 106240 8.51565 3.42016 49.0399 105.009 166.174 166.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 0.001024 1024 130 288 17440 0.695008 4.50378 26.3295 31.5722 31.6297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1320 0.000512 1024 480 2784 28640 2.34307 1.66157 87.5058 52.3885 144.001 144.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 0.000256 1024 350 528 62720 4.65226 3.42835 38.6091 104.997 151.789 151.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 0.000512 1024 102 672 11520 3.77574 1.64406 9.4192 52.1812 67.1487 67.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.001024 512 50 48 19200 0.362624 0.468736 13.2232 14.0977 14.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 320 0.000128 2048 80 2016 47360 38.8667 14.3824 148.089 419.63 621.129 621.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 330 0.000512 4096 110 2208 1280 11.4043 6.55568 9.51283 208.55 236.138 236.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 0.000512 1024 170 960 35680 1.67229 19.9865 52.527 74.2289 74.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 0.000128 1024 430 624 135040 11.2261 6.84323 65.7268 209.857 293.8 293.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 0.000128 512 250 768 104960 8.5703 3.41504 32.0782 105.029 149.279 149.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 0.001024 1024 130 288 17360 0.692128 3.06957 26.2741 30.0753 30.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1320 0.000512 1024 480 2784 28480 2.33123 1.6481 57.5175 52.2238 113.82 113.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1340 0.000256 1024 350 528 62400 4.63526 3.4041 65.6442 104.619 178.402 178.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 0.000512 1024 102 672 10880 3.76387 1.62915 6.54576 51.8115 63.8786 63.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.001024 512 50 48 19120 0.364032 0.324384 13.1906 13.9194 13.9745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 320 0.000128 2048 80 2016 46080 38.968 14.4749 117.26 418.005 588.871 589.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 330 0.000512 4096 110 2208 1440 11.4895 6.60918 9.25626 209.61 237.081 237.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 0.000512 1024 170 960 35640 1.66707 16.2304 52.5249 70.4636 70.5209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1770 0.000128 1024 430 624 134400 11.2125 6.84701 55.4362 209.107 282.75 282.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 0.000128 512 250 768 103680 8.42771 3.39968 26.2737 103.341 141.621 141.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 0.001024 1024 130 288 17280 0.688928 2.4535 26.2246 29.411 29.4689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1320 0.000512 1024 480 2784 28320 2.35482 1.66298 46.435 52.4894 103.041 103.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1340 0.000256 1024 350 528 62400 4.66106 3.41798 65.9843 104.669 178.832 178.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 0.000512 1024 102 672 10560 3.79715 1.63654 5.69158 51.8601 63.114 63.2279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.001024 512 50 48 19080 0.362496 0.309664 13.1867 13.9006 13.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 0.000128 2048 80 2016 47616 38.7737 14.3872 315.32 418.401 787.049 787.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 330 0.000512 4096 110 2208 1536 11.4651 6.61523 22.1891 209.425 249.814 249.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 0.000512 1024 170 960 35712 1.66502 42.782 52.4749 96.963 97.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 0.000128 1024 430 624 134784 11.1964 6.87229 140.482 209.306 368.005 368.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 0.000128 512 250 768 104448 8.48717 3.40918 66.6718 104.209 182.964 183.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 0.001024 1024 130 288 17424 0.692224 6.42042 26.289 33.4428 33.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 0.000512 1024 480 2784 28800 2.34467 1.66813 124.736 52.4732 181.325 181.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 0.000256 1024 350 528 62592 4.63258 3.4144 54.4368 104.728 167.316 167.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 0.000512 1024 102 672 11520 3.76934 1.65312 13.093 52.222 70.8673 70.9774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.001024 512 50 48 19200 0.360544 0.604736 13.21 14.2181 14.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 320 0.000128 2048 80 2016 46080 38.7233 14.38 192.983 416.886 663.137 663.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 330 0.000512 4096 110 2208 1152 11.4226 6.58819 11.5386 208.825 238.492 238.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 0.000512 1024 170 960 35616 1.66464 26.8595 52.4498 81.0174 81.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 0.000128 1024 430 624 134400 11.2089 6.83581 87.8078 209.474 315.47 315.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 0.000128 512 250 768 101376 8.51306 3.39718 42.1277 103.307 157.526 157.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 0.001024 1024 130 288 17376 0.691168 3.91987 26.3073 30.9609 31.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 0.000512 1024 480 2784 28416 2.33654 1.66774 77.1671 52.3147 133.584 133.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 0.000256 1024 350 528 62592 4.62141 3.40992 34.2254 104.87 147.224 147.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 0.000512 1024 102 672 10752 3.77366 1.63622 8.08288 51.8168 65.4339 65.5381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.001024 512 50 48 19104 0.36096 0.384672 13.1871 13.9745 14.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 320 0.000128 2048 80 2016 46080 38.5414 14.3911 155.47 414.862 623.429 623.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 330 0.000512 4096 110 2208 1152 11.3858 6.54566 10.3499 208.193 236.59 236.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 0.000512 1024 170 960 35568 1.66406 21.4364 52.4455 75.5863 75.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 0.000128 1024 430 624 133632 11.2021 7.1351 70.5987 209.013 298.095 298.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 0.000128 512 250 768 101376 8.41389 3.38714 34.2733 102.291 148.544 148.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 0.001024 1024 130 288 17280 0.690176 3.22451 26.2428 30.2 30.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1320 0.000512 1024 480 2784 28224 2.33261 1.64538 61.615 52.1213 117.816 117.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 0.000256 1024 350 528 62208 4.6353 3.41139 27.3406 104.673 140.161 140.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 0.000512 1024 102 672 10368 3.75971 1.61347 6.23984 51.362 63.1014 63.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.001024 512 50 48 19008 0.360224 0.3104 13.1517 13.8629 13.9203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 320 0.000128 2048 80 2016 43008 38.87 14.3217 122.988 412.603 588.943 589.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 330 0.000512 4096 110 2208 768 11.3741 6.53139 6.57302 207.195 231.793 231.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 0.000512 1024 170 960 35520 1.66477 18.2278 52.4041 72.3388 72.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 0.000128 1024 430 624 133632 11.1868 6.8248 59.6626 208.467 286.287 286.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 0.000128 512 250 768 98304 8.70189 3.39558 28.2075 103.271 143.762 143.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 0.001024 1024 130 288 17280 0.690176 2.6585 26.294 29.6843 29.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1320 0.000512 1024 480 2784 27648 2.34054 1.64509 51.1731 51.891 107.151 107.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1340 0.000256 1024 350 528 62208 4.61901 3.40611 89.7926 104.395 202.314 202.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 0.000512 1024 102 672 10752 3.78573 1.6447 6.99277 51.9018 64.4577 64.5641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.001024 512 50 48 19008 0.360896 0.34816 13.1729 13.9254 13.9817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 0.000128 2048 80 2016 47488 38.8771 14.3863 291.382 418.863 763.68 763.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 330 0.000512 4096 110 2208 1568 11.4938 6.61184 20.906 209.691 248.821 248.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 0.000512 1024 170 960 35672 1.66912 39.6595 52.4841 93.8544 93.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 0.000128 1024 430 624 134848 11.2279 6.84544 130.542 209.476 358.239 358.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 0.000128 512 250 768 105728 8.51987 3.41872 63.1748 104.847 180.142 180.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 0.001024 1024 130 288 17416 0.69216 5.91312 26.3166 32.9636 33.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 0.000512 1024 480 2784 28672 2.35056 1.66864 114.811 52.5368 171.47 171.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 0.000256 1024 350 528 62496 4.64109 3.41606 50.7921 104.916 163.864 163.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 0.000512 1024 102 672 11648 3.80326 1.6663 12.2995 52.5463 70.439 70.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.001024 512 50 48 19208 0.362624 0.648384 13.2315 14.2836 14.3401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 320 0.000128 2048 80 2016 46592 38.906 14.4077 180.724 418.617 652.82 652.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 330 0.000512 4096 110 2208 896 11.3802 6.52624 9.54058 207.398 234.964 235.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 0.000512 1024 170 960 35616 1.66912 24.9692 52.4345 79.1162 79.1719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 0.000128 1024 430 624 134400 11.2174 6.91923 82.5456 209.35 310.179 310.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 0.000128 512 250 768 103936 8.42909 3.40173 41.035 103.586 156.639 156.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 0.001024 1024 130 288 17360 0.691712 3.76426 26.2922 30.791 30.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 0.000512 1024 480 2784 28224 2.3271 1.6425 71.5132 51.9617 127.544 127.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 0.000256 1024 350 528 62272 4.63942 3.41402 32.285 104.821 145.26 145.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 0.000512 1024 102 672 10752 3.78614 1.6448 7.51187 51.9731 65.0426 65.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.001024 512 50 48 19152 0.36128 0.4152 13.2203 14.0397 14.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 320 0.000128 2048 80 2016 45696 39.1883 14.3892 145.352 419.171 618.263 618.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 330 0.000512 4096 110 2208 672 11.3962 6.49581 6.44538 206.782 231.239 231.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 0.000512 1024 170 960 35448 1.66272 20.3932 52.3333 74.4308 74.4878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 0.000128 1024 430 624 134400 11.2538 6.84237 67.2413 209.624 295.109 295.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 0.000128 512 250 768 102144 8.72723 3.41795 32.6882 104.917 149.934 150.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 0.001024 1024 130 288 17304 0.69056 3.25427 26.3169 30.3031 30.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 0.000512 1024 480 2784 27552 2.33702 1.6343 56.9365 51.7816 112.788 112.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 0.000256 1024 350 528 62496 4.65165 3.4263 26.5341 104.994 139.706 139.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 0.000512 1024 102 672 9408 3.77197 1.58746 5.84691 50.894 62.225 62.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.001024 512 50 48 18984 0.360448 0.34032 13.1519 13.8954 13.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 320 0.000128 2048 80 2016 43008 38.9473 14.3849 124.31 414.181 591.991 592.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 330 0.000512 4096 110 2208 896 11.3978 6.5577 7.72368 208.111 233.909 233.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 0.000512 1024 170 960 35392 1.65507 18.2865 52.2913 72.2746 72.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 0.000128 1024 430 624 134400 11.2115 6.8367 61.2252 209.531 288.955 289.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 0.000128 512 250 768 100352 8.30797 3.37027 28.9616 101.268 142.093 142.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 0.001024 1024 130 288 17248 0.693248 2.76237 26.2993 29.7986 29.8574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 0.000512 1024 480 2784 27776 2.34582 1.65069 51.6808 52.1179 107.893 107.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 0.000256 1024 350 528 60928 4.60154 3.38029 23.0939 103.786 134.962 135.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 0.000512 1024 102 672 8960 3.78445 1.59395 5.08646 50.9254 61.5212 61.6277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.001024 512 50 48 19040 0.360288 0.401408 13.2267 14.0324 14.0902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 0.000128 2048 80 2016 47104 38.7432 14.3695 278.326 418.109 749.709 749.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 330 0.000512 4096 110 2208 1536 11.4368 6.62237 20.9368 209.338 248.451 248.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 0.000512 1024 170 960 35712 1.67264 38.1334 52.5358 92.3835 92.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 0.000128 1024 430 624 135168 11.1871 6.82627 126.054 209.776 353.989 354.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 0.000128 512 250 768 104448 8.54365 3.40675 60.8631 104.651 177.644 177.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 0.001024 1024 130 288 17408 0.692224 5.59834 26.3145 32.6456 32.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 0.000512 1024 480 2784 28672 2.3392 1.6704 107.946 52.449 164.506 164.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 0.000256 1024 350 528 62464 4.62742 3.40643 48.7724 104.663 161.568 161.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 0.000512 1024 102 672 11776 3.77866 1.66742 12.0669 52.4593 70.0998 70.2134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.001024 512 50 48 19200 0.362496 0.589824 13.2268 14.2243 14.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 320 0.000128 2048 80 2016 47104 38.7412 14.3551 181.014 418.325 652.602 652.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 330 0.000512 4096 110 2208 1536 11.4714 6.6255 14.2837 209.718 242.217 242.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 0.000512 1024 170 960 35584 1.6647 24.5707 52.4554 78.7339 78.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 0.000128 1024 430 624 134144 11.201 6.83299 81.396 209.204 308.78 308.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 0.000128 512 250 768 102400 8.65648 3.40995 38.9696 104.715 155.933 156.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 0.001024 1024 130 288 17280 0.690432 3.63725 26.2248 30.5975 30.6541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 0.000512 1024 480 2784 28672 2.34906 1.67117 68.9565 52.5455 125.622 125.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 0.000256 1024 350 528 62464 4.62438 3.40992 31.7079 104.758 144.603 144.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 0.000512 1024 102 672 11264 3.81414 1.67187 7.82442 52.5516 65.9886 66.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.001024 512 50 48 19072 0.362496 0.45056 13.1869 14.0429 14.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 320 0.000128 2048 80 2016 43008 38.8772 14.2884 138.286 412.964 604.584 604.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 330 0.000512 4096 110 2208 768 11.3783 6.52957 7.36016 207.285 232.669 232.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 0.000512 1024 170 960 35520 1.6624 20.3551 52.451 74.5119 74.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 0.000128 1024 430 624 133632 11.195 6.82803 67.8263 208.578 294.571 294.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 0.000128 512 250 768 98304 8.69933 3.39914 30.9996 103.368 146.649 146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 0.001024 1024 130 288 17280 0.691904 3.04742 26.3073 30.0895 30.1464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 0.000512 1024 480 2784 27648 2.33469 1.64218 53.7823 51.9352 109.796 109.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 0.000256 1024 350 528 62208 4.61722 3.40707 26.6161 104.486 139.227 139.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 0.000512 1024 102 672 10752 3.78112 1.64864 6.6609 51.9534 64.1696 64.2786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.001024 512 50 48 19008 0.361664 0.384736 13.1838 13.9704 14.0283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 320 0.000128 2048 80 2016 45056 39.0824 14.4334 128.619 418.791 601.095 601.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 330 0.000512 4096 110 2208 0 6.428 0.006144 204.98 211.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 0.000512 1024 170 960 35328 8.08339 17.8094 257.271 283.294 71.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 0.000128 1024 430 624 133120 11.2512 6.82826 59.6615 209.391 287.264 287.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 0.000128 512 250 768 98304 8.91642 3.41402 27.3296 104.806 144.651 144.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 0.001024 1024 130 288 17152 0.689632 2.67878 26.2349 29.6479 29.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 0.000512 1024 480 2784 27648 2.30957 1.61997 48.3715 51.3448 103.744 103.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 0.000256 1024 350 528 62464 4.63098 3.41008 23.5823 104.942 136.666 136.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 0.000512 1024 102 672 8192 3.74989 1.56266 4.8079 49.9789 60.2262 60.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.001024 512 50 48 18944 0.360224 0.436224 13.1873 14.0277 14.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 320 0.000128 2048 80 2016 47232 38.8408 14.4036 275.003 417.54 745.954 746.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 330 0.000512 4096 110 2208 1440 11.4733 6.60394 18.3452 209.075 245.612 245.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 0.000512 1024 170 960 35640 1.66438 37.177 52.415 91.2975 91.3531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 0.000128 1024 430 624 134784 11.2414 6.8465 121.728 209.56 349.518 349.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 0.000128 512 250 768 103680 8.48282 3.40973 59.7282 103.726 175.529 175.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 0.001024 1024 130 288 17352 0.6928 5.61741 26.2267 32.5803 32.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 0.000512 1024 480 2784 28512 2.34829 1.66346 107.196 52.3815 163.69 163.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 0.000256 1024 350 528 62496 4.65155 3.4239 47.3604 104.894 160.432 160.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 0.000512 1024 102 672 10944 3.79354 1.64419 11.3295 52.0086 68.9006 69.0067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.001024 512 50 48 19152 0.362496 0.539232 13.1918 14.1358 14.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 320 0.000128 2048 80 2016 46080 38.5315 14.3639 188.568 414.54 656.174 656.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 330 0.000512 4096 110 2208 1152 11.3825 6.54256 12.3819 207.859 238.282 238.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 0.000512 1024 170 960 35568 1.66298 25.9318 52.401 80.0375 80.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 0.000128 1024 430 624 133632 11.2108 6.83421 85.0252 208.827 312.045 312.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 0.000128 512 250 768 101376 8.41542 3.38534 40.7066 102.21 154.9 155.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 0.001024 1024 130 288 17280 0.690176 3.92806 26.2227 30.8828 30.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 0.000512 1024 480 2784 28224 2.3329 1.64787 74.5163 52.0785 130.674 130.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 0.000256 1024 350 528 62208 4.62899 3.41072 33.0762 104.579 145.796 145.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 0.000512 1024 102 672 10368 3.75968 1.61613 7.5775 51.3203 64.3993 64.5072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.001024 512 50 48 19008 0.36064 0.386656 13.1402 13.9275 13.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 320 0.000128 2048 80 2016 44928 39.1768 14.4594 155.417 417.796 627.02 627.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 330 0.000512 4096 110 2208 0 6.43277 0.004192 205.306 211.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 0.000512 1024 170 960 35424 8.09418 22.0954 257.614 287.94 76.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 0.000128 1024 430 624 133056 11.2744 6.84237 71.7165 208.942 298.908 299.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 0.000128 512 250 768 96768 8.70099 3.38288 33.2176 102.259 147.748 147.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 0.001024 1024 130 288 17064 0.688608 3.17446 26.029 29.9371 29.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 0.000512 1024 480 2784 27648 2.32144 1.61162 62.1938 51.4073 117.637 117.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 0.000256 1024 350 528 62208 4.64566 3.41744 28.3249 104.755 141.245 141.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 0.000512 1024 102 672 10368 3.78397 1.61187 6.69706 51.4171 63.6372 63.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.001024 512 50 48 19008 0.363072 0.432256 13.1912 14.0298 14.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 320 0.000128 2048 80 2016 41472 38.6472 14.2396 143.565 409.14 605.753 605.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 330 0.000512 4096 110 2208 0 6.46499 0.005888 205.829 212.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 0.000512 1024 170 960 35424 8.13002 22.1798 258.283 288.713 76.3884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 0.000128 1024 430 624 131328 11.1739 6.81779 70.6242 207.7 296.445 296.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 0.000128 512 250 768 92160 8.5089 3.35053 31.558 99.3177 142.914 143.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 0.001024 1024 130 288 16992 0.684352 3.58128 26.0598 30.3675 30.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 0.000512 1024 480 2784 27648 2.31834 1.6272 61.5162 51.5511 117.109 117.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 0.000256 1024 350 528 61056 4.6112 3.38272 28.088 104.118 140.301 140.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 0.000512 1024 102 672 9216 3.70115 1.56058 6.18845 50.0171 61.5981 61.7035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.001024 512 50 48 18720 0.358592 0.319744 13.0991 13.8214 13.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 320 0.000128 2048 80 2016 47360 38.8956 14.3951 272.705 419.223 745.383 745.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 330 0.000512 4096 110 2208 1280 11.408 6.55955 16.7582 208.252 243.095 243.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 0.000512 1024 170 960 35680 1.66912 36.8005 52.482 90.9932 91.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 0.000128 1024 430 624 135040 11.2132 6.84144 120.699 209.648 348.547 348.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 0.000128 512 250 768 104960 8.56931 3.41811 59.4187 104.926 176.515 176.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 0.001024 1024 130 288 17360 0.691776 5.57398 26.2502 32.5584 32.6144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 0.000512 1024 480 2784 28480 2.33462 1.64842 105.899 52.1727 162.16 162.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 0.000256 1024 350 528 62400 4.6255 3.4096 46.8374 104.522 159.496 159.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 0.000512 1024 102 672 10880 3.76704 1.63264 10.487 51.7585 67.7711 67.8824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.001024 512 50 48 19120 0.362688 0.575744 13.1742 14.1546 14.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 320 0.000128 2048 80 2016 43520 38.6827 14.3061 179.23 412.953 645.336 645.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 330 0.000512 4096 110 2208 640 11.3659 6.52579 7.70739 207.165 232.882 232.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 0.000512 1024 170 960 35520 1.6649 26.396 52.4221 80.5266 80.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 0.000128 1024 430 624 133120 11.1642 6.81782 86.4537 208.233 312.817 312.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 0.000128 512 250 768 102400 8.4695 3.39952 42.1368 103.37 157.556 157.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 0.001024 1024 130 288 17280 0.690368 4.03443 26.2808 31.0512 31.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 0.000512 1024 480 2784 28160 2.32179 1.644 75.4524 51.9032 131.423 131.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 0.000256 1024 350 528 62080 4.60998 3.39766 33.6694 104.293 146.071 146.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 0.000512 1024 102 672 10240 3.7985 1.64074 7.84035 51.9146 65.3239 65.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.001024 512 50 48 19040 0.360384 0.417792 13.1879 14.0117 14.0718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 320 0.000128 2048 80 2016 42240 39.0022 14.2894 146.329 412.723 612.508 612.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 330 0.000512 4096 110 2208 960 11.3817 6.52669 9.67194 207.433 235.13 235.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 0.000512 1024 170 960 35520 1.66685 21.7947 52.4687 75.9726 76.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 0.000128 1024 430 624 134400 11.1676 6.83843 72.1856 208.98 299.323 299.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 0.000128 512 250 768 99840 8.62826 3.4056 34.0058 103.307 149.533 149.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 0.001024 1024 130 288 17040 0.684576 3.48979 26.0263 30.2444 30.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 0.000512 1024 480 2784 27840 2.33811 1.64454 61.6374 51.9552 117.675 117.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 0.000256 1024 350 528 62400 4.63462 3.41456 28.0407 104.727 140.918 141.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 0.000512 1024 102 672 9600 3.83786 1.64272 6.45482 51.9672 64.029 64.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.001024 512 50 48 18960 0.360448 0.464384 13.1791 14.0459 14.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 320 0.000128 2048 80 2016 40960 39.1803 14.2762 134.43 413.277 601.33 601.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 0.000128 2048 80 2000 44544 39.1882 14.3869 227.687 419.179 700.605 700.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 330 0.000512 4096 110 2200 2304 11.3357 6.60208 24.8503 208.977 251.88 251.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 0.000512 1024 170 950 35776 1.66867 32.1434 52.4859 86.3409 86.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1770 0.000128 1024 430 600 134400 11.2234 6.83491 107.041 209.534 334.783 334.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 0.000128 512 250 750 104448 8.52016 3.4105 51.3992 104.53 168.046 168.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 0.001024 1024 130 300 17344 0.691904 5.03805 26.2683 32.0415 32.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1320 0.000512 1024 480 2800 28544 2.33933 1.66298 94.7313 52.3544 151.19 151.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1340 0.000256 1024 350 500 62592 4.64461 3.41949 69.9151 104.859 182.938 183.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 0.000512 1024 102 700 12288 3.74154 1.66502 11.56 52.3673 69.4604 69.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.001024 512 50 50 19200 0.362496 0.49952 13.2004 14.1038 14.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 320 0.000128 2048 80 2000 44032 39.2213 14.3585 144.27 417.94 615.955 616.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 330 0.000512 4096 110 2200 2304 11.3517 6.61216 16.8283 209.227 244.134 244.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 0.000512 1024 170 950 35712 1.66688 20.6586 52.4556 74.8233 74.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1770 0.000128 1024 430 600 134144 11.248 6.82803 70.1056 209.657 297.987 298.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 850 0.000128 512 250 750 104448 8.53715 3.41261 33.0732 104.589 149.793 149.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1030 0.001024 1024 130 300 17280 0.692064 8.35584 26.2365 35.3266 35.3792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1320 0.000512 1024 480 2800 28416 2.35059 1.66474 60.8069 52.4166 117.335 117.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1340 0.000256 1024 350 500 62208 4.65075 3.40768 69.4932 104.602 182.254 182.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 380 0.000512 1024 102 700 12288 3.74877 1.66762 8.28941 52.4318 66.2608 66.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 0.001024 512 50 50 19136 0.364544 0.370496 13.184 13.9598 14.0165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 320 0.000128 2048 80 2000 43008 39.2001 14.3508 116.297 416.575 586.596 586.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 330 0.000512 4096 110 2200 1920 11.3578 6.59466 32.1609 208.828 259.059 259.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 0.000512 1024 170 950 35712 1.67062 17.0183 52.5046 71.2348 71.2894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1770 0.000128 1024 430 600 133632 11.2599 6.84909 148.065 209.358 375.663 375.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 850 0.000128 512 250 750 101376 8.51699 3.39235 26.9949 103.37 142.46 142.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1030 0.001024 1024 130 300 17280 0.694048 8.40294 26.2776 35.418 35.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1320 0.000512 1024 480 2800 28416 2.3385 1.66317 49.9262 52.2899 106.32 106.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1340 0.000256 1024 350 500 62208 4.64998 3.40582 69.8045 104.812 182.774 182.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 380 0.000512 1024 102 700 11520 3.73149 1.63619 6.73574 51.7934 64.0388 64.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1940 0.001024 512 50 50 19104 0.362496 0.290816 13.1845 13.8798 13.9347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 320 0.000128 2048 80 2000 44800 39.3233 14.382 213.53 419.089 686.49 686.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 330 0.000512 4096 110 2200 2240 11.3679 6.59494 23.0347 208.884 250 250.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 0.000512 1024 170 950 35760 1.67088 29.9956 52.4818 84.1893 84.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 0.000128 1024 430 600 134400 11.2854 6.84003 98.0532 209.591 325.91 326.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 0.000128 512 250 750 104960 8.5839 3.41622 48.3851 104.899 165.471 165.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 0.001024 1024 130 300 17360 0.695328 4.7327 26.4865 31.9568 32.0164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1320 0.000512 1024 480 2800 28480 2.34586 1.66298 88.3702 52.3516 144.832 144.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 0.000256 1024 350 500 62560 4.65059 3.42493 37.6426 104.889 150.709 150.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 0.000512 1024 102 700 12160 3.74669 1.64842 10.21 52.1299 67.8645 67.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.001024 512 50 50 19200 0.363872 0.497664 13.21 14.114 14.1685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 320 0.000128 2048 80 2000 44800 39.2569 14.4032 138.274 419.54 611.64 611.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 330 0.000512 4096 110 2200 1920 11.333 6.55363 12.8594 208.402 239.267 239.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 0.000512 1024 170 950 35680 1.66515 19.3782 52.4695 73.5555 73.6133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 0.000128 1024 430 600 134400 11.2473 6.84477 63.115 209.967 291.318 291.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 0.000128 512 250 750 104960 8.56013 3.42221 31.2952 105.011 148.468 148.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 0.001024 1024 130 300 17280 0.691616 3.13491 26.2729 30.1398 30.1958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1320 0.000512 1024 480 2800 28160 2.33808 1.64659 56.1181 52.2112 112.416 112.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1340 0.000256 1024 350 500 62080 4.64602 3.40582 52.8877 104.677 165.716 165.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 0.000512 1024 102 700 11520 3.72771 1.63021 7.12013 51.8002 64.4061 64.5157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.001024 512 50 50 19120 0.359968 0.332096 13.1925 13.9258 13.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 320 0.000128 2048 80 2000 44160 39.2913 14.4174 113.228 417.607 584.709 584.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 330 0.000512 4096 110 2200 1920 11.4296 6.60253 11.109 209.324 238.583 238.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 0.000512 1024 170 950 35640 1.66586 16.1546 52.5896 70.4531 70.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1770 0.000128 1024 430 600 133440 11.2462 6.86982 54.5471 208.843 281.649 281.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 0.000128 512 250 750 99840 8.64278 3.39968 25.0671 103.241 140.535 140.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 0.001024 1024 130 300 17280 0.690208 2.56685 26.3148 29.615 29.6701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1320 0.000512 1024 480 2800 28320 2.35587 1.66102 47.1877 52.4447 103.75 103.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1340 0.000256 1024 350 500 61920 4.67104 3.41606 62.9273 104.57 175.688 175.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 0.000512 1024 102 700 11520 3.74282 1.63139 6.08272 51.8148 63.4009 63.5187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.001024 512 50 50 19080 0.362304 0.319904 13.1827 13.9072 13.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 320 0.000128 2048 80 2000 40960 39.1076 14.3176 91.6626 412.921 558.175 558.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 330 0.000512 4096 110 2200 1280 11.2874 6.52803 7.9184 207.14 232.987 233.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 0.000512 1024 170 950 35520 1.6632 14.0186 52.3653 68.0894 68.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1770 0.000128 1024 430 600 133120 11.1488 6.82045 47.6876 208.212 274.017 274.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 850 0.000128 512 250 750 102400 8.4695 3.39373 22.318 103.355 137.722 137.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1030 0.001024 1024 130 300 17120 0.685632 7.37933 26.1669 34.2726 34.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1320 0.000512 1024 480 2800 27520 2.33677 1.64256 39.4447 51.9012 95.4235 95.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1340 0.000256 1024 350 500 61440 4.62355 3.39584 60.8851 104.477 173.482 173.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 380 0.000512 1024 102 700 11520 3.73949 1.64118 5.74742 51.9115 63.1683 63.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 0.001024 512 50 50 19040 0.362656 0.25856 13.1912 13.8542 13.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 320 0.000128 2048 80 2000 44544 39.251 14.4097 289.949 418.451 762.225 762.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 330 0.000512 4096 110 2200 2304 11.3843 6.6103 31.4088 209.453 258.972 259.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 0.000512 1024 170 950 35760 1.66912 41.7834 52.4926 95.9882 96.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 0.000128 1024 430 600 134016 11.2322 6.84208 134.942 209.262 362.424 362.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 0.000128 512 250 750 104448 8.48426 3.41158 64.7428 104.411 181.234 181.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 0.001024 1024 130 300 17328 0.692384 6.39181 26.2738 33.4025 33.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 0.000512 1024 480 2800 28608 2.34394 1.66707 122.575 52.4758 179.164 179.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 0.000256 1024 350 500 62400 4.62982 3.41197 51.9535 104.735 164.829 164.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 0.000512 1024 102 700 11904 3.74768 1.65069 13.7793 52.2983 71.6044 71.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.001024 512 50 50 19200 0.362304 0.612064 13.2157 14.231 14.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 320 0.000128 2048 80 2000 43008 39.1766 14.3922 176.081 416.907 646.729 646.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 330 0.000512 4096 110 2200 1920 11.3388 6.59046 16.7302 209.02 243.801 243.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 0.000512 1024 170 950 35712 1.66992 25.7896 52.5496 80.051 80.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 0.000128 1024 430 600 133632 11.222 6.83213 83.62 209.524 311.345 311.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 0.000128 512 250 750 101376 8.51315 3.39824 40.4191 103.409 155.925 156.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 0.001024 1024 130 300 17280 0.690176 3.96723 26.301 31.001 31.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 0.000512 1024 480 2800 28416 2.33843 1.66038 75.4186 52.3301 131.848 131.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 0.000256 1024 350 500 62208 4.63232 3.41181 32.2478 104.899 145.289 145.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 0.000512 1024 102 700 11520 3.72742 1.63939 8.48819 51.8301 65.8124 65.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.001024 512 50 50 19104 0.362496 0.387072 13.1965 13.9896 14.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 320 0.000128 2048 80 2000 41472 39.2808 14.3011 138.198 414.97 606.921 607.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 330 0.000512 4096 110 2200 1728 11.3349 6.54077 12.9208 208.098 239.018 239.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 0.000512 1024 170 950 35568 1.66867 21.0726 52.4144 75.1977 75.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 0.000128 1024 430 600 133632 11.1925 6.85734 68.1962 209.069 295.464 295.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 0.000128 512 250 750 101376 8.41341 3.38173 33.1459 102.32 147.449 147.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 0.001024 1024 130 300 17136 0.686656 3.32134 26.1683 30.22 30.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1320 0.000512 1024 480 2800 28224 2.33437 1.64659 60.8587 52.1328 117.075 117.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 0.000256 1024 350 500 62208 4.62835 3.412 26.2404 104.854 139.234 139.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 0.000512 1024 102 700 10368 3.76259 1.61894 6.4009 51.372 63.2821 63.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.001024 512 50 50 19008 0.360448 0.315392 13.1618 13.8793 13.9367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 320 0.000128 2048 80 2000 39936 39.3358 14.3664 113.201 412.708 579.772 579.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 330 0.000512 4096 110 2200 1536 11.2978 6.5319 10.7361 207.255 235.939 236.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 0.000512 1024 170 950 35520 1.66467 17.7971 52.3726 71.8788 71.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 0.000128 1024 430 600 132096 11.2356 6.83014 57.4455 208.454 284.112 284.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 0.000128 512 250 750 98304 8.69766 3.40173 27.5464 103.306 143.129 143.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 0.001024 1024 130 300 17088 0.688832 2.7304 26.165 29.6256 29.6827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1320 0.000512 1024 480 2800 27648 2.33277 1.64502 50.9885 51.9088 106.975 107.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1340 0.000256 1024 350 500 61440 4.63814 3.40547 82.7885 104.434 195.365 195.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 0.000512 1024 102 700 10752 3.78058 1.64448 6.89834 51.9169 64.3711 64.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.001024 512 50 50 19008 0.362496 0.359488 13.1901 13.9536 14.0104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 320 0.000128 2048 80 2000 43904 39.4092 14.3974 262.855 418.531 735.359 735.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 330 0.000512 4096 110 2200 2464 11.408 6.6177 31.2453 209.531 258.922 259.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 0.000512 1024 170 950 35728 1.67117 38.3657 52.4708 92.5513 92.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 0.000128 1024 430 600 133952 11.2768 6.84442 124.408 209.309 351.987 352.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 0.000128 512 250 750 103936 8.61763 3.41578 59.6537 104.763 176.634 176.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 0.001024 1024 130 300 17304 0.692224 6.02522 26.2592 33.0177 33.0727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 0.000512 1024 480 2800 28672 2.35507 1.66912 112.77 52.4993 169.392 169.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 0.000256 1024 350 500 62272 4.64858 3.4169 47.9326 104.763 160.864 160.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 0.000512 1024 102 700 12096 3.77738 1.6705 12.7267 52.507 70.8113 70.9189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.001024 512 50 50 19152 0.361504 0.654304 13.1929 14.2503 14.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 320 0.000128 2048 80 2000 43008 39.5067 14.3743 163.654 418.523 636.226 636.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 330 0.000512 4096 110 2200 1792 11.2966 6.52861 15.0288 207.432 240.403 240.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 0.000512 1024 170 950 35616 1.6639 24.2053 52.3766 78.2885 78.3421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 0.000128 1024 430 600 133504 11.2416 6.83418 78.9761 209.3 306.498 306.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 0.000128 512 250 750 100352 8.63869 3.40224 38.3663 103.56 154.15 154.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 0.001024 1024 130 300 17248 0.691968 3.8455 26.2467 30.8273 30.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 0.000512 1024 480 2800 28224 2.33011 1.64608 70.7204 51.9472 126.742 126.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 0.000256 1024 350 500 62272 4.63894 3.41597 30.7223 104.794 143.671 143.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 0.000512 1024 102 700 11648 3.7431 1.64454 7.96173 51.9601 65.4377 65.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.001024 512 50 50 19040 0.360448 0.425984 13.1467 13.9762 14.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 320 0.000128 2048 80 2000 43008 39.5962 14.4789 135.377 418.733 608.352 608.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 330 0.000512 4096 110 2200 1344 11.316 6.50976 10.4275 206.556 234.927 235.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 0.000512 1024 170 950 35616 1.66861 19.839 52.4556 74.0059 74.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 0.000128 1024 430 600 133056 11.306 6.83971 64.3496 209.405 292.048 292.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 0.000128 512 250 750 102144 8.71955 3.41402 31.6828 104.806 148.808 148.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 0.001024 1024 130 300 17136 0.687904 3.02128 26.1738 29.9253 29.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 0.000512 1024 480 2800 27552 2.34198 1.6304 56.186 51.727 111.988 112.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 0.000256 1024 350 500 61824 4.66586 3.42634 25.0734 104.884 138.15 138.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 0.000512 1024 102 700 10752 3.71571 1.5913 6.62602 50.8392 62.9012 63.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.001024 512 50 50 18984 0.360448 0.345088 13.1478 13.8969 13.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 320 0.000128 2048 80 2000 39424 39.4648 14.3167 112.684 414.074 580.709 580.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 330 0.000512 4096 110 2200 1792 11.3187 6.55315 12.4541 207.973 238.418 238.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 0.000512 1024 170 950 35392 1.65571 17.8196 52.2318 71.7499 71.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 0.000128 1024 430 600 132608 11.2819 6.8305 57.8585 209.484 285.599 285.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 0.000128 512 250 750 93184 8.70218 3.36515 26.0083 101.243 139.507 139.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 0.001024 1024 130 300 17024 0.688128 2.816 26.1108 29.6573 29.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 0.000512 1024 480 2800 27776 2.34701 1.65069 51.366 52.1069 107.569 107.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 0.000256 1024 350 500 60928 4.6007 3.38323 21.8039 103.758 133.646 133.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 0.000512 1024 102 700 10752 3.71469 1.59395 5.57456 50.9199 61.93 62.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.001024 512 50 50 18816 0.360192 0.4096 13.0724 13.885 13.9392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 320 0.000128 2048 80 2000 44032 39.2244 14.3852 260.751 418.105 732.631 732.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 330 0.000512 4096 110 2200 2304 11.3594 6.61565 29.6041 209.344 257.042 257.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 0.000512 1024 170 950 35712 1.66739 37.357 52.4894 91.5558 91.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 0.000128 1024 430 600 134144 11.2364 6.83309 122.311 209.776 350.306 350.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 0.000128 512 250 750 104448 8.5376 3.40995 59.9575 104.651 176.742 176.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 0.001024 1024 130 300 17280 0.690048 5.79174 26.2573 32.7806 32.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 0.000512 1024 480 2800 28416 2.34429 1.66733 107.575 52.4545 164.139 164.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 0.000256 1024 350 500 62208 4.62275 3.40672 46.8284 104.661 159.618 159.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 0.000512 1024 102 700 12288 3.75117 1.66707 13.0003 52.463 71.0117 71.1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.001024 512 50 50 19136 0.362496 0.620128 13.2012 14.2275 14.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 320 0.000128 2048 80 2000 43008 39.3404 14.3679 166.241 418.293 638.406 638.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 330 0.000512 4096 110 2200 2048 11.408 6.62384 17.406 209.79 245.345 245.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 0.000512 1024 170 950 35584 1.66512 24.2634 52.4022 78.3728 78.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 0.000128 1024 430 600 133120 11.2329 6.82794 78.925 209.187 306.316 306.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 850 0.000128 512 250 750 102400 8.66394 3.41011 38.495 104.709 155.458 155.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 0.001024 1024 130 300 17152 0.690496 3.79264 26.1652 30.6926 30.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 0.000512 1024 480 2800 28160 2.35904 1.67283 69.2479 52.5391 125.918 126.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 0.000256 1024 350 500 61952 4.63312 3.40787 30.7692 104.749 143.658 143.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 0.000512 1024 102 700 12288 3.7607 1.66973 8.52528 52.5477 66.6277 66.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.001024 512 50 50 19072 0.361472 0.475488 13.1932 14.0704 14.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 320 0.000128 2048 80 2000 39936 39.3352 14.2856 130.925 412.617 597.33 597.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 330 0.000512 4096 110 2200 1536 11.2936 6.5249 12.333 207.206 237.477 237.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 0.000512 1024 170 950 35520 1.66346 20.5251 52.3673 74.6007 74.6561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 0.000128 1024 430 600 132096 11.2439 6.83008 67.2381 208.409 293.867 293.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 0.000128 512 250 750 98304 8.69488 3.40253 31.3912 103.281 146.955 147.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 0.001024 1024 130 300 17088 0.690176 3.2215 26.1416 30.0976 30.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 0.000512 1024 480 2800 27648 2.33514 1.64291 55.9684 51.8933 111.945 112.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 0.000256 1024 350 500 61440 4.62195 3.40787 25.9836 104.399 138.513 138.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 0.000512 1024 102 700 10752 3.78867 1.6439 7.07763 51.9103 64.551 64.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.001024 512 50 50 19008 0.360736 0.409888 13.1823 13.994 14.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 320 0.000128 2048 80 2000 40960 39.6797 14.3647 119.222 418.621 592.052 592.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 330 0.000512 4096 110 2200 1024 11.223 6.42493 9.02496 204.959 231.749 231.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 0.000512 1024 170 950 35328 1.65334 17.9477 52.2299 71.8729 71.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 0.000128 1024 430 600 133120 11.2413 6.82746 59.712 209.349 287.278 287.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 0.000128 512 250 750 98304 8.91114 3.41402 27.3992 104.782 144.689 144.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 0.001024 1024 130 300 16896 0.686112 2.8201 25.9982 29.5494 29.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 0.000512 1024 480 2800 26624 2.32842 1.61792 46.8797 51.3314 102.26 102.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 0.000256 1024 350 500 61440 4.65264 3.41011 23.0419 104.913 136.12 136.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 0.000512 1024 102 700 10240 3.6601 1.56058 6.00326 49.9668 61.3193 61.4306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.001024 512 50 50 18944 0.360544 0.454656 13.192 14.0514 14.1088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 320 0.000128 2048 80 2000 43776 39.3367 14.3831 267.31 417.487 738.687 738.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 330 0.000512 4096 110 2200 2304 11.3879 6.60128 29.7473 209.068 256.925 257.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 0.000512 1024 170 950 35712 1.66912 38.5296 52.4612 92.7029 92.7602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 0.000128 1024 430 600 134208 11.2689 6.84755 125.006 209.559 352.83 352.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 0.000128 512 250 750 103680 8.4824 3.41094 61.431 103.723 177.232 177.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 0.001024 1024 130 300 17280 0.692224 6.08944 26.2434 33.0701 33.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 0.000512 1024 480 2800 28512 2.3529 1.66835 113.125 52.3803 169.63 169.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 0.000256 1024 350 500 62496 4.65318 3.42336 48.1197 104.898 161.194 161.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 0.000512 1024 102 700 11520 3.76246 1.6425 12.3137 52.0083 69.861 69.9679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.001024 512 50 50 19152 0.362496 0.581632 13.205 14.1917 14.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 320 0.000128 2048 80 2000 41472 39.2703 14.3116 179.442 414.893 648.085 648.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 330 0.000512 4096 110 2200 1728 11.3396 6.54186 16.6399 208.068 242.708 242.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 0.000512 1024 170 950 35568 1.66621 27.5149 52.4059 81.6287 81.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 0.000128 1024 430 600 133632 11.1988 6.83619 88.9019 209.031 316.113 316.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 0.000128 512 250 750 101376 8.41168 3.38739 43.1234 102.316 157.419 157.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 0.001024 1024 130 300 17136 0.690688 4.34694 26.162 31.2431 31.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 0.000512 1024 480 2800 28224 2.33174 1.64864 79.6053 52.1254 135.811 135.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 0.000256 1024 350 500 62208 4.62848 3.41101 34.3659 104.683 147.185 147.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 0.000512 1024 102 700 10368 3.75907 1.61178 8.33424 51.3692 65.2011 65.3066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.001024 512 50 50 19008 0.3608 0.413568 13.1584 13.9732 14.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 320 0.000128 2048 80 2000 41472 39.7122 14.4096 148.801 417.934 621.024 621.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 330 0.000512 4096 110 2200 864 11.2711 6.4272 9.10387 205.336 232.258 232.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 0.000512 1024 170 950 35424 1.65578 22.3039 52.2743 76.2764 76.3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 0.000128 1024 430 600 133056 11.2734 6.84582 72.5225 209.006 299.793 299.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 0.000128 512 250 750 96768 8.70099 3.38755 34.0602 102.291 148.623 148.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 0.001024 1024 130 300 17064 0.687872 3.39606 26.1486 30.2758 30.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 0.000512 1024 480 2800 27648 2.3231 1.61197 64.2764 51.4213 119.73 119.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 0.000256 1024 350 500 62208 4.6457 3.41811 28.5022 104.717 141.383 141.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 0.000512 1024 102 700 10368 3.7831 1.61334 6.77494 51.4331 63.7308 63.8387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.001024 512 50 50 19008 0.360448 0.4608 13.2035 14.0671 14.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 320 0.000128 2048 80 2000 36864 39.329 14.3282 128.394 412.8 595.014 595.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 330 0.000512 4096 110 2200 1152 11.237 6.45795 11.2485 207.652 236.718 236.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 0.000512 1024 170 950 35424 1.6609 21.6453 52.8787 76.2282 76.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 0.000128 1024 430 600 131328 11.1685 6.8096 69.1093 209.556 296.787 296.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 0.000128 512 250 750 92160 8.5168 3.34848 31.0455 100.205 143.3 143.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 0.001024 1024 130 300 16992 0.688128 3.66646 26.4003 30.7958 30.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 0.000512 1024 480 2800 27648 2.31635 1.62419 61.6765 52.0122 117.729 117.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 0.000256 1024 350 500 61056 4.60806 3.3856 27.0338 105.044 140.177 140.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 0.000512 1024 102 700 9216 3.70349 1.5631 6.5712 50.4685 62.429 62.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.001024 512 50 50 18720 0.357888 0.325024 13.1809 13.9055 13.9619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 320 0.000128 2048 80 2000 40320 39.9309 14.4134 128.256 418.664 601.43 601.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 330 0.000512 4096 110 2200 0 6.3287 0.005056 203.145 209.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 0.000512 1024 170 950 35280 7.9879 19.7015 255.463 283.28 73.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 0.000128 1024 430 600 132480 11.3258 6.84806 63.9938 209.37 291.666 291.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 0.000128 512 250 750 92160 8.74272 3.37315 28.7966 100.926 142.021 142.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 0.001024 1024 130 300 16920 0.687072 3.55731 26.1797 30.4663 30.5213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 0.000512 1024 480 2800 25920 2.31837 1.59101 52.945 50.8831 107.837 107.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 0.000256 1024 350 500 61920 4.66237 3.4263 25.4323 104.997 138.617 138.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 0.000512 1024 102 700 8640 3.81488 1.58694 5.40259 50.9656 61.897 62.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.001024 512 50 50 18720 0.3584 0.373408 13.114 13.8876 13.9439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 320 0.000128 2048 80 2000 44800 39.2724 14.4126 263.804 419.291 736.952 737.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 330 0.000512 4096 110 2200 1920 11.349 6.55837 23.6098 208.286 249.922 250.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 0.000512 1024 170 950 35680 1.66909 37.4176 52.4413 91.5702 91.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 0.000128 1024 430 600 134400 11.2487 6.84189 121.621 209.689 349.547 349.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 0.000128 512 250 750 104960 8.56413 3.41834 60.75 104.95 177.866 178.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 0.001024 1024 130 300 17280 0.690176 5.91421 26.2575 32.9033 32.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 0.000512 1024 480 2800 28160 2.33731 1.64656 108.017 52.1848 164.286 164.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 0.000256 1024 350 500 62080 4.62346 3.40787 46.3477 104.538 159.018 159.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 0.000512 1024 102 700 11520 3.73149 1.632 12.2106 51.7651 69.4649 69.5746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.001024 512 50 50 19120 0.364608 0.605952 13.1834 14.1954 14.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 320 0.000128 2048 80 2000 40960 39.1049 14.2783 168.917 412.867 635.33 635.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 330 0.000512 4096 110 2200 1280 11.3067 6.52736 12.6187 207.199 237.77 237.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 0.000512 1024 170 950 35520 1.65891 25.8644 52.3614 79.9284 79.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 0.000128 1024 430 600 133120 11.1478 6.81779 83.2467 208.194 309.554 309.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 0.000128 512 250 750 102400 8.46416 3.39968 40.8444 103.35 156.242 156.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 0.001024 1024 130 300 17120 0.68848 4.12672 26.1652 31.0238 31.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 0.000512 1024 480 2800 27520 2.33203 1.64298 72.9528 51.8885 128.914 129.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 0.000256 1024 350 500 61440 4.6111 3.3935 32.0842 104.274 144.467 144.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 0.000512 1024 102 700 11520 3.73542 1.63837 8.67469 51.9005 66.0774 66.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.001024 512 50 50 19040 0.3608 0.430272 13.1912 14.0242 14.0843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 320 0.000128 2048 80 2000 42240 38.9911 14.2815 148.089 413.133 614.66 614.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 330 0.000512 4096 110 2200 960 11.3703 6.52678 9.57222 207.567 235.148 235.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 0.000512 1024 170 950 35520 1.66998 21.7683 52.4804 75.9627 76.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 0.000128 1024 430 600 132480 11.2472 6.8401 70.4113 209.189 297.831 297.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 0.000128 512 250 750 99840 8.63104 3.39766 33.8257 103.41 149.448 149.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 0.001024 1024 130 300 17040 0.691648 3.59654 26.1673 30.4962 30.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 0.000512 1024 480 2800 27840 2.33667 1.6425 62.2752 52.0712 118.424 118.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 0.000256 1024 350 500 61440 4.64976 3.41206 26.8643 104.824 139.848 139.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 0.000512 1024 102 700 11520 3.75494 1.6424 7.2513 52.0151 64.79 64.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.001024 512 50 50 18960 0.360832 0.478752 13.1954 14.0761 14.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 320 0.000128 2048 80 2000 40960 39.2101 14.3025 132.375 413 599.053 599.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 330 0.000512 4096 110 2200 1280 11.3862 6.55475 11.7564 207.823 237.636 237.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 0.000512 1024 170 950 35200 1.65069 19.7966 52.1075 73.5984 73.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 0.000128 1024 430 600 130560 11.1556 6.80362 63.9312 206.54 288.578 288.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 0.000128 512 250 750 102400 8.49258 3.39363 32.1178 103.377 147.569 147.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 0.001024 1024 130 300 16960 0.686432 3.22512 26.1437 30.0998 30.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 0.000512 1024 480 2800 26880 2.36333 1.64704 55.9979 52.0654 112.174 112.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 0.000256 1024 350 500 60160 4.60205 3.37283 24.259 103.553 135.886 135.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 0.000512 1024 102 700 10240 3.8216 1.64864 6.83267 52.082 64.5145 64.6218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.001024 512 50 50 18880 0.361376 0.344576 13.1833 13.9323 13.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 320 0.000128 2048 80 2000 38400 39.6088 14.291 119.04 413.212 586.318 586.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 330 0.000512 4096 110 2200 1600 11.3803 6.55846 13.6387 208.336 240.031 240.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 0.000512 1024 170 950 35200 1.65312 19.0953 52.2148 73.0057 73.0613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 0.000128 1024 430 600 131200 11.1387 6.80534 61.8389 206.64 286.575 286.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 0.000128 512 250 750 102400 8.50192 3.39962 31.199 103.428 146.712 146.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 0.001024 1024 130 300 16800 0.685632 3.08592 26.0469 29.8591 29.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 0.000512 1024 480 2800 27200 2.36259 1.64707 54.1195 52.1712 110.4 110.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 0.000256 1024 350 500 60800 4.60202 3.37926 24.3392 103.663 136.084 136.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 0.000512 1024 102 700 9600 3.86128 1.64864 5.80323 52.1892 63.629 63.7361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.001024 512 50 50 18800 0.361536 0.401536 13.1833 13.9875 14.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 0.000128 2048 80 2040 44032 39.2517 14.3628 209.226 419.087 682.096 682.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 330 0.000512 4096 110 2220 2560 11.313 6.6089 26.1779 209.021 253.244 253.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 0.000512 1024 170 960 35744 1.67322 29.8134 52.5007 84.0322 84.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1770 0.000128 1024 430 600 132608 11.2694 6.92691 97.18 209.586 325.112 325.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 0.000128 512 250 780 104448 8.53325 3.40787 48.9519 104.567 165.642 165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 0.001024 1024 130 300 17344 0.696224 4.64237 26.2763 31.6565 31.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1320 0.000512 1024 480 2760 28800 2.33875 1.66397 86.7482 52.3687 143.219 143.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1340 0.000256 1024 350 540 63104 4.64282 3.41638 66.2827 104.891 179.333 179.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 0.000512 1024 102 660 12032 3.75485 1.66346 10.1286 52.3901 68.0646 68.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.001024 512 50 60 19136 0.364512 0.542112 13.2007 14.1476 14.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 0.000128 2048 80 2040 43008 39.36 14.3708 135.815 417.799 607.509 607.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 330 0.000512 4096 110 2220 2560 11.3314 6.61648 17.6438 209.191 244.901 244.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 0.000512 1024 170 960 35712 1.66931 19.7879 52.4978 73.9976 74.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1770 0.000128 1024 430 600 132608 11.2846 6.82992 65.4004 209.626 293.285 293.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 0.000128 512 250 780 104448 8.53837 3.40586 32.1957 104.576 148.898 149.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1030 0.001024 1024 130 300 17280 0.690176 7.38954 26.2312 34.3532 34.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1320 0.000512 1024 480 2760 28672 2.3447 1.67101 57.1488 52.4054 113.667 113.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1340 0.000256 1024 350 540 62720 4.64899 3.4063 65.7037 104.579 178.441 178.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 0.000512 1024 102 660 11776 3.77955 1.67037 7.15712 52.43 65.1597 65.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 0.001024 512 50 60 19072 0.362592 0.403456 13.1764 13.9842 14.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 320 0.000128 2048 80 2040 43008 39.1887 14.3336 109.352 416.908 579.944 580.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 330 0.000512 4096 110 2220 2304 11.3475 6.59162 33.9732 208.876 260.905 260.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 0.000512 1024 170 960 35616 1.66707 16.1485 52.4635 70.3219 70.3792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1770 0.000128 1024 430 600 132096 11.2805 6.85078 54.1683 209.987 282.774 283.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 850 0.000128 512 250 780 101376 8.52182 3.3968 25.9076 103.325 141.342 141.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1030 0.001024 1024 130 300 17280 0.690944 7.37894 26.3055 34.4166 34.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1320 0.000512 1024 480 2760 28416 2.33514 1.66406 45.8038 52.33 102.231 102.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1340 0.000256 1024 350 540 62976 4.64365 3.4063 66.1395 104.897 179.186 179.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 380 0.000512 1024 102 660 11520 3.72643 1.63226 6.18406 51.8315 63.5019 63.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1940 0.001024 512 50 60 19008 0.361312 0.313344 13.1657 13.8834 13.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 320 0.000128 2048 80 2040 43008 39.3802 14.3838 95.6144 418.373 567.922 568.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 330 0.000512 4096 110 2220 2560 11.3949 6.62778 38.1583 209.739 266.039 266.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1330 0.000512 1024 170 960 35584 1.6671 14.006 52.4668 68.1823 68.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1770 0.000128 1024 430 600 132096 11.3171 6.84822 131.499 209.23 359.029 359.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 850 0.000128 512 250 780 102400 8.66784 3.4087 23.0225 104.826 140.105 140.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1030 0.001024 1024 130 300 17152 0.689248 7.4032 26.1692 34.3029 34.3606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1320 0.000512 1024 480 2760 28672 2.34634 1.67062 40.4664 52.544 97.1302 97.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1340 0.000256 1024 350 540 62464 4.65421 3.40992 64.9549 104.77 177.89 177.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 380 0.000512 1024 102 660 11264 3.81206 1.66771 5.59341 52.5636 63.7804 63.8783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1940 0.001024 512 50 60 18944 0.364544 0.353152 13.1464 13.9062 13.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 0.000128 2048 80 2040 43520 39.5632 14.4302 286.54 419.512 760.21 760.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 330 0.000512 4096 110 2220 2560 11.3377 6.59456 35.317 209.098 262.463 262.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 0.000512 1024 170 960 35720 1.66912 42.2736 52.6016 96.5866 96.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 0.000128 1024 430 600 132800 11.3308 6.84224 133.982 209.8 362.1 362.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 0.000128 512 250 780 104960 8.57629 3.41437 67.1273 105.006 184.306 184.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 0.001024 1024 130 300 17360 0.694656 6.43395 26.3318 33.5035 33.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1320 0.000512 1024 480 2760 28640 2.33917 1.66298 120.983 52.3864 177.472 177.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 0.000256 1024 350 540 63040 4.64922 3.42899 55.0097 104.993 168.177 168.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 0.000512 1024 102 660 11840 3.7576 1.6471 13.0662 52.1805 70.7791 70.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.001024 512 50 60 19120 0.363872 0.7848 13.205 14.3948 14.4489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 320 0.000128 2048 80 2040 43520 39.4732 14.452 178.599 419.22 651.908 652.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 330 0.000512 4096 110 2220 2240 11.3059 6.5536 19.7064 208.254 245.941 246.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 0.000512 1024 170 960 35680 1.66912 26.0665 52.4759 80.2541 80.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 0.000128 1024 430 600 132480 11.2863 6.84147 82.9398 209.649 310.858 310.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 0.000128 512 250 780 104960 8.55606 3.42003 43.5189 104.939 160.613 160.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 0.001024 1024 130 300 17280 0.692224 3.97229 26.2532 30.9586 31.0133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1320 0.000512 1024 480 2760 28480 2.33642 1.64774 74.8289 52.1729 131.082 131.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 0.000256 1024 350 540 62720 4.61805 3.40592 34.0359 104.52 146.68 146.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 0.000512 1024 102 660 11520 3.72973 1.62909 8.24058 51.7573 65.4843 65.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.001024 512 50 60 19040 0.361952 0.512768 13.1664 14.0831 14.1377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 320 0.000128 2048 80 2040 42240 39.6663 14.5153 141.903 417.615 613.865 613.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 330 0.000512 4096 110 2220 2400 11.4001 6.61021 17.6822 209.406 245.219 245.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 0.000512 1024 170 960 35640 1.66707 21.1063 52.4758 75.2898 75.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 0.000128 1024 430 600 131520 11.2965 6.87267 67.2264 208.912 294.449 294.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 0.000128 512 250 780 99840 8.63962 3.40483 33.8519 103.244 149.334 149.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 0.001024 1024 130 300 17280 0.691936 3.33008 26.3069 30.3717 30.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1320 0.000512 1024 480 2760 28320 2.3561 1.66707 60.245 52.4411 116.809 116.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1340 0.000256 1024 350 540 62400 4.6463 3.41606 91.9785 104.575 204.718 204.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 0.000512 1024 102 660 11520 3.74694 1.63226 7.82768 51.8146 65.1498 65.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.001024 512 50 60 18960 0.3608 0.464896 13.1432 14.012 14.0658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 320 0.000128 2048 80 2040 40960 39.0949 14.2744 117.365 412.918 583.816 583.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 330 0.000512 4096 110 2220 1920 11.2427 6.52413 13.4116 207.222 238.511 238.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 0.000512 1024 170 960 35520 1.66109 18.0429 52.4125 72.1596 72.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1770 0.000128 1024 430 600 130560 11.2559 6.81805 60.8886 208.214 287.323 287.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 0.000128 512 250 780 102400 8.46931 3.39638 29.5289 103.353 144.929 145.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 0.001024 1024 130 300 17120 0.689056 2.73965 26.1732 29.6431 29.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1320 0.000512 1024 480 2760 28160 2.31987 1.64192 51.0565 51.8978 107.018 107.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1340 0.000256 1024 350 540 62080 4.60595 3.39568 88.3892 104.285 200.774 200.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 0.000512 1024 102 660 11520 3.74003 1.64045 7.3793 51.9076 64.7911 64.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.001024 512 50 60 18880 0.360448 0.35616 13.1235 13.8815 13.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 320 0.000128 2048 80 2040 43776 39.362 14.3668 264.344 418.515 736.747 736.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 330 0.000512 4096 110 2220 2496 11.3537 6.61709 31.9263 209.482 259.497 259.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 0.000512 1024 170 960 35712 1.66758 38.8055 52.486 93.0021 93.0585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 0.000128 1024 430 600 132480 11.2854 6.85261 122.676 209.301 350.262 350.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 0.000128 512 250 780 102912 8.58326 3.40906 60.3062 104.24 176.719 176.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 0.001024 1024 130 300 17328 0.692384 5.94976 26.2818 32.9687 33.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 0.000512 1024 480 2760 28800 2.34074 1.66912 111.595 52.4864 168.196 168.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 0.000256 1024 350 540 62976 4.62067 3.4143 50.2716 104.749 163.158 163.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 0.000512 1024 102 660 11904 3.75402 1.65274 12.3668 52.2344 70.1346 70.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.001024 512 50 60 19104 0.3624 0.673792 13.1896 14.2688 14.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 320 0.000128 2048 80 2040 43008 39.173 14.3265 164.266 416.837 634.771 634.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 330 0.000512 4096 110 2220 2304 11.3203 6.58605 19.6465 208.923 246.591 246.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 0.000512 1024 170 960 35616 1.66499 24.3937 52.4557 78.5572 78.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 0.000128 1024 430 600 132096 11.271 6.83622 77.224 209.552 305.035 305.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 0.000128 512 250 780 101376 8.51936 3.39514 39.5938 103.314 155.009 155.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 0.001024 1024 130 300 17280 0.694272 3.88915 26.2924 30.9183 30.9728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 0.000512 1024 480 2760 28416 2.33754 1.66326 69.5092 52.3179 125.928 126.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 0.000256 1024 350 540 62976 4.61926 3.40992 31.8903 104.871 144.893 144.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 0.000512 1024 102 660 11520 3.73299 1.63235 7.83779 51.8205 65.1519 65.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.001024 512 50 60 19008 0.360768 0.44032 13.1656 14.0099 14.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 320 0.000128 2048 80 2040 41472 39.2549 14.361 130.38 414.894 599.054 599.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 330 0.000512 4096 110 2220 1728 11.3333 6.5391 13.2078 208.137 239.336 239.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 0.000512 1024 170 960 35568 1.6647 19.8923 52.4513 74.0495 74.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 0.000128 1024 430 600 131328 11.2713 6.83699 62.394 209.032 289.679 289.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 0.000128 512 250 780 96768 8.6831 3.38646 30.8997 102.307 145.465 145.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 0.001024 1024 130 300 17136 0.688928 3.03658 26.1633 29.9302 29.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 0.000512 1024 480 2760 28224 2.3321 1.64589 55.9856 52.1257 112.186 112.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 0.000256 1024 350 540 62784 4.62218 3.40992 25.6274 104.681 138.438 138.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 0.000512 1024 102 660 10368 3.76147 1.6113 6.10627 51.3669 62.9709 63.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.001024 512 50 60 19008 0.359552 0.352256 13.1989 13.9518 14.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 320 0.000128 2048 80 2040 39936 39.3442 14.3692 113.993 413.004 580.878 581.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 330 0.000512 4096 110 2220 1536 11.2877 6.53107 11.0967 207.31 236.341 236.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 0.000512 1024 170 960 35520 1.66707 17.8441 52.454 72.0075 72.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 0.000128 1024 430 600 130560 11.2815 6.83213 55.6788 208.596 282.534 282.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 0.000128 512 250 780 98304 8.70294 3.39968 27.8565 103.376 143.522 143.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 0.001024 1024 130 300 17088 0.686528 2.83786 26.1732 29.7384 29.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1320 0.000512 1024 480 2760 27648 2.33344 1.6465 49.8339 51.9363 105.846 105.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 0.000256 1024 350 540 62208 4.62358 3.40435 23.1806 104.496 135.805 135.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 0.000512 1024 102 660 10752 3.78477 1.64598 6.06486 51.9485 63.5713 63.6799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.001024 512 50 60 18816 0.359296 0.418816 13.0988 13.92 13.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 320 0.000128 2048 80 2040 38400 39.5395 14.403 95.0738 413.175 562.356 562.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 330 0.000512 4096 110 2220 1920 11.2826 6.53158 11.9538 207.589 237.475 237.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 0.000512 1024 170 960 35520 1.66909 15.3167 52.5292 69.5562 69.6119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 0.000128 1024 430 600 130560 11.3377 6.8423 47.9216 209.203 275.448 275.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 0.000128 512 250 780 99840 8.63216 3.40346 24.7052 103.418 140.34 140.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 0.001024 1024 130 300 17040 0.688096 2.6103 26.1693 29.5093 29.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1320 0.000512 1024 480 2760 27840 2.33635 1.64659 43.2433 52.0148 99.3387 99.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1340 0.000256 1024 350 540 62400 4.63478 3.41558 82.5461 104.936 195.634 195.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 0.000512 1024 102 660 11520 3.75155 1.64493 6.40883 52.0206 63.9558 64.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.001024 512 50 60 18720 0.358592 0.448512 13.0723 13.9241 13.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 0.000128 2048 80 2040 43008 39.5948 14.3815 248.431 418.866 721.436 721.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 330 0.000512 4096 110 2220 2464 11.4169 6.61062 30.1317 209.697 257.974 258.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 0.000512 1024 170 960 35672 1.66816 36.7169 52.484 90.9102 90.9656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 0.000128 1024 430 600 132160 11.3131 6.84304 116.722 209.474 344.498 344.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 0.000128 512 250 780 103936 8.61469 3.4169 60.2911 104.84 177.346 177.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 0.001024 1024 130 300 17304 0.691648 5.64582 26.2798 32.6565 32.7142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 0.000512 1024 480 2760 28672 2.35517 1.66586 105.677 52.5365 162.33 162.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 0.000256 1024 350 540 62944 4.64096 3.42016 48.1291 104.847 161.135 161.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 0.000512 1024 102 660 12096 3.77645 1.66893 11.7988 52.5489 69.9184 70.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.001024 512 50 60 19096 0.362464 0.73968 13.1998 14.345 14.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 320 0.000128 2048 80 2040 43008 39.4914 14.3898 159.734 419.024 632.8 632.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 330 0.000512 4096 110 2220 1792 11.2891 6.53005 14.9002 207.697 240.532 240.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 0.000512 1024 170 960 35616 1.66912 23.3398 52.4848 77.5377 77.5926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 0.000128 1024 430 600 131712 11.3071 6.83459 73.9201 209.542 301.752 301.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 0.000128 512 250 780 100352 8.62822 3.40582 37.4928 103.676 153.385 153.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 0.001024 1024 130 300 17248 0.692224 3.76813 26.2769 30.7792 30.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 0.000512 1024 480 2760 28224 2.33306 1.64451 66.6646 52.0096 122.75 122.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 0.000256 1024 350 540 62720 4.62534 3.41494 30.9972 104.919 144.058 144.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 0.000512 1024 102 660 11648 3.74672 1.64573 7.54006 52.0172 65.0716 65.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.001024 512 50 60 19040 0.363136 0.483328 13.2014 14.0908 14.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 320 0.000128 2048 80 2040 43008 39.5951 14.4223 134.087 418.675 606.937 607.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 330 0.000512 4096 110 2220 1344 11.3229 6.50445 10.6915 206.446 235.079 235.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 0.000512 1024 170 960 35448 1.66298 19.4053 52.2694 73.3801 73.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 0.000128 1024 430 600 131712 11.3603 6.84467 62.5177 209.375 290.245 290.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 0.000128 512 250 780 102144 8.72458 3.42221 32.1916 104.791 149.311 149.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 0.001024 1024 130 300 17136 0.689504 3.15136 26.169 30.0529 30.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 0.000512 1024 480 2760 27552 2.34298 1.63382 53.9688 51.7242 109.772 109.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 0.000256 1024 350 540 62496 4.66 3.42426 26.1079 104.87 139.16 139.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 0.000512 1024 102 660 10752 3.72195 1.58726 6.24333 50.8323 62.5117 62.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.001024 512 50 60 18984 0.362144 0.405856 13.1848 13.9951 14.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 320 0.000128 2048 80 2040 39424 39.4744 14.5917 107.449 414.513 576.195 576.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 330 0.000512 4096 110 2220 1792 11.3363 6.55565 12.4617 208.193 238.658 238.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 0.000512 1024 170 960 35392 1.65888 17.1971 52.3331 71.232 71.2862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 0.000128 1024 430 600 130816 11.3599 6.82672 54.244 209.692 282.27 282.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 0.000128 512 250 780 93184 8.70973 3.37027 25.5191 101.345 139.125 139.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 0.001024 1024 130 300 17024 0.687648 2.74829 26.1265 29.6035 29.6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 0.000512 1024 480 2760 27776 2.34458 1.64845 47.9942 52.159 104.245 104.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 0.000256 1024 350 540 61824 4.58317 3.37939 22.9754 103.866 134.902 134.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 0.000512 1024 102 660 10752 3.71098 1.59539 5.39709 50.9668 61.7967 61.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.001024 512 50 60 18816 0.358944 0.458752 13.1214 13.9821 14.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 320 0.000128 2048 80 2040 35840 39.7824 14.2768 88.1508 409.858 552.232 552.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 330 0.000512 4096 110 2220 1120 11.2972 6.45738 9.95382 206.086 233.91 233.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 0.000512 1024 170 960 35280 1.65222 15.0174 52.2607 68.9719 69.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 0.000128 1024 430 600 129920 11.316 6.84851 48.0048 207.97 274.285 274.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 850 0.000128 512 250 780 98560 8.61533 3.38819 24.1536 102.584 138.929 139.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 0.001024 1024 130 300 17080 0.688128 2.54726 26.2798 29.5568 29.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1320 0.000512 1024 480 2760 26880 2.35018 1.62442 41.093 51.6387 96.8043 96.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 0.000256 1024 350 540 61600 4.6288 3.39763 20.7623 104.34 133.228 133.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 0.000512 1024 102 660 11200 3.74368 1.62838 5.5841 51.6461 62.7278 62.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.001024 512 50 60 18760 0.361792 0.26576 13.122 13.7883 13.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 0.000128 2048 80 2040 43008 39.3617 14.4322 235.959 418.154 708.079 708.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 330 0.000512 4096 110 2220 2560 11.3475 6.61635 30.4455 209.371 257.901 257.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 0.000512 1024 170 960 35712 1.66944 34.8447 52.5407 89.0993 89.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 0.000128 1024 430 600 132608 11.2906 6.83213 111.024 209.806 339.1 339.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 0.000128 512 250 780 104448 8.53984 3.40845 57.0566 104.664 173.855 173.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 0.001024 1024 130 300 17280 0.690528 5.34666 26.2531 32.3326 32.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 0.000512 1024 480 2760 28672 2.33984 1.66963 97.5639 52.4546 154.131 154.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 0.000256 1024 350 540 62720 4.62029 3.41197 45.4657 104.671 158.272 158.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 0.000512 1024 102 660 11776 3.77939 1.66717 11.2088 52.4655 69.2482 69.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.001024 512 50 60 19072 0.362496 0.679936 13.1906 14.2757 14.3327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 320 0.000128 2048 80 2040 43008 39.3508 14.3565 159.997 418.39 632.259 632.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 330 0.000512 4096 110 2220 2560 11.368 6.62726 21.2357 209.82 249.169 249.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 0.000512 1024 170 960 35584 1.66298 23.5192 52.4626 77.6873 77.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 0.000128 1024 430 600 132096 11.2738 6.83683 75.4679 209.199 302.93 303.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 0.000128 512 250 780 102400 8.66605 3.40787 38.0445 104.714 155.016 155.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 0.001024 1024 130 300 17152 0.692 3.66243 26.1676 30.5651 30.6196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 0.000512 1024 480 2760 28672 2.34544 1.67101 64.6939 52.5418 121.354 121.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 0.000256 1024 350 540 62464 4.62685 3.40998 31.3491 104.752 144.24 144.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 0.000512 1024 102 660 11264 3.81168 1.67299 7.57814 52.5517 65.7436 65.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.001024 512 50 60 18944 0.361536 0.539456 13.145 14.0881 14.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 320 0.000128 2048 80 2040 39936 39.3648 14.3084 124.756 412.662 591.258 591.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 330 0.000512 4096 110 2220 1536 11.2988 6.52771 12.2442 207.197 237.38 237.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 0.000512 1024 170 960 35520 1.66173 19.4069 52.4135 73.5257 73.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 0.000128 1024 430 600 130560 11.297 6.82598 61.8245 208.463 288.552 288.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 0.000128 512 250 780 98304 8.70205 3.39958 30.1496 103.293 145.728 145.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 0.001024 1024 130 300 17088 0.689248 3.17235 26.1506 30.0526 30.1089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 0.000512 1024 480 2760 27648 2.3368 1.63859 51.5257 51.894 107.493 107.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 0.000256 1024 350 540 62208 4.61754 3.40595 25.8044 104.414 138.343 138.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 0.000512 1024 102 660 10752 3.78864 1.64509 6.61056 51.9087 64.0815 64.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.001024 512 50 60 18816 0.3584 0.443072 13.0899 13.935 13.9896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 320 0.000128 2048 80 2040 40960 39.6716 14.4209 118.551 418.63 591.441 591.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 330 0.000512 4096 110 2220 1024 11.2268 6.42886 10.1921 204.958 232.922 233.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 0.000512 1024 170 960 35328 1.65274 17.8511 52.2773 71.8239 71.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 0.000128 1024 430 600 131072 11.3344 6.83418 58.2291 209.353 285.9 285.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 0.000128 512 250 780 98304 8.91056 3.41293 27.8611 104.785 145.153 145.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 0.001024 1024 130 300 16896 0.68576 2.79757 25.9998 29.5276 29.5854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 0.000512 1024 480 2760 27648 2.31011 1.61955 46.4068 51.3348 101.77 101.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 0.000256 1024 350 540 62464 4.62704 3.41226 24.6615 104.917 137.718 137.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 0.000512 1024 102 660 8192 3.74806 1.5633 4.85037 49.97 60.2567 60.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.001024 512 50 60 18688 0.360448 0.53024 13.0585 13.9921 14.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 320 0.000128 2048 80 2040 40960 39.1857 14.3711 108.688 413.457 575.871 575.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 330 0.000512 4096 110 2220 1280 11.3668 6.55222 11.522 208.022 237.582 237.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 0.000512 1024 170 960 35200 1.64864 16.1053 52.2033 69.9983 70.0535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 0.000128 1024 430 600 128000 11.2252 6.80141 51.7912 206.734 276.695 276.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 0.000128 512 250 780 102400 8.49078 3.39411 26.5377 103.47 142.078 142.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 0.001024 1024 130 300 16960 0.68848 2.54717 26.1692 29.447 29.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 0.000512 1024 480 2760 28160 2.33952 1.65098 42.734 52.1159 98.9369 99.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 0.000256 1024 350 540 61440 4.58438 3.37517 22.249 103.652 133.963 134.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 0.000512 1024 102 660 10240 3.82435 1.64883 5.5391 52.2095 63.3482 63.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.001024 512 50 60 18560 0.35824 0.329728 13.0173 13.7468 13.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 0.000128 2048 80 2048 45056 39.1229 14.3643 213.845 419.399 686.893 687.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 330 0.000512 4096 110 2176 2176 11.351 6.60285 21.6931 209.174 248.937 249.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 0.000512 1024 170 960 35744 1.67117 29.5526 52.5366 83.8027 83.8595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1770 0.000128 1024 430 640 135168 11.1776 6.83437 102.867 209.735 330.761 330.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 0.000128 512 250 768 102400 8.64323 3.40992 47.3099 104.703 164.248 164.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 0.001024 1024 130 320 17216 0.693664 4.8785 26.3124 31.9278 31.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1320 0.000512 1024 480 2816 28800 2.33645 1.66093 87.1243 52.404 143.625 143.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1340 0.000256 1024 350 512 62592 4.65357 3.4161 62.1969 104.966 175.334 175.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 0.000512 1024 102 704 12288 3.7425 1.66544 10.6486 52.4268 68.613 68.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.001024 512 50 64 19136 0.364544 0.568736 13.2201 14.1959 14.2523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 0.000128 2048 80 2048 44032 39.2066 14.3838 134.566 418.194 606.519 606.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 330 0.000512 4096 110 2176 2048 11.3884 6.61917 13.9656 209.502 241.591 241.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 0.000512 1024 170 960 35712 1.67117 19.1533 52.5501 73.4179 73.4761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1770 0.000128 1024 430 640 135168 11.1969 6.83424 67.3693 209.83 295.375 295.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 0.000128 512 250 768 102400 8.65194 3.40666 30.7345 104.674 147.656 147.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 0.001024 1024 130 320 17152 0.693792 3.19078 26.2772 30.2053 30.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1320 0.000512 1024 480 2816 28672 2.34336 1.66784 55.6616 52.4628 112.237 112.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1340 0.000256 1024 350 512 62208 4.64787 3.40842 61.2247 104.684 174.064 174.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 0.000512 1024 102 704 12288 3.74877 1.66912 7.4423 52.4779 65.4657 65.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 0.001024 512 50 64 19072 0.366336 0.41712 13.2072 14.033 14.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 0.000128 2048 80 2048 43008 39.1996 14.3585 108.379 416.762 578.864 578.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 330 0.000512 4096 110 2176 1920 11.3737 6.59011 26.9508 208.898 253.931 254.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 0.000512 1024 170 960 35616 1.66298 15.7942 52.444 69.946 70.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1770 0.000128 1024 430 640 134400 11.2096 6.85462 56.0882 209.452 283.731 283.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 850 0.000128 512 250 768 98304 8.69219 3.39782 24.7066 103.287 140.271 140.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1030 0.001024 1024 130 320 17088 0.690176 7.58989 26.2288 34.5512 34.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1320 0.000512 1024 480 2816 28416 2.34176 1.66166 45.6144 52.3081 102.022 102.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1340 0.000256 1024 350 512 62208 4.65245 3.408 61.034 104.857 174.055 174.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 380 0.000512 1024 102 704 11520 3.72749 1.6343 6.2024 51.8171 63.5054 63.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1940 0.001024 512 50 64 19008 0.35936 0.325632 13.1788 13.9058 13.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 320 0.000128 2048 80 2048 43008 39.3613 14.3845 94.7687 418.333 567.015 567.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 330 0.000512 4096 110 2176 2048 11.4197 6.62522 28.9185 209.709 256.796 256.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1330 0.000512 1024 170 960 35584 1.66829 13.7512 52.4584 67.9212 67.9767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1770 0.000128 1024 430 640 134144 11.2305 6.84941 137.67 209.2 365.079 365.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 850 0.000128 512 250 768 102400 8.66768 3.40787 22.5253 104.819 139.604 139.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1030 0.001024 1024 130 320 17024 0.690752 7.60691 26.1856 34.5272 34.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1320 0.000512 1024 480 2816 28672 2.3521 1.67091 40.1581 52.54 96.819 96.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1340 0.000256 1024 350 512 61952 4.65914 3.41107 61.2596 104.756 174.189 174.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 380 0.000512 1024 102 704 12288 3.76134 1.67232 5.96707 52.5541 64.0948 64.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1940 0.001024 512 50 64 18944 0.364256 0.371648 13.1682 13.9443 14.0012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 0.000128 2048 80 2048 45440 39.2658 14.4012 292.175 419.465 765.474 765.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 330 0.000512 4096 110 2176 2080 11.3818 6.60173 26.7707 209.071 253.944 254.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 0.000512 1024 170 960 35720 1.66698 40.3712 52.5207 94.6009 94.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 0.000128 1024 430 640 135040 11.2276 6.8417 137.93 209.777 365.923 366.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 0.000128 512 250 768 102400 8.71699 3.41984 62.9039 104.99 180.217 180.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 0.001024 1024 130 320 17200 0.695296 6.56474 26.3083 33.6098 33.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 0.000512 1024 480 2816 28800 2.33757 1.66061 118.401 52.3823 174.883 174.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 0.000256 1024 350 512 62560 4.64826 3.42275 50.8651 104.985 164.022 164.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 0.000512 1024 102 704 12160 3.74557 1.64864 13.5716 52.1808 71.2707 71.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.001024 512 50 64 19120 0.364576 0.808832 13.2217 14.4367 14.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 0.000128 2048 80 2048 44800 39.2355 14.3873 177.077 419.282 650.141 650.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 330 0.000512 4096 110 2176 1920 11.3417 6.55782 15.9838 208.251 242.254 242.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 0.000512 1024 170 960 35680 1.6648 24.9016 52.4743 79.0837 79.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 0.000128 1024 430 640 135040 11.2082 6.84707 84.9467 209.642 312.788 312.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 0.000128 512 250 768 102400 8.69862 3.41827 40.5148 104.932 157.75 157.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 0.001024 1024 130 320 17120 0.692224 4.03046 26.2284 30.9933 31.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1320 0.000512 1024 480 2816 28480 2.3327 1.64659 72.2281 52.1727 128.479 128.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 0.000256 1024 350 512 62080 4.62451 3.40918 31.1564 104.516 143.802 143.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 0.000512 1024 102 704 11520 3.73389 1.63021 8.35386 51.762 65.603 65.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.001024 512 50 64 19040 0.362496 0.521248 13.1818 14.1084 14.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 0.000128 2048 80 2048 44160 39.2902 14.4196 144.327 417.965 616.165 616.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 330 0.000512 4096 110 2176 1920 11.4343 6.61181 13.3841 209.585 241.133 241.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 0.000512 1024 170 960 35640 1.66755 20.3557 52.521 74.5885 74.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 0.000128 1024 430 640 134400 11.2048 6.84851 69.148 209.018 296.364 296.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 0.000128 512 250 768 99840 8.64662 3.40582 32.2438 103.331 147.807 147.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 0.001024 1024 130 320 17040 0.691424 3.39962 26.1973 30.3288 30.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1320 0.000512 1024 480 2816 28800 2.3511 1.66093 59.8149 52.4863 116.415 116.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1340 0.000256 1024 350 512 61920 4.64557 3.4136 84.6663 104.659 197.485 197.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 0.000512 1024 102 704 11520 3.74531 1.63072 7.66973 51.8605 65.0336 65.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.001024 512 50 64 18960 0.362368 0.47904 13.2113 14.0917 14.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 320 0.000128 2048 80 2048 40960 39.0876 14.3125 114.969 412.965 581.496 581.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 330 0.000512 4096 110 2176 1280 11.2941 6.52867 8.34858 207.245 233.534 233.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 0.000512 1024 170 960 35520 1.66352 17.3978 52.417 71.5214 71.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1770 0.000128 1024 430 640 133120 11.1677 6.84758 62.441 208.233 288.828 288.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 0.000128 512 250 768 97280 8.74163 3.3984 27.5234 103.367 143.217 143.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 0.001024 1024 130 320 16960 0.687424 2.84691 26.153 29.73 29.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1320 0.000512 1024 480 2816 28160 2.3288 1.64045 50.3631 51.906 106.338 106.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1340 0.000256 1024 350 512 61440 4.61123 3.39027 81.2847 104.297 193.685 193.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 0.000512 1024 102 704 11520 3.73779 1.64045 7.23754 51.9148 64.6538 64.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.001024 512 50 64 18880 0.362432 0.373856 13.1352 13.9144 13.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 320 0.000128 2048 80 2048 41600 39.1832 14.4034 106.917 412.686 573.355 573.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 330 0.000512 4096 110 2176 1600 11.3254 6.52822 9.37376 207.179 234.522 234.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 0.000512 1024 170 960 35400 1.65702 16.0379 52.263 70.0008 70.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1770 0.000128 1024 430 640 132800 11.258 6.84442 56.7809 208.526 283.558 283.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 850 0.000128 512 250 768 96000 8.8663 3.40787 24.455 103.298 140.215 140.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1030 0.001024 1024 130 320 17000 0.689472 11.0068 26.2321 37.9701 38.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1320 0.000512 1024 480 2816 28000 2.3393 1.63818 45.788 51.9092 101.773 101.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1340 0.000256 1024 350 512 61600 4.64688 3.4104 86.9452 104.462 199.566 199.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 380 0.000512 1024 102 704 11200 3.77731 1.63827 6.83462 51.9205 64.3004 64.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 0.001024 512 50 64 18800 0.360416 0.416128 13.102 13.9219 13.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 0.000128 2048 80 2048 44544 39.2437 14.3626 262.837 418.797 735.396 735.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 330 0.000512 4096 110 2176 2112 11.3936 6.6152 25.8258 209.629 253.58 253.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 0.000512 1024 170 960 35712 1.66912 37.5419 52.521 91.7717 91.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 0.000128 1024 430 640 134784 11.1963 6.84019 127.324 209.44 354.946 355.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 0.000128 512 250 768 101376 8.65693 3.40992 57.4915 104.309 174.051 174.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 0.001024 1024 130 320 17184 0.694144 6.14528 26.2946 33.1758 33.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 0.000512 1024 480 2816 28800 2.34262 1.66838 109.688 52.5206 166.317 166.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 0.000256 1024 350 512 62400 4.63462 3.41424 47.0845 104.822 160.055 160.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 0.000512 1024 102 704 12288 3.73488 1.65274 12.7933 52.2728 70.5799 70.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.001024 512 50 64 19104 0.362496 0.693856 13.2155 14.3135 14.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 0.000128 2048 80 2048 43008 39.1844 14.3756 159.17 416.814 629.71 629.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 330 0.000512 4096 110 2176 1920 11.3602 6.59251 14.617 208.933 241.62 241.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 0.000512 1024 170 960 35616 1.6671 23.3923 52.4501 77.552 77.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 0.000128 1024 430 640 134400 11.2061 6.82896 79.9881 209.481 307.648 307.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 0.000128 512 250 768 98304 8.68992 3.40042 37.1404 103.309 152.726 152.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 0.001024 1024 130 320 17088 0.688224 3.97722 26.2262 30.9334 30.9905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 0.000512 1024 480 2816 28416 2.33843 1.66138 67.808 52.3188 124.227 124.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 0.000256 1024 350 512 62208 4.63094 3.40598 29.9401 104.875 142.953 143.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 0.000512 1024 102 704 11520 3.72624 1.63907 7.77261 51.8135 65.0838 65.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.001024 512 50 64 19008 0.36224 0.450336 13.1823 14.0361 14.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 320 0.000128 2048 80 2048 41472 39.2647 14.3218 126.572 414.931 595.252 595.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 330 0.000512 4096 110 2176 1728 11.328 6.5384 12.2305 208.165 238.379 238.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 0.000512 1024 170 960 35568 1.66502 19.0743 52.4562 73.2372 73.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 0.000128 1024 430 640 133632 11.1993 6.83213 64.9478 209.052 292.173 292.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 0.000128 512 250 768 96768 8.67459 3.38227 29.6277 102.31 144.179 144.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 0.001024 1024 130 320 16992 0.688224 3.1191 26.1737 30.0254 30.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 0.000512 1024 480 2816 28224 2.33485 1.6457 54.7584 52.1316 110.965 111.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 0.000256 1024 350 512 62208 4.63302 3.41053 23.9131 104.693 136.748 136.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 0.000512 1024 102 704 11520 3.7151 1.61168 6.60934 51.3736 63.4345 63.5429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.001024 512 50 64 19008 0.361792 0.360992 13.2157 13.98 14.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 320 0.000128 2048 80 2048 39936 39.3332 14.2913 110.39 413.01 577.188 577.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 330 0.000512 4096 110 2176 1536 11.3005 6.53178 9.8903 207.311 235.151 235.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 0.000512 1024 170 960 35520 1.66083 16.9294 52.4598 71.0936 71.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 0.000128 1024 430 640 133632 11.183 6.8263 57.7909 208.599 284.541 284.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 0.000128 512 250 768 98304 8.69974 3.40221 26.5752 103.38 142.24 142.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 0.001024 1024 130 320 16896 0.68608 2.90227 26.0984 29.7289 29.7861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1320 0.000512 1024 480 2816 27648 2.33472 1.64659 48.3078 51.9384 104.329 104.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 0.000256 1024 350 512 61440 4.63053 3.40288 21.4837 104.495 134.113 134.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 0.000512 1024 102 704 10752 3.79018 1.64454 5.81344 51.9523 63.3276 63.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.001024 512 50 64 18816 0.358432 0.425696 13.1154 13.9424 13.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 320 0.000128 2048 80 2048 42240 38.9911 14.2953 101.127 413.128 567.702 567.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 330 0.000512 4096 110 2176 960 11.3854 6.53011 7.07523 207.567 232.671 232.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 0.000512 1024 170 960 35520 1.66714 14.8343 52.5227 69.0669 69.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 0.000128 1024 430 640 134400 11.1826 6.84259 51.2585 209.179 278.609 278.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 0.000128 512 250 768 99840 8.63696 3.40224 23.9444 103.403 139.57 139.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 0.001024 1024 130 320 16800 0.68608 2.67901 26.0342 29.4423 29.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1320 0.000512 1024 480 2816 27840 2.3345 1.64109 42.6162 52.0091 98.7002 98.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1340 0.000256 1024 350 512 61440 4.65859 3.41242 75.8122 104.926 188.911 189.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 0.000512 1024 102 704 11520 3.75984 1.64454 6.28378 52.0169 63.8286 63.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.001024 512 50 64 18720 0.360448 0.462144 13.0826 13.9453 14.0025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 0.000128 2048 80 2048 44800 39.2977 14.4398 250.421 418.781 723.105 723.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 330 0.000512 4096 110 2176 2240 11.4325 6.61677 25.7562 209.645 253.567 253.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 0.000512 1024 170 960 35672 1.6696 35.0064 52.4719 89.1919 89.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 0.000128 1024 430 640 134848 11.2249 6.84506 119.254 209.425 346.895 346.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 0.000128 512 250 768 102144 8.71146 3.41501 56.2565 104.82 173.384 173.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 0.001024 1024 130 320 17192 0.693856 5.71283 26.3147 32.7645 32.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 0.000512 1024 480 2816 28896 2.3456 1.66704 102.931 52.5219 159.568 159.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 0.000256 1024 350 512 62496 4.64624 3.4175 44.2407 104.821 157.223 157.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 0.000512 1024 102 704 12544 3.75699 1.67046 12.4802 52.5356 70.5705 70.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.001024 512 50 64 19096 0.364096 0.753312 13.2135 14.3725 14.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 320 0.000128 2048 80 2048 44800 39.1858 14.42 159.137 418.97 631.879 632.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 330 0.000512 4096 110 2176 1792 11.3101 6.53078 13.8044 207.668 239.434 239.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 0.000512 1024 170 960 35616 1.66762 22.3383 52.4778 76.5268 76.5829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 0.000128 1024 430 640 134400 11.2355 6.83981 76.1136 209.527 303.857 303.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 0.000128 512 250 768 100352 8.64448 3.40486 35.8528 103.667 151.752 151.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 0.001024 1024 130 320 17136 0.694912 3.81629 26.3161 30.8701 30.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 0.000512 1024 480 2816 28224 2.32928 1.64592 64.1007 52.0025 120.177 120.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 0.000256 1024 350 512 62272 4.6415 3.41824 28.6973 104.903 141.759 141.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 0.000512 1024 102 704 11648 3.7409 1.64656 7.64496 52.0149 65.1731 65.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.001024 512 50 64 19040 0.361216 0.489472 13.2148 14.109 14.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 320 0.000128 2048 80 2048 43008 39.5703 14.3822 129.002 419.08 602.199 602.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 330 0.000512 4096 110 2176 1344 11.3191 6.50035 9.40733 206.727 234.072 234.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 0.000512 1024 170 960 35448 1.65536 18.645 52.3219 72.6653 72.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 0.000128 1024 430 640 134400 11.2558 6.83968 63.9417 209.581 291.764 291.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 0.000128 512 250 768 102144 8.72618 3.41395 30.853 104.897 148.071 148.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 0.001024 1024 130 320 16968 0.690592 3.21331 26.1632 30.1102 30.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 0.000512 1024 480 2816 28224 2.32637 1.62934 53.5069 51.7733 109.331 109.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 0.000256 1024 350 512 62496 4.65338 3.42333 24.1516 104.972 137.3 137.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 0.000512 1024 102 704 10752 3.71882 1.58515 5.98147 50.8804 62.2901 62.3965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.001024 512 50 64 18984 0.359776 0.41344 13.213 14.0251 14.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 320 0.000128 2048 80 2048 43008 38.9301 14.4513 113.404 414.558 581.512 581.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 330 0.000512 4096 110 2176 1792 11.3234 6.55578 10.9258 208.189 237.11 237.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 0.000512 1024 170 960 35392 1.65904 16.2259 52.329 70.2547 70.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 0.000128 1024 430 640 134400 11.2078 6.83334 56.9419 209.695 284.823 284.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 0.000128 512 250 768 93184 8.7144 3.36282 24.7296 101.346 138.335 138.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 0.001024 1024 130 320 17024 0.690272 2.81965 26.3184 29.8698 29.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 0.000512 1024 480 2816 27776 2.34275 1.64726 46.7786 52.1566 103.028 103.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 0.000256 1024 350 512 60928 4.59949 3.38499 20.3305 104.06 132.476 132.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 0.000512 1024 102 704 10752 3.70701 1.59344 5.53414 50.969 61.9323 62.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.001024 512 50 64 18816 0.360448 0.47056 13.1398 14.0122 14.0672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 320 0.000128 2048 80 2048 40320 39.111 14.2799 94.8291 413.47 561.858 561.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 330 0.000512 4096 110 2176 1120 11.2993 6.46144 8.12582 207.907 233.91 233.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 0.000512 1024 170 960 35280 1.64614 14.3733 52.7182 68.7816 68.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 0.000128 1024 430 640 132160 11.2236 6.82848 49.2613 209.806 277.264 277.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 0.000128 512 250 768 98560 8.61459 3.38771 23.142 103.497 138.826 138.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 0.001024 1024 130 320 16800 0.689344 2.59942 26.3191 29.6486 29.7031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 0.000512 1024 480 2816 28000 2.32038 1.62656 41.3907 52.0938 97.5303 97.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 0.000256 1024 350 512 61600 4.63546 3.39498 19.3318 105.211 132.673 132.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 0.000512 1024 102 704 11200 3.74621 1.62528 5.66947 52.1004 63.2658 63.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.001024 512 50 64 18760 0.360544 0.272384 13.2587 13.9332 13.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 0.000128 2048 80 2048 44032 39.2361 14.3606 240.013 417.804 711.576 711.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 330 0.000512 4096 110 2176 2048 11.398 6.61578 24.3368 209.195 251.662 251.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 0.000512 1024 170 960 35712 1.6687 34.6669 52.5023 88.8797 88.9349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 0.000128 1024 430 640 135168 11.1908 6.83267 118.905 209.631 346.703 346.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 0.000128 512 250 768 102400 8.65146 3.4129 55.717 104.582 172.55 172.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 0.001024 1024 130 320 17152 0.69424 5.65933 26.2586 32.6536 32.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 0.000512 1024 480 2816 28672 2.34406 1.66781 97.9526 52.4122 154.475 154.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 0.000256 1024 350 512 62208 4.62749 3.40582 43.8445 104.585 156.562 156.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 0.000512 1024 102 704 12288 3.74915 1.6641 12.1013 52.4291 70.0703 70.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.001024 512 50 64 19072 0.363584 0.713888 13.1941 14.3118 14.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 0.000128 2048 80 2048 43008 39.3672 14.3506 158.497 418.37 630.75 630.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 330 0.000512 4096 110 2176 2048 11.4176 6.6239 16.4577 209.91 244.528 244.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 0.000512 1024 170 960 35584 1.66125 23.0687 52.4627 77.2363 77.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 0.000128 1024 430 640 134144 11.1912 6.83219 79.6529 209.234 307.059 307.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 0.000128 512 250 768 102400 8.66557 3.41222 37.2012 104.731 154.193 154.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 0.001024 1024 130 320 17024 0.690496 3.80477 26.1874 30.7237 30.7798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 0.000512 1024 480 2816 28672 2.35424 1.67296 63.7066 52.5527 120.387 120.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 0.000256 1024 350 512 61952 4.64214 3.41024 29.6827 104.777 142.611 142.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 0.000512 1024 102 704 12288 3.76006 1.67094 8.29443 52.5629 66.4176 66.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.001024 512 50 64 18944 0.361184 0.5632 13.1633 14.1295 14.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 320 0.000128 2048 80 2048 39936 39.3099 14.2868 122.932 412.912 589.604 589.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 330 0.000512 4096 110 2176 1536 11.2969 6.53517 10.9628 207.413 236.328 236.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 0.000512 1024 170 960 35520 1.66413 18.828 52.4468 72.9812 73.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 0.000128 1024 430 640 133632 11.1855 6.82941 65.5185 208.556 292.235 292.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 0.000128 512 250 768 98304 8.70557 3.39654 29.3961 103.353 145.037 145.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 0.001024 1024 130 320 16896 0.68544 3.30112 26.1022 30.1303 30.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 0.000512 1024 480 2816 27648 2.34019 1.64454 50.4203 51.9249 106.427 106.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 0.000256 1024 350 512 61440 4.63011 3.40573 24.4482 104.477 137.056 137.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 0.000512 1024 102 704 10752 3.78643 1.64266 6.43251 51.9393 63.9291 64.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.001024 512 50 64 18816 0.360448 0.45536 13.1136 13.9711 14.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 320 0.000128 2048 80 2048 40960 39.6545 14.3536 116.477 418.674 589.325 589.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 330 0.000512 4096 110 2176 1024 11.2286 6.42461 8.5568 204.994 231.32 231.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 0.000512 1024 170 960 35328 1.65373 17.3548 52.2856 71.3369 71.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 0.000128 1024 430 640 133120 11.247 6.83024 60.3191 209.378 287.919 288.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 0.000128 512 250 768 98304 8.91523 3.41402 26.9395 104.792 144.241 144.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 0.001024 1024 130 320 16896 0.688288 2.89795 26.196 29.8267 29.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 0.000512 1024 480 2816 27648 2.30944 1.6152 45.2879 51.3395 100.65 100.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 0.000256 1024 350 512 61440 4.64448 3.41357 23.0445 104.93 136.132 136.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 0.000512 1024 102 704 10240 3.66102 1.56285 6.14691 49.9773 61.4694 61.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.001024 512 50 64 18688 0.357024 0.544192 13.0726 14.0149 14.0718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 320 0.000128 2048 80 2048 40960 39.2267 14.336 108.071 413.224 575.021 575.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 330 0.000512 4096 110 2176 1280 11.3582 6.5577 9.7831 207.851 235.667 235.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 0.000512 1024 170 960 35200 1.65274 16.1182 52.1607 69.9736 70.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 0.000128 1024 430 640 130560 11.1635 6.80026 54.3228 206.569 279.003 279.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 0.000128 512 250 768 92160 9.07222 3.39395 23.7814 103.392 139.815 139.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 0.001024 1024 130 320 16640 0.680608 2.66512 25.911 29.2998 29.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 0.000512 1024 480 2816 28160 2.33642 1.64826 42.1343 52.0709 98.2883 98.3789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 0.000256 1024 350 512 60160 4.60778 3.37514 21.185 103.567 132.834 132.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 0.000512 1024 102 704 10240 3.8233 1.64499 5.66662 52.0886 63.3489 63.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.001024 512 50 64 18560 0.357792 0.344224 13.0215 13.7643 13.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 320 0.000128 2048 80 2048 36864 39.8597 14.3077 91.6165 413.561 559.514 559.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 330 0.000512 4096 110 2176 1536 11.3856 6.56618 11.0483 208.361 237.479 237.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 0.000512 1024 170 960 35328 1.66707 15.2556 52.4616 69.4268 69.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 0.000128 1024 430 640 132096 11.0583 6.80432 53.1658 206.819 277.99 278.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 0.000128 512 250 768 86016 8.87181 3.34515 21.1587 99.3911 132.952 133.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 0.001024 1024 130 320 16512 0.679936 2.89968 25.8478 29.4685 29.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 0.000512 1024 480 2816 27648 2.35146 1.65683 38.5683 52.2099 94.8864 94.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 0.000256 1024 350 512 59904 4.61453 3.37101 20.0253 103.844 131.951 132.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 0.000512 1024 102 704 9216 3.71709 1.56883 5.08102 50.1552 60.65 60.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.001024 512 50 64 18432 0.357792 0.392032 12.9885 13.7796 13.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 320 0.000128 2048 80 2048 39424 40.1769 14.3606 218.63 419.049 692.391 692.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 320 0.000128 2048 80 2048 39424 40.0035 14.4241 211.135 419.448 685.172 685.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 320 0.000128 2048 80 2048 38912 39.9646 14.3524 135.91 417.836 608.227 608.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 320 0.000128 2048 80 2048 38400 39.8914 14.334 109.673 416.871 580.933 581.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 320 0.000128 2048 80 2048 38912 40.034 14.3677 99.418 418.259 572.242 572.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 320 0.000128 2048 80 2048 35840 39.9843 14.3005 84.0806 412.634 551.161 551.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 320 0.000128 2048 80 2048 36864 39.788 14.2922 82.8484 413.05 550.144 550.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 320 0.000128 2048 80 2048 35840 40.0997 14.4033 74.7092 414.091 543.471 543.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 320 0.000128 2048 80 2048 36864 40.4007 14.3524 72.9247 418.328 546.169 546.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 320 0.000128 2048 80 2040 39424 39.5161 14.3278 132.974 414.014 600.994 601.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 330 0.000512 4096 110 2220 1792 11.332 6.56246 29.8708 208.035 255.901 255.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1330 0.000512 1024 170 960 35392 1.65757 11.7637 52.2739 65.7395 65.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1770 0.000128 1024 430 600 130816 11.3868 6.8304 157.226 209.451 385.024 385.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 850 0.000128 512 250 780 93184 8.71184 3.37101 17.5063 101.354 131.125 131.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 0.001024 1024 130 300 17024 0.692192 7.35437 26.0956 34.1848 34.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1320 0.000512 1024 480 2760 27776 2.34038 1.65034 32.94 52.0967 89.1286 89.2211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1340 0.000256 1024 350 540 61824 4.61312 3.37904 65.3207 103.743 177.156 177.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 0.000512 1024 102 660 10752 3.7112 1.5959 13.3354 50.9145 69.6813 69.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 0.001024 512 50 60 18816 0.36256 0.865856 13.1154 14.3845 14.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 320 0.000128 2048 80 2048 43008 39.0186 14.3103 126.544 414.509 594.547 594.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 330 0.000512 4096 110 2176 1792 11.3158 6.58637 28.5981 208.189 254.793 254.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1330 0.000512 1024 170 960 35392 1.65683 11.3191 52.3346 65.3516 65.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1770 0.000128 1024 430 640 134400 11.2449 6.83328 166.464 209.696 394.371 394.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 850 0.000128 512 250 768 93184 8.71066 3.36355 17.3569 101.465 131.08 131.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 0.001024 1024 130 320 17024 0.693024 7.62227 26.3203 34.6766 34.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1320 0.000512 1024 480 2816 27776 2.34531 1.6527 32.745 52.1641 89.0071 89.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1340 0.000256 1024 350 512 60928 4.61446 3.38125 60.3836 103.868 172.352 172.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 0.000512 1024 102 704 10752 3.70307 1.59475 13.6316 51.0401 70.1031 70.2136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1940 0.001024 512 50 64 18816 0.36256 0.881536 13.1418 14.4292 14.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 320 0.000128 2048 80 2000 40320 39.1432 14.2541 119.691 409.902 583.153 583.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 330 0.000512 4096 110 2200 1120 11.3081 6.48397 18.6648 206.09 242.644 242.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1330 0.000512 1024 170 950 35280 1.64909 11.6229 52.2062 65.5223 65.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1770 0.000128 1024 430 600 132160 11.2506 6.8256 164.507 207.973 390.684 390.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 850 0.000128 512 250 750 98560 8.63331 3.38739 18.1425 102.7 133.048 133.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 0.001024 1024 130 300 17080 0.691904 7.27427 26.2812 34.29 34.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1320 0.000512 1024 480 2800 26880 2.34336 1.62362 32.5681 51.6325 88.2684 88.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1340 0.000256 1024 350 500 61600 4.65482 3.39878 62.7077 104.244 175.106 175.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 0.000512 1024 102 700 11200 3.74643 1.62454 15.0286 51.65 72.178 72.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1940 0.001024 512 50 50 18760 0.361984 0.730304 13.0863 14.2213 14.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 320 0.000128 2048 80 2016 40320 39.1403 14.2966 134.502 409.848 597.957 598.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 330 0.000512 4096 110 2208 0 6.46026 0.004448 206.06 212.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1330 0.000512 1024 170 960 35280 8.1088 11.7334 258.317 278.284 65.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1770 0.000128 1024 430 624 132160 11.2625 6.82531 167.805 207.964 394 394.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 850 0.000128 512 250 768 98560 8.624 3.38755 18.0683 102.761 133.022 133.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 0.001024 1024 130 288 17080 0.692224 7.29949 26.1626 34.1959 34.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1320 0.000512 1024 480 2784 26880 2.34672 1.62406 32.051 51.6332 87.7583 87.8499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1340 0.000256 1024 350 528 61600 4.64515 3.39914 64.6281 104.243 177.018 177.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 0.000512 1024 102 672 8960 3.85062 1.62573 11.6988 51.6486 68.9563 69.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 0.001024 512 50 48 18760 0.359872 0.704672 13.0868 14.193 14.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 320 0.000128 2048 80 2016 47104 38.8606 14.3464 166.105 417.98 637.46 637.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 330 0.000512 4096 110 2176 2560 11.4169 6.62157 41.0788 209.668 268.89 268.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1330 0.000512 1024 170 928 35712 1.67283 12.9147 52.443 67.0744 67.1309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1770 0.000128 1024 430 608 135168 11.1788 6.83008 160.475 209.033 387.649 387.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 850 0.000128 512 250 768 102400 8.6609 3.408 20.9613 104.624 137.837 137.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 0.001024 1024 130 288 17280 0.69424 7.1977 26.2051 34.1407 34.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1320 0.000512 1024 480 2784 28672 2.34899 1.67299 38.4323 52.5011 95.058 95.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1340 0.000256 1024 350 512 64000 4.63856 3.40992 62.5574 104.67 175.379 175.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 0.000512 1024 102 672 12288 3.75869 1.67322 15.4317 52.5173 73.5121 73.6206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 0.001024 512 50 64 18944 0.366592 0.92752 13.1486 14.4841 14.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 320 0.000128 2048 80 2016 38400 39.5624 14.3404 167.825 413.734 635.63 635.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 330 0.000512 4096 110 2176 1920 11.3564 6.60781 45.6949 208.975 272.732 272.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1330 0.000512 1024 170 928 35040 1.64234 19.6634 52.0479 73.3975 73.4516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1770 0.000128 1024 430 608 130560 11.158 6.79818 173.697 206.903 398.688 398.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 850 0.000128 512 250 768 92160 9.08589 3.39763 29.0614 103.556 145.28 145.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 0.001024 1024 130 288 16800 0.68688 10.5226 26.0484 37.3006 37.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1320 0.000512 1024 480 2784 26880 2.37277 1.66093 55.0007 52.3175 111.454 111.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1340 0.000256 1024 350 512 61440 4.58758 3.37766 83.2284 103.844 195.139 195.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 380 0.000512 1024 102 672 11520 3.77552 1.67795 20.4378 52.3301 78.3474 78.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1940 0.001024 512 50 64 18240 0.35616 1.24502 12.923 14.5662 14.6213
