INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/Practice/binary_adder/binary_adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/Practice/binary_adder/binary_adder.srcs/sources_1/new/Nbit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nbit_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/Practice/binary_adder/binary_adder.srcs/sim_1/new/four_bit_adder_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_bit_adder_TB'
