<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libcpuid: cpu_id_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libcpuid
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cpu_id_t Struct Reference<div class="ingroups"><a class="el" href="group__libcpuid.html">LibCPUID</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This contains the recognized CPU features/info.  
 <a href="structcpu__id__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="libcpuid_8h_source.html">libcpuid.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a77b3f88a9f6fecdb61ed2d66be6244bd"><td class="memItemLeft" align="right" valign="top">char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a77b3f88a9f6fecdb61ed2d66be6244bd">vendor_str</a> [VENDOR_STR_MAX]</td></tr>
<tr class="separator:a77b3f88a9f6fecdb61ed2d66be6244bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06aa6176f92acfe849e7a73583d1f43e"><td class="memItemLeft" align="right" valign="top">char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a06aa6176f92acfe849e7a73583d1f43e">brand_str</a> [BRAND_STR_MAX]</td></tr>
<tr class="separator:a06aa6176f92acfe849e7a73583d1f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531ac189d9462d9ecc8eb98e6a83eba5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libcpuid.html#gaee3591049f485bb93dbd26dd91684d28">cpu_vendor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a531ac189d9462d9ecc8eb98e6a83eba5">vendor</a></td></tr>
<tr class="separator:a531ac189d9462d9ecc8eb98e6a83eba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7f0f779b5986f1a89f02aa53d842a8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#afe7f0f779b5986f1a89f02aa53d842a8">flags</a> [CPU_FLAGS_MAX]</td></tr>
<tr class="separator:afe7f0f779b5986f1a89f02aa53d842a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538277e1ba0dcdacd1ced85ff707001e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a538277e1ba0dcdacd1ced85ff707001e">family</a></td></tr>
<tr class="separator:a538277e1ba0dcdacd1ced85ff707001e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6a0b806e88191ac428fc3d4b94930e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#abb6a0b806e88191ac428fc3d4b94930e">model</a></td></tr>
<tr class="separator:abb6a0b806e88191ac428fc3d4b94930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba98ac07e6ff6c1e99ee1f4726d9d3f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a5ba98ac07e6ff6c1e99ee1f4726d9d3f">stepping</a></td></tr>
<tr class="separator:a5ba98ac07e6ff6c1e99ee1f4726d9d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa453990e79712f02d887e552ef1d476b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#aa453990e79712f02d887e552ef1d476b">ext_family</a></td></tr>
<tr class="separator:aa453990e79712f02d887e552ef1d476b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a27db236be904e2ed018ab31ae91486"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a1a27db236be904e2ed018ab31ae91486">ext_model</a></td></tr>
<tr class="separator:a1a27db236be904e2ed018ab31ae91486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2702b07ab0b424946a6c5525a06bfbe"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#ab2702b07ab0b424946a6c5525a06bfbe">num_cores</a></td></tr>
<tr class="separator:ab2702b07ab0b424946a6c5525a06bfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052446102923b47cf859ffcf0f7c1845"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a052446102923b47cf859ffcf0f7c1845">num_logical_cpus</a></td></tr>
<tr class="separator:a052446102923b47cf859ffcf0f7c1845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ad9a6544e5fd9b5610824d1c66896e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#ae7ad9a6544e5fd9b5610824d1c66896e">total_logical_cpus</a></td></tr>
<tr class="separator:ae7ad9a6544e5fd9b5610824d1c66896e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521f94f25038326af09bdaa560bb40be"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a521f94f25038326af09bdaa560bb40be">l1_data_cache</a></td></tr>
<tr class="separator:a521f94f25038326af09bdaa560bb40be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84b5ce3218be087a7202cc464c3b36b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#ae84b5ce3218be087a7202cc464c3b36b">l1_instruction_cache</a></td></tr>
<tr class="separator:ae84b5ce3218be087a7202cc464c3b36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c25ec074eb46257c9a5cbe6fffd05dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a1c25ec074eb46257c9a5cbe6fffd05dc">l2_cache</a></td></tr>
<tr class="separator:a1c25ec074eb46257c9a5cbe6fffd05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a0da3e567614c4762c3e13bae0e6ad"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a21a0da3e567614c4762c3e13bae0e6ad">l3_cache</a></td></tr>
<tr class="separator:a21a0da3e567614c4762c3e13bae0e6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e8e373fa31aa5aa759c71b64e075db"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a06e8e373fa31aa5aa759c71b64e075db">l4_cache</a></td></tr>
<tr class="separator:a06e8e373fa31aa5aa759c71b64e075db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486fed01524952d4487d092834e19466"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a486fed01524952d4487d092834e19466">l1_assoc</a></td></tr>
<tr class="separator:a486fed01524952d4487d092834e19466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170254ff9438d4af1a86744b7ca4817f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a170254ff9438d4af1a86744b7ca4817f">l1_data_assoc</a></td></tr>
<tr class="separator:a170254ff9438d4af1a86744b7ca4817f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2247e54fc475b2de0d01872b3583263a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a2247e54fc475b2de0d01872b3583263a">l1_instruction_assoc</a></td></tr>
<tr class="separator:a2247e54fc475b2de0d01872b3583263a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3eb574f0137f0488613ea1476db3ec9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#af3eb574f0137f0488613ea1476db3ec9">l2_assoc</a></td></tr>
<tr class="separator:af3eb574f0137f0488613ea1476db3ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607ddc319d790219bd4e9a8824f70731"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a607ddc319d790219bd4e9a8824f70731">l3_assoc</a></td></tr>
<tr class="separator:a607ddc319d790219bd4e9a8824f70731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a680c01129926bc338be40c5f054f46"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a3a680c01129926bc338be40c5f054f46">l4_assoc</a></td></tr>
<tr class="separator:a3a680c01129926bc338be40c5f054f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042eee2276b57355c66f8896d0ee141f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a042eee2276b57355c66f8896d0ee141f">l1_cacheline</a></td></tr>
<tr class="separator:a042eee2276b57355c66f8896d0ee141f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83920fc5ae898b14041448dffdddc57"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#ac83920fc5ae898b14041448dffdddc57">l1_data_cacheline</a></td></tr>
<tr class="separator:ac83920fc5ae898b14041448dffdddc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47ea6a2e28a6ca18a022a7015941a91"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#ac47ea6a2e28a6ca18a022a7015941a91">l1_instruction_cacheline</a></td></tr>
<tr class="separator:ac47ea6a2e28a6ca18a022a7015941a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944cd9e0fe6a4106d02c99838c8e7ecd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a944cd9e0fe6a4106d02c99838c8e7ecd">l2_cacheline</a></td></tr>
<tr class="separator:a944cd9e0fe6a4106d02c99838c8e7ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a05fc3dabc91ff18bac5b7b9fa06fc8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a1a05fc3dabc91ff18bac5b7b9fa06fc8">l3_cacheline</a></td></tr>
<tr class="separator:a1a05fc3dabc91ff18bac5b7b9fa06fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6dc585f625a86f5ba545f1ea706af1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a9f6dc585f625a86f5ba545f1ea706af1">l4_cacheline</a></td></tr>
<tr class="separator:a9f6dc585f625a86f5ba545f1ea706af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec5c2819d5ab82676a39f6cae26d89c"><td class="memItemLeft" align="right" valign="top">char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#adec5c2819d5ab82676a39f6cae26d89c">cpu_codename</a> [64]</td></tr>
<tr class="separator:adec5c2819d5ab82676a39f6cae26d89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b6aff71ed7bab97f15194edac321fb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#ac8b6aff71ed7bab97f15194edac321fb">sse_size</a></td></tr>
<tr class="separator:ac8b6aff71ed7bab97f15194edac321fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff2b61f549cd224f283c49bc8bbe865"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a9ff2b61f549cd224f283c49bc8bbe865">detection_hints</a> [CPU_HINTS_MAX]</td></tr>
<tr class="separator:a9ff2b61f549cd224f283c49bc8bbe865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b162728b0d5dbaf7b3169b2096ecbc"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcpu__sgx__t.html">cpu_sgx_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__id__t.html#a89b162728b0d5dbaf7b3169b2096ecbc">sgx</a></td></tr>
<tr class="separator:a89b162728b0d5dbaf7b3169b2096ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This contains the recognized CPU features/info. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a06aa6176f92acfe849e7a73583d1f43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06aa6176f92acfe849e7a73583d1f43e">&#9670;&nbsp;</a></span>brand_str</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char cpu_id_t::brand_str[BRAND_STR_MAX]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>contains the brand string, e.g. "Intel(R) Xeon(TM) CPU 2.40GHz" </p>

</div>
</div>
<a id="adec5c2819d5ab82676a39f6cae26d89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec5c2819d5ab82676a39f6cae26d89c">&#9670;&nbsp;</a></span>cpu_codename</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char cpu_id_t::cpu_codename[64]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The brief and human-friendly CPU codename, which was recognized.<br  />
 Examples: </p><div class="fragment"><div class="line">+--------+--------+-------+-------+-------+---------------------------------------+-----------------------+</div>
<div class="line">| Vendor | Family | Model | Step. | Cache |       Brand String                    | <a class="code" href="structcpu__id__t.html">cpu_id_t</a>.<a class="code" href="structcpu__id__t.html#adec5c2819d5ab82676a39f6cae26d89c">cpu_codename</a> |</div>
<div class="line">+--------+--------+-------+-------+-------+---------------------------------------+-----------------------+</div>
<div class="line">| AMD    |      6 |     8 |     0 |   256 | (not available - will be ignored)     | <span class="stringliteral">&quot;K6-2&quot;</span>                |</div>
<div class="line">| Intel  |     15 |     2 |     5 |   512 | <span class="stringliteral">&quot;Intel(R) Xeon(TM) CPU 2.40GHz&quot;</span>       | <span class="stringliteral">&quot;Xeon (Prestonia)&quot;</span>    |</div>
<div class="line">| Intel  |      6 |    15 |    11 |  4096 | <span class="stringliteral">&quot;Intel(R) Core(TM)2 Duo CPU E6550...&quot;</span> | <span class="stringliteral">&quot;Conroe (Core 2 Duo)&quot;</span> |</div>
<div class="line">| AMD    |     15 |    35 |     2 |  1024 | <span class="stringliteral">&quot;Dual Core AMD Opteron(tm) Proces...&quot;</span> | <span class="stringliteral">&quot;Opteron (Dual Core)&quot;</span> |</div>
<div class="line">+--------+--------+-------+-------+-------+---------------------------------------+-----------------------+</div>
<div class="ttc" id="astructcpu__id__t_html"><div class="ttname"><a href="structcpu__id__t.html">cpu_id_t</a></div><div class="ttdoc">This contains the recognized CPU features/info.</div><div class="ttdef"><b>Definition:</b> libcpuid.h:233</div></div>
<div class="ttc" id="astructcpu__id__t_html_adec5c2819d5ab82676a39f6cae26d89c"><div class="ttname"><a href="structcpu__id__t.html#adec5c2819d5ab82676a39f6cae26d89c">cpu_id_t::cpu_codename</a></div><div class="ttdeci">char cpu_codename[64]</div><div class="ttdef"><b>Definition:</b> libcpuid.h:374</div></div>
</div><!-- fragment --> 
</div>
</div>
<a id="a9ff2b61f549cd224f283c49bc8bbe865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff2b61f549cd224f283c49bc8bbe865">&#9670;&nbsp;</a></span>detection_hints</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cpu_id_t::detection_hints[CPU_HINTS_MAX]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>contain miscellaneous detection information. Used to test about specifics of certain detected features. See <a class="el" href="group__libcpuid.html#gada395ff8a06f8f37d09a4a07926aa661">CPU_HINT_*</a> macros below. </p><dl class="section see"><dt>See also</dt><dd>Hints </dd></dl>

</div>
</div>
<a id="aa453990e79712f02d887e552ef1d476b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa453990e79712f02d887e552ef1d476b">&#9670;&nbsp;</a></span>ext_family</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::ext_family</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU display ("true") family (computed as BaseFamily[3:0]+ExtendedFamily[7:0]) </p>

</div>
</div>
<a id="a1a27db236be904e2ed018ab31ae91486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a27db236be904e2ed018ab31ae91486">&#9670;&nbsp;</a></span>ext_model</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::ext_model</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU display ("true") model (computed as (ExtendedModel[3:0]&lt;&lt;4) + BaseModel[3:0]) For detailed discussion about what BaseModel / ExtendedModel / Model are, see Github issue #150. </p>

</div>
</div>
<a id="a538277e1ba0dcdacd1ced85ff707001e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538277e1ba0dcdacd1ced85ff707001e">&#9670;&nbsp;</a></span>family</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::family</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU family (BaseFamily[3:0]) </p>

</div>
</div>
<a id="afe7f0f779b5986f1a89f02aa53d842a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7f0f779b5986f1a89f02aa53d842a8">&#9670;&nbsp;</a></span>flags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cpu_id_t::flags[CPU_FLAGS_MAX]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>contain CPU flags. Used to test for features. See the <a class="el" href="group__libcpuid.html#ga4c0b398deee739a645387c7329a4c289">CPU_FEATURE_*</a> macros below. </p><dl class="section see"><dt>See also</dt><dd>Features </dd></dl>

</div>
</div>
<a id="a486fed01524952d4487d092834e19466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486fed01524952d4487d092834e19466">&#9670;&nbsp;</a></span>l1_assoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_assoc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache associativity for the L1 data cache. -1 if undetermined </p><dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000001">Deprecated:</a></b></dt><dd>replaced by <a class="el" href="structcpu__id__t.html#a170254ff9438d4af1a86744b7ca4817f">cpu_id_t::l1_data_assoc</a> </dd></dl>

</div>
</div>
<a id="a042eee2276b57355c66f8896d0ee141f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042eee2276b57355c66f8896d0ee141f">&#9670;&nbsp;</a></span>l1_cacheline</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_cacheline</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache-line size for L1 data cache. -1 if undetermined </p><dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000002">Deprecated:</a></b></dt><dd>replaced by <a class="el" href="structcpu__id__t.html#ac83920fc5ae898b14041448dffdddc57">cpu_id_t::l1_data_cacheline</a> </dd></dl>

</div>
</div>
<a id="a170254ff9438d4af1a86744b7ca4817f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170254ff9438d4af1a86744b7ca4817f">&#9670;&nbsp;</a></span>l1_data_assoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_data_assoc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache associativity for the L1 data cache. -1 if undetermined </p>

</div>
</div>
<a id="a521f94f25038326af09bdaa560bb40be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521f94f25038326af09bdaa560bb40be">&#9670;&nbsp;</a></span>l1_data_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_data_cache</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L1 data cache size in KB. Could be zero, if the CPU lacks cache. If the size cannot be determined, it will be -1. </p>

</div>
</div>
<a id="ac83920fc5ae898b14041448dffdddc57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83920fc5ae898b14041448dffdddc57">&#9670;&nbsp;</a></span>l1_data_cacheline</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_data_cacheline</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache-line size for L1 data cache. -1 if undetermined </p>

</div>
</div>
<a id="a2247e54fc475b2de0d01872b3583263a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2247e54fc475b2de0d01872b3583263a">&#9670;&nbsp;</a></span>l1_instruction_assoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_instruction_assoc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache associativity for the L1 intruction cache. -1 if undetermined </p>

</div>
</div>
<a id="ae84b5ce3218be087a7202cc464c3b36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84b5ce3218be087a7202cc464c3b36b">&#9670;&nbsp;</a></span>l1_instruction_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_instruction_cache</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L1 instruction cache size in KB. Could be zero, if the CPU lacks cache. If the size cannot be determined, it will be -1. </p><dl class="section note"><dt>Note</dt><dd>On some Intel CPUs, whose instruction cache is in fact a trace cache, the size will be expressed in K uOps. </dd></dl>

</div>
</div>
<a id="ac47ea6a2e28a6ca18a022a7015941a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47ea6a2e28a6ca18a022a7015941a91">&#9670;&nbsp;</a></span>l1_instruction_cacheline</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l1_instruction_cacheline</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache-line size for L1 intruction cache. -1 if undetermined </p>

</div>
</div>
<a id="af3eb574f0137f0488613ea1476db3ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3eb574f0137f0488613ea1476db3ec9">&#9670;&nbsp;</a></span>l2_assoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l2_assoc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache associativity for the L2 cache. -1 if undetermined </p>

</div>
</div>
<a id="a1c25ec074eb46257c9a5cbe6fffd05dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c25ec074eb46257c9a5cbe6fffd05dc">&#9670;&nbsp;</a></span>l2_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l2_cache</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2 cache size in KB. Could be zero, if the CPU lacks L2 cache. If the size of the cache could not be determined, it will be -1 </p>

</div>
</div>
<a id="a944cd9e0fe6a4106d02c99838c8e7ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944cd9e0fe6a4106d02c99838c8e7ecd">&#9670;&nbsp;</a></span>l2_cacheline</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l2_cacheline</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache-line size for L2 cache. -1 if undetermined </p>

</div>
</div>
<a id="a607ddc319d790219bd4e9a8824f70731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607ddc319d790219bd4e9a8824f70731">&#9670;&nbsp;</a></span>l3_assoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l3_assoc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache associativity for the L3 cache. -1 if undetermined </p>

</div>
</div>
<a id="a21a0da3e567614c4762c3e13bae0e6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a0da3e567614c4762c3e13bae0e6ad">&#9670;&nbsp;</a></span>l3_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l3_cache</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L3 cache size in KB. Zero on most systems </p>

</div>
</div>
<a id="a1a05fc3dabc91ff18bac5b7b9fa06fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a05fc3dabc91ff18bac5b7b9fa06fc8">&#9670;&nbsp;</a></span>l3_cacheline</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l3_cacheline</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache-line size for L3 cache. -1 if undetermined </p>

</div>
</div>
<a id="a3a680c01129926bc338be40c5f054f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a680c01129926bc338be40c5f054f46">&#9670;&nbsp;</a></span>l4_assoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l4_assoc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache associativity for the L4 cache. -1 if undetermined </p>

</div>
</div>
<a id="a06e8e373fa31aa5aa759c71b64e075db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06e8e373fa31aa5aa759c71b64e075db">&#9670;&nbsp;</a></span>l4_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l4_cache</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L4 cache size in KB. Zero on most systems </p>

</div>
</div>
<a id="a9f6dc585f625a86f5ba545f1ea706af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6dc585f625a86f5ba545f1ea706af1">&#9670;&nbsp;</a></span>l4_cacheline</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::l4_cacheline</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache-line size for L4 cache. -1 if undetermined </p>

</div>
</div>
<a id="abb6a0b806e88191ac428fc3d4b94930e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6a0b806e88191ac428fc3d4b94930e">&#9670;&nbsp;</a></span>model</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::model</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU model (BaseModel[3:0]) </p>

</div>
</div>
<a id="ab2702b07ab0b424946a6c5525a06bfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2702b07ab0b424946a6c5525a06bfbe">&#9670;&nbsp;</a></span>num_cores</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::num_cores</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of CPU cores on the current processor </p>

</div>
</div>
<a id="a052446102923b47cf859ffcf0f7c1845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052446102923b47cf859ffcf0f7c1845">&#9670;&nbsp;</a></span>num_logical_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::num_logical_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of logical processors on the current processor. Could be more than the number of physical cores, e.g. when the processor has HyperThreading. </p>

</div>
</div>
<a id="a89b162728b0d5dbaf7b3169b2096ecbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b162728b0d5dbaf7b3169b2096ecbc">&#9670;&nbsp;</a></span>sgx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcpu__sgx__t.html">cpu_sgx_t</a> cpu_id_t::sgx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>contains information about SGX features if the processor, if present </p>

</div>
</div>
<a id="ac8b6aff71ed7bab97f15194edac321fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b6aff71ed7bab97f15194edac321fb">&#9670;&nbsp;</a></span>sse_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::sse_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSE execution unit size (64 or 128; -1 if N/A) </p>

</div>
</div>
<a id="a5ba98ac07e6ff6c1e99ee1f4726d9d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba98ac07e6ff6c1e99ee1f4726d9d3f">&#9670;&nbsp;</a></span>stepping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::stepping</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU stepping </p>

</div>
</div>
<a id="ae7ad9a6544e5fd9b5610824d1c66896e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ad9a6544e5fd9b5610824d1c66896e">&#9670;&nbsp;</a></span>total_logical_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t cpu_id_t::total_logical_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The total number of logical processors. The same value is available through <a class="el" href="group__libcpuid.html#ga1951ec0d29f43037df5e2e14cbae44b3">cpuid_get_total_cpus</a>.</p>
<p>This is num_logical_cpus * {total physical processors in the system} (but only on a real system, under a VM this number may be lower).</p>
<p>If you're writing a multithreaded program and you want to run it on all CPUs, this is the number of threads you need.</p>
<dl class="section note"><dt>Note</dt><dd>in a VM, this will exactly match the number of CPUs set in the VM's configuration. </dd></dl>

</div>
</div>
<a id="a531ac189d9462d9ecc8eb98e6a83eba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531ac189d9462d9ecc8eb98e6a83eba5">&#9670;&nbsp;</a></span>vendor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libcpuid.html#gaee3591049f485bb93dbd26dd91684d28">cpu_vendor_t</a> cpu_id_t::vendor</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>contains the recognized CPU vendor </p>

</div>
</div>
<a id="a77b3f88a9f6fecdb61ed2d66be6244bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b3f88a9f6fecdb61ed2d66be6244bd">&#9670;&nbsp;</a></span>vendor_str</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char cpu_id_t::vendor_str[VENDOR_STR_MAX]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>contains the CPU vendor string, e.g. "GenuineIntel" </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>rts/lib/libcpuid/libcpuid/<a class="el" href="libcpuid_8h_source.html">libcpuid.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
