#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd3fbd050 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x7fffd3ff4060_0 .var "clk", 0 0;
v0x7fffd3ff4120_0 .net "dataadr", 31 0, v0x7fffd3fead10_0;  1 drivers
v0x7fffd3ff41e0_0 .net "memwrite", 0 0, v0x7fffd3fe96c0_0;  1 drivers
v0x7fffd3ff4280_0 .var "reset", 0 0;
v0x7fffd3ff43b0_0 .net "writedata", 31 0, L_0x7fffd4005810;  1 drivers
E_0x7fffd3f73970 .event negedge, v0x7fffd3fe6e00_0;
S_0x7fffd3fb8b10 .scope module, "dut" "top" 2 11, 3 4 0, S_0x7fffd3fbd050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x7fffd3ff3900_0 .net "clk", 0 0, v0x7fffd3ff4060_0;  1 drivers
v0x7fffd3ff39c0_0 .net "dataadr", 31 0, v0x7fffd3fead10_0;  alias, 1 drivers
v0x7fffd3ff3a80_0 .net "instr", 31 0, L_0x7fffd40075a0;  1 drivers
v0x7fffd3ff3b20_0 .net "memwrite", 0 0, v0x7fffd3fe96c0_0;  alias, 1 drivers
v0x7fffd3ff3c50_0 .net "pc", 31 0, v0x7fffd3fed320_0;  1 drivers
v0x7fffd3ff3d10_0 .net "readdata", 31 0, L_0x7fffd4008360;  1 drivers
v0x7fffd3ff3e60_0 .net "reset", 0 0, v0x7fffd3ff4280_0;  1 drivers
v0x7fffd3ff3f00_0 .net "writedata", 31 0, L_0x7fffd4005810;  alias, 1 drivers
S_0x7fffd3fb6ff0 .scope module, "dmem" "dmem" 3 14, 4 4 0, S_0x7fffd3fb8b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memwrite"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
v0x7fffd3fb9840 .array "RAM", 0 255, 7 0;
v0x7fffd3fb4020_0 .net *"_s0", 7 0, L_0x7fffd4007730;  1 drivers
v0x7fffd3fe6020_0 .net *"_s10", 32 0, L_0x7fffd4007a70;  1 drivers
v0x7fffd3fe60e0_0 .net *"_s12", 7 0, L_0x7fffd4007c30;  1 drivers
v0x7fffd3fe61c0_0 .net *"_s14", 32 0, L_0x7fffd4007cd0;  1 drivers
L_0x7fcd88d60570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe62a0_0 .net *"_s17", 0 0, L_0x7fcd88d60570;  1 drivers
L_0x7fcd88d605b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe6380_0 .net/2u *"_s18", 32 0, L_0x7fcd88d605b8;  1 drivers
v0x7fffd3fe6460_0 .net *"_s2", 7 0, L_0x7fffd40078e0;  1 drivers
v0x7fffd3fe6540_0 .net *"_s20", 32 0, L_0x7fffd4007e00;  1 drivers
v0x7fffd3fe6620_0 .net *"_s22", 7 0, L_0x7fffd4007f90;  1 drivers
v0x7fffd3fe6700_0 .net *"_s24", 32 0, L_0x7fffd4008080;  1 drivers
L_0x7fcd88d60600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe67e0_0 .net *"_s27", 0 0, L_0x7fcd88d60600;  1 drivers
L_0x7fcd88d60648 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe68c0_0 .net/2u *"_s28", 32 0, L_0x7fcd88d60648;  1 drivers
v0x7fffd3fe69a0_0 .net *"_s30", 32 0, L_0x7fffd4008170;  1 drivers
v0x7fffd3fe6a80_0 .net *"_s4", 32 0, L_0x7fffd4007980;  1 drivers
L_0x7fcd88d604e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe6b60_0 .net *"_s7", 0 0, L_0x7fcd88d604e0;  1 drivers
L_0x7fcd88d60528 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe6c40_0 .net/2u *"_s8", 32 0, L_0x7fcd88d60528;  1 drivers
v0x7fffd3fe6d20_0 .net "address", 31 0, v0x7fffd3fead10_0;  alias, 1 drivers
v0x7fffd3fe6e00_0 .net "clk", 0 0, v0x7fffd3ff4060_0;  alias, 1 drivers
v0x7fffd3fe6ec0_0 .net "memwrite", 0 0, v0x7fffd3fe96c0_0;  alias, 1 drivers
v0x7fffd3fe6f80_0 .net "rd", 31 0, L_0x7fffd4008360;  alias, 1 drivers
v0x7fffd3fe7060_0 .net "wd", 31 0, L_0x7fffd4005810;  alias, 1 drivers
E_0x7fffd3f6f150 .event posedge, v0x7fffd3fe6e00_0;
L_0x7fffd4007730 .array/port v0x7fffd3fb9840, v0x7fffd3fead10_0;
L_0x7fffd40078e0 .array/port v0x7fffd3fb9840, L_0x7fffd4007a70;
L_0x7fffd4007980 .concat [ 32 1 0 0], v0x7fffd3fead10_0, L_0x7fcd88d604e0;
L_0x7fffd4007a70 .arith/sum 33, L_0x7fffd4007980, L_0x7fcd88d60528;
L_0x7fffd4007c30 .array/port v0x7fffd3fb9840, L_0x7fffd4007e00;
L_0x7fffd4007cd0 .concat [ 32 1 0 0], v0x7fffd3fead10_0, L_0x7fcd88d60570;
L_0x7fffd4007e00 .arith/sum 33, L_0x7fffd4007cd0, L_0x7fcd88d605b8;
L_0x7fffd4007f90 .array/port v0x7fffd3fb9840, L_0x7fffd4008170;
L_0x7fffd4008080 .concat [ 32 1 0 0], v0x7fffd3fead10_0, L_0x7fcd88d60600;
L_0x7fffd4008170 .arith/sum 33, L_0x7fffd4008080, L_0x7fcd88d60648;
L_0x7fffd4008360 .concat [ 8 8 8 8], L_0x7fffd4007f90, L_0x7fffd4007c30, L_0x7fffd40078e0, L_0x7fffd4007730;
S_0x7fffd3fe71e0 .scope module, "imem" "imem" 3 13, 5 4 0, S_0x7fffd3fb8b10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "rd"
v0x7fffd3fe7380 .array "RAM", 71 0, 7 0;
v0x7fffd3fe7460_0 .net *"_s0", 7 0, L_0x7fffd40068e0;  1 drivers
v0x7fffd3fe7540_0 .net *"_s10", 32 0, L_0x7fffd4006bd0;  1 drivers
v0x7fffd3fe7600_0 .net *"_s12", 7 0, L_0x7fffd4006d60;  1 drivers
v0x7fffd3fe76e0_0 .net *"_s14", 32 0, L_0x7fffd4006e00;  1 drivers
L_0x7fcd88d603c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe77c0_0 .net *"_s17", 0 0, L_0x7fcd88d603c0;  1 drivers
L_0x7fcd88d60408 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe78a0_0 .net/2u *"_s18", 32 0, L_0x7fcd88d60408;  1 drivers
v0x7fffd3fe7980_0 .net *"_s2", 7 0, L_0x7fffd4006980;  1 drivers
v0x7fffd3fe7a60_0 .net *"_s20", 32 0, L_0x7fffd4006f30;  1 drivers
v0x7fffd3fe7b40_0 .net *"_s22", 7 0, L_0x7fffd40070c0;  1 drivers
v0x7fffd3fe7c20_0 .net *"_s24", 32 0, L_0x7fffd40071b0;  1 drivers
L_0x7fcd88d60450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe7d00_0 .net *"_s27", 0 0, L_0x7fcd88d60450;  1 drivers
L_0x7fcd88d60498 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe7de0_0 .net/2u *"_s28", 32 0, L_0x7fcd88d60498;  1 drivers
v0x7fffd3fe7ec0_0 .net *"_s30", 32 0, L_0x7fffd40073b0;  1 drivers
v0x7fffd3fe7fa0_0 .net *"_s4", 32 0, L_0x7fffd4006a20;  1 drivers
L_0x7fcd88d60330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe8080_0 .net *"_s7", 0 0, L_0x7fcd88d60330;  1 drivers
L_0x7fcd88d60378 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fe8160_0 .net/2u *"_s8", 32 0, L_0x7fcd88d60378;  1 drivers
v0x7fffd3fe8240_0 .net "a", 31 0, v0x7fffd3fed320_0;  alias, 1 drivers
v0x7fffd3fe8320_0 .net "rd", 31 0, L_0x7fffd40075a0;  alias, 1 drivers
L_0x7fffd40068e0 .array/port v0x7fffd3fe7380, v0x7fffd3fed320_0;
L_0x7fffd4006980 .array/port v0x7fffd3fe7380, L_0x7fffd4006bd0;
L_0x7fffd4006a20 .concat [ 32 1 0 0], v0x7fffd3fed320_0, L_0x7fcd88d60330;
L_0x7fffd4006bd0 .arith/sum 33, L_0x7fffd4006a20, L_0x7fcd88d60378;
L_0x7fffd4006d60 .array/port v0x7fffd3fe7380, L_0x7fffd4006f30;
L_0x7fffd4006e00 .concat [ 32 1 0 0], v0x7fffd3fed320_0, L_0x7fcd88d603c0;
L_0x7fffd4006f30 .arith/sum 33, L_0x7fffd4006e00, L_0x7fcd88d60408;
L_0x7fffd40070c0 .array/port v0x7fffd3fe7380, L_0x7fffd40073b0;
L_0x7fffd40071b0 .concat [ 32 1 0 0], v0x7fffd3fed320_0, L_0x7fcd88d60450;
L_0x7fffd40073b0 .arith/sum 33, L_0x7fffd40071b0, L_0x7fcd88d60498;
L_0x7fffd40075a0 .concat [ 8 8 8 8], L_0x7fffd40070c0, L_0x7fffd4006d60, L_0x7fffd4006980, L_0x7fffd40068e0;
S_0x7fffd3fe8460 .scope module, "mips" "mips" 3 12, 6 5 0, S_0x7fffd3fb8b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x7fffd3ff2830_0 .net "alucontrol", 2 0, v0x7fffd3fe8c60_0;  1 drivers
v0x7fffd3ff2910_0 .net "aluout", 31 0, v0x7fffd3fead10_0;  alias, 1 drivers
v0x7fffd3ff29d0_0 .net "alusrc", 0 0, v0x7fffd3fe9380_0;  1 drivers
v0x7fffd3ff2b00_0 .net "clk", 0 0, v0x7fffd3ff4060_0;  alias, 1 drivers
v0x7fffd3ff2c30_0 .net "instr", 31 0, L_0x7fffd40075a0;  alias, 1 drivers
v0x7fffd3ff2cd0_0 .net "jump", 0 0, v0x7fffd3fe94f0_0;  1 drivers
v0x7fffd3ff2e00_0 .net "memtoreg", 0 0, v0x7fffd3fe95b0_0;  1 drivers
v0x7fffd3ff2f30_0 .net "memwrite", 0 0, v0x7fffd3fe96c0_0;  alias, 1 drivers
v0x7fffd3ff2fd0_0 .net "pc", 31 0, v0x7fffd3fed320_0;  alias, 1 drivers
v0x7fffd3ff31b0_0 .net "pcsrc", 0 0, L_0x7fffd3ff4450;  1 drivers
v0x7fffd3ff3250_0 .net "readdata", 31 0, L_0x7fffd4008360;  alias, 1 drivers
v0x7fffd3ff3310_0 .net "regdst", 0 0, v0x7fffd3fe9820_0;  1 drivers
v0x7fffd3ff3440_0 .net "regwrite", 0 0, v0x7fffd3fe98e0_0;  1 drivers
v0x7fffd3ff3570_0 .net "reset", 0 0, v0x7fffd3ff4280_0;  alias, 1 drivers
v0x7fffd3ff3610_0 .net "writedata", 31 0, L_0x7fffd4005810;  alias, 1 drivers
v0x7fffd3ff3760_0 .net "zero", 0 0, v0x7fffd3feae00_0;  1 drivers
L_0x7fffd3ff4620 .part L_0x7fffd40075a0, 26, 6;
L_0x7fffd3ff4770 .part L_0x7fffd40075a0, 0, 6;
S_0x7fffd3fe8700 .scope module, "c" "controller" 6 20, 7 5 0, S_0x7fffd3fe8460;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 3 "alucontrol"
L_0x7fffd3ff4450 .functor AND 1, v0x7fffd3fe9420_0, v0x7fffd3feae00_0, C4<1>, C4<1>;
v0x7fffd3fe9ac0_0 .net "alucontrol", 2 0, v0x7fffd3fe8c60_0;  alias, 1 drivers
v0x7fffd3fe9bd0_0 .net "aluop", 2 0, v0x7fffd3fe92a0_0;  1 drivers
v0x7fffd3fe9c70_0 .net "alusrc", 0 0, v0x7fffd3fe9380_0;  alias, 1 drivers
v0x7fffd3fe9d40_0 .net "branch", 0 0, v0x7fffd3fe9420_0;  1 drivers
v0x7fffd3fe9e10_0 .net "funct", 5 0, L_0x7fffd3ff4770;  1 drivers
v0x7fffd3fe9f00_0 .net "jump", 0 0, v0x7fffd3fe94f0_0;  alias, 1 drivers
v0x7fffd3fe9fd0_0 .net "memtoreg", 0 0, v0x7fffd3fe95b0_0;  alias, 1 drivers
v0x7fffd3fea0a0_0 .net "memwrite", 0 0, v0x7fffd3fe96c0_0;  alias, 1 drivers
v0x7fffd3fea190_0 .net "op", 5 0, L_0x7fffd3ff4620;  1 drivers
v0x7fffd3fea2c0_0 .net "pcsrc", 0 0, L_0x7fffd3ff4450;  alias, 1 drivers
v0x7fffd3fea360_0 .net "regdst", 0 0, v0x7fffd3fe9820_0;  alias, 1 drivers
v0x7fffd3fea430_0 .net "regwrite", 0 0, v0x7fffd3fe98e0_0;  alias, 1 drivers
v0x7fffd3fea500_0 .net "zero", 0 0, v0x7fffd3feae00_0;  alias, 1 drivers
S_0x7fffd3fe89e0 .scope module, "ad" "aludec" 7 19, 8 4 0, S_0x7fffd3fe8700;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 3 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x7fffd3fe8c60_0 .var "alucontrol", 2 0;
v0x7fffd3fe8d60_0 .net "aluop", 2 0, v0x7fffd3fe92a0_0;  alias, 1 drivers
v0x7fffd3fe8e40_0 .net "funct", 5 0, L_0x7fffd3ff4770;  alias, 1 drivers
E_0x7fffd3f6f4b0 .event edge, v0x7fffd3fe8d60_0, v0x7fffd3fe8e40_0;
S_0x7fffd3fe8f80 .scope module, "md" "maindec" 7 16, 9 4 0, S_0x7fffd3fe8700;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 3 "aluop"
v0x7fffd3fe92a0_0 .var "aluop", 2 0;
v0x7fffd3fe9380_0 .var "alusrc", 0 0;
v0x7fffd3fe9420_0 .var "branch", 0 0;
v0x7fffd3fe94f0_0 .var "jump", 0 0;
v0x7fffd3fe95b0_0 .var "memtoreg", 0 0;
v0x7fffd3fe96c0_0 .var "memwrite", 0 0;
v0x7fffd3fe9760_0 .net "op", 5 0, L_0x7fffd3ff4620;  alias, 1 drivers
v0x7fffd3fe9820_0 .var "regdst", 0 0;
v0x7fffd3fe98e0_0 .var "regwrite", 0 0;
E_0x7fffd3fcb640 .event edge, v0x7fffd3fe9760_0;
S_0x7fffd3fea660 .scope module, "dp" "datapath" 6 24, 10 12 0, S_0x7fffd3fe8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x7fffd3ff0d90_0 .net *"_s3", 3 0, L_0x7fffd4004f20;  1 drivers
v0x7fffd3ff0e90_0 .net *"_s5", 25 0, L_0x7fffd4004fc0;  1 drivers
L_0x7fcd88d600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3ff0f70_0 .net/2u *"_s6", 1 0, L_0x7fcd88d600a8;  1 drivers
v0x7fffd3ff1030_0 .net "alucontrol", 2 0, v0x7fffd3fe8c60_0;  alias, 1 drivers
v0x7fffd3ff10f0_0 .net "aluout", 31 0, v0x7fffd3fead10_0;  alias, 1 drivers
v0x7fffd3ff11b0_0 .net "alusrc", 0 0, v0x7fffd3fe9380_0;  alias, 1 drivers
v0x7fffd3ff1250_0 .net "clk", 0 0, v0x7fffd3ff4060_0;  alias, 1 drivers
v0x7fffd3ff12f0_0 .net "instr", 31 0, L_0x7fffd40075a0;  alias, 1 drivers
v0x7fffd3ff13b0_0 .net "jump", 0 0, v0x7fffd3fe94f0_0;  alias, 1 drivers
v0x7fffd3ff14e0_0 .net "memtoreg", 0 0, v0x7fffd3fe95b0_0;  alias, 1 drivers
v0x7fffd3ff1580_0 .net "pc", 31 0, v0x7fffd3fed320_0;  alias, 1 drivers
v0x7fffd3ff1620_0 .net "pcbranch", 31 0, L_0x7fffd4004b90;  1 drivers
v0x7fffd3ff16e0_0 .net "pcnext", 31 0, L_0x7fffd4004df0;  1 drivers
v0x7fffd3ff17f0_0 .net "pcnextbr", 31 0, L_0x7fffd4004cc0;  1 drivers
v0x7fffd3ff1900_0 .net "pcplus4", 31 0, L_0x7fffd3ff4810;  1 drivers
v0x7fffd3ff19c0_0 .net "pcsrc", 0 0, L_0x7fffd3ff4450;  alias, 1 drivers
v0x7fffd3ff1ab0_0 .net "readdata", 31 0, L_0x7fffd4008360;  alias, 1 drivers
v0x7fffd3ff1cd0_0 .net "regdst", 0 0, v0x7fffd3fe9820_0;  alias, 1 drivers
v0x7fffd3ff1d70_0 .net "regwrite", 0 0, v0x7fffd3fe98e0_0;  alias, 1 drivers
v0x7fffd3ff1e10_0 .net "reset", 0 0, v0x7fffd3ff4280_0;  alias, 1 drivers
v0x7fffd3ff1eb0_0 .net "result", 31 0, L_0x7fffd4005ee0;  1 drivers
v0x7fffd3ff1fa0_0 .net "signim", 31 0, L_0x7fffd4006580;  1 drivers
v0x7fffd3ff2060_0 .net "signimmsh", 31 0, L_0x7fffd4004af0;  1 drivers
v0x7fffd3ff2170_0 .net "srca", 31 0, L_0x7fffd40052e0;  1 drivers
v0x7fffd3ff2280_0 .net "srcb", 31 0, L_0x7fffd4006840;  1 drivers
v0x7fffd3ff2390_0 .net "writedata", 31 0, L_0x7fffd4005810;  alias, 1 drivers
v0x7fffd3ff2450_0 .net "writereg", 4 0, L_0x7fffd4005c20;  1 drivers
v0x7fffd3ff2560_0 .net "zero", 0 0, v0x7fffd3feae00_0;  alias, 1 drivers
L_0x7fffd4004f20 .part L_0x7fffd3ff4810, 28, 4;
L_0x7fffd4004fc0 .part L_0x7fffd40075a0, 0, 26;
L_0x7fffd4005060 .concat [ 2 26 4 0], L_0x7fcd88d600a8, L_0x7fffd4004fc0, L_0x7fffd4004f20;
L_0x7fffd40059a0 .part L_0x7fffd40075a0, 21, 5;
L_0x7fffd4005a70 .part L_0x7fffd40075a0, 16, 5;
L_0x7fffd4005cc0 .part L_0x7fffd40075a0, 16, 5;
L_0x7fffd4005df0 .part L_0x7fffd40075a0, 11, 5;
L_0x7fffd4006750 .part L_0x7fffd40075a0, 0, 16;
S_0x7fffd3fea800 .scope module, "Alu" "alu" 10 54, 11 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffd3feaa40_0 .net "a", 31 0, L_0x7fffd40052e0;  alias, 1 drivers
v0x7fffd3feab40_0 .net "aluop", 2 0, v0x7fffd3fe8c60_0;  alias, 1 drivers
v0x7fffd3feac50_0 .net "b", 31 0, L_0x7fffd4006840;  alias, 1 drivers
v0x7fffd3fead10_0 .var "result", 31 0;
v0x7fffd3feae00_0 .var "zero", 0 0;
E_0x7fffd3fcb680 .event edge, v0x7fffd3fe8c60_0, v0x7fffd3feaa40_0, v0x7fffd3feac50_0;
S_0x7fffd3feaf80 .scope module, "immsh" "sl2" 10 34, 12 3 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffd3feb1b0_0 .net *"_s1", 29 0, L_0x7fffd40049c0;  1 drivers
L_0x7fcd88d60060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3feb2b0_0 .net/2u *"_s2", 1 0, L_0x7fcd88d60060;  1 drivers
v0x7fffd3feb390_0 .net "a", 31 0, L_0x7fffd4006580;  alias, 1 drivers
v0x7fffd3feb450_0 .net "y", 31 0, L_0x7fffd4004af0;  alias, 1 drivers
L_0x7fffd40049c0 .part L_0x7fffd4006580, 0, 30;
L_0x7fffd4004af0 .concat [ 2 30 0 0], L_0x7fcd88d60060, L_0x7fffd40049c0;
S_0x7fffd3feb590 .scope module, "pcadd1" "adder" 10 33, 13 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffd3feb7e0_0 .net "a", 31 0, v0x7fffd3fed320_0;  alias, 1 drivers
L_0x7fcd88d60018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd3feb8d0_0 .net "b", 31 0, L_0x7fcd88d60018;  1 drivers
v0x7fffd3feb990_0 .net "y", 31 0, L_0x7fffd3ff4810;  alias, 1 drivers
L_0x7fffd3ff4810 .arith/sum 32, v0x7fffd3fed320_0, L_0x7fcd88d60018;
S_0x7fffd3febb00 .scope module, "pcadd2" "adder" 10 35, 13 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffd3febd20_0 .net "a", 31 0, L_0x7fffd3ff4810;  alias, 1 drivers
v0x7fffd3febe30_0 .net "b", 31 0, L_0x7fffd4004af0;  alias, 1 drivers
v0x7fffd3febf00_0 .net "y", 31 0, L_0x7fffd4004b90;  alias, 1 drivers
L_0x7fffd4004b90 .arith/sum 32, L_0x7fffd3ff4810, L_0x7fffd4004af0;
S_0x7fffd3fec050 .scope module, "pcbrmux" "mux2" 10 36, 14 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd3fec270 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd3fec3d0_0 .net "d0", 31 0, L_0x7fffd3ff4810;  alias, 1 drivers
v0x7fffd3fec4e0_0 .net "d1", 31 0, L_0x7fffd4004b90;  alias, 1 drivers
v0x7fffd3fec5a0_0 .net "s", 0 0, L_0x7fffd3ff4450;  alias, 1 drivers
v0x7fffd3fec6a0_0 .net "y", 31 0, L_0x7fffd4004cc0;  alias, 1 drivers
L_0x7fffd4004cc0 .functor MUXZ 32, L_0x7fffd3ff4810, L_0x7fffd4004b90, L_0x7fffd3ff4450, C4<>;
S_0x7fffd3fec7d0 .scope module, "pcmux" "mux2" 10 37, 14 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd3fec9a0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd3feca70_0 .net "d0", 31 0, L_0x7fffd4004cc0;  alias, 1 drivers
v0x7fffd3fecb80_0 .net "d1", 31 0, L_0x7fffd4005060;  1 drivers
v0x7fffd3fecc40_0 .net "s", 0 0, v0x7fffd3fe94f0_0;  alias, 1 drivers
v0x7fffd3fecd60_0 .net "y", 31 0, L_0x7fffd4004df0;  alias, 1 drivers
L_0x7fffd4004df0 .functor MUXZ 32, L_0x7fffd4004cc0, L_0x7fffd4005060, v0x7fffd3fe94f0_0, C4<>;
S_0x7fffd3fecea0 .scope module, "pcreg" "flopr" 10 32, 15 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
v0x7fffd3fed160_0 .net "clk", 0 0, v0x7fffd3ff4060_0;  alias, 1 drivers
v0x7fffd3fed250_0 .net "d", 31 0, L_0x7fffd4004df0;  alias, 1 drivers
v0x7fffd3fed320_0 .var "q", 31 0;
v0x7fffd3fed440_0 .net "reset", 0 0, v0x7fffd3ff4280_0;  alias, 1 drivers
E_0x7fffd3fed0e0 .event posedge, v0x7fffd3fed440_0, v0x7fffd3fe6e00_0;
S_0x7fffd3fed560 .scope module, "resmux" "mux2" 10 47, 14 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd3fed730 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd3fed870_0 .net "d0", 31 0, v0x7fffd3fead10_0;  alias, 1 drivers
v0x7fffd3fed9a0_0 .net "d1", 31 0, L_0x7fffd4008360;  alias, 1 drivers
v0x7fffd3feda60_0 .net "s", 0 0, v0x7fffd3fe95b0_0;  alias, 1 drivers
v0x7fffd3fedb80_0 .net "y", 31 0, L_0x7fffd4005ee0;  alias, 1 drivers
L_0x7fffd4005ee0 .functor MUXZ 32, v0x7fffd3fead10_0, L_0x7fffd4008360, v0x7fffd3fe95b0_0, C4<>;
S_0x7fffd3fedca0 .scope module, "rf" "regfile" 10 42, 16 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
L_0x7fcd88d600f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fedf40_0 .net/2u *"_s0", 4 0, L_0x7fcd88d600f0;  1 drivers
L_0x7fcd88d60180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fee040_0 .net *"_s11", 1 0, L_0x7fcd88d60180;  1 drivers
L_0x7fcd88d601c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fee120_0 .net/2u *"_s14", 4 0, L_0x7fcd88d601c8;  1 drivers
v0x7fffd3fee1e0_0 .net *"_s16", 0 0, L_0x7fffd4005420;  1 drivers
L_0x7fcd88d60210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fee2a0_0 .net/2u *"_s18", 31 0, L_0x7fcd88d60210;  1 drivers
v0x7fffd3fee3d0_0 .net *"_s2", 0 0, L_0x7fffd4005100;  1 drivers
v0x7fffd3fee490_0 .net *"_s20", 31 0, L_0x7fffd4005510;  1 drivers
v0x7fffd3fee570_0 .net *"_s22", 6 0, L_0x7fffd40055f0;  1 drivers
L_0x7fcd88d60258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fee650_0 .net *"_s25", 1 0, L_0x7fcd88d60258;  1 drivers
L_0x7fcd88d60138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fee7c0_0 .net/2u *"_s4", 31 0, L_0x7fcd88d60138;  1 drivers
v0x7fffd3fee8a0_0 .net *"_s6", 31 0, L_0x7fffd40051a0;  1 drivers
v0x7fffd3fee980_0 .net *"_s8", 6 0, L_0x7fffd4005240;  1 drivers
v0x7fffd3feea60_0 .net "clk", 0 0, v0x7fffd3ff4060_0;  alias, 1 drivers
v0x7fffd3feeb00_0 .net "ra1", 4 0, L_0x7fffd40059a0;  1 drivers
v0x7fffd3feebe0_0 .net "ra2", 4 0, L_0x7fffd4005a70;  1 drivers
v0x7fffd3feecc0_0 .net "rd1", 31 0, L_0x7fffd40052e0;  alias, 1 drivers
v0x7fffd3feed80_0 .net "rd2", 31 0, L_0x7fffd4005810;  alias, 1 drivers
v0x7fffd3feef30 .array "variables", 31 0, 31 0;
v0x7fffd3feefd0_0 .net "wa3", 4 0, L_0x7fffd4005c20;  alias, 1 drivers
v0x7fffd3fef0b0_0 .net "wd3", 31 0, L_0x7fffd4005ee0;  alias, 1 drivers
v0x7fffd3fef1a0_0 .net "we3", 0 0, v0x7fffd3fe98e0_0;  alias, 1 drivers
L_0x7fffd4005100 .cmp/eq 5, L_0x7fffd40059a0, L_0x7fcd88d600f0;
L_0x7fffd40051a0 .array/port v0x7fffd3feef30, L_0x7fffd4005240;
L_0x7fffd4005240 .concat [ 5 2 0 0], L_0x7fffd40059a0, L_0x7fcd88d60180;
L_0x7fffd40052e0 .functor MUXZ 32, L_0x7fffd40051a0, L_0x7fcd88d60138, L_0x7fffd4005100, C4<>;
L_0x7fffd4005420 .cmp/eq 5, L_0x7fffd4005a70, L_0x7fcd88d601c8;
L_0x7fffd4005510 .array/port v0x7fffd3feef30, L_0x7fffd40055f0;
L_0x7fffd40055f0 .concat [ 5 2 0 0], L_0x7fffd4005a70, L_0x7fcd88d60258;
L_0x7fffd4005810 .functor MUXZ 32, L_0x7fffd4005510, L_0x7fcd88d60210, L_0x7fffd4005420, C4<>;
S_0x7fffd3fef3c0 .scope module, "se" "signext" 10 48, 17 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 3 "alucontrol"
    .port_info 2 /OUTPUT 32 "y"
L_0x7fcd88d602a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fef5b0_0 .net/2u *"_s0", 2 0, L_0x7fcd88d602a0;  1 drivers
v0x7fffd3fef6b0_0 .net *"_s10", 15 0, L_0x7fffd4006250;  1 drivers
v0x7fffd3fef790_0 .net *"_s12", 31 0, L_0x7fffd40064e0;  1 drivers
v0x7fffd3fef850_0 .net *"_s2", 0 0, L_0x7fffd4005f80;  1 drivers
L_0x7fcd88d602e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd3fef910_0 .net/2u *"_s4", 15 0, L_0x7fcd88d602e8;  1 drivers
v0x7fffd3fefa40_0 .net *"_s6", 31 0, L_0x7fffd4006070;  1 drivers
v0x7fffd3fefb20_0 .net *"_s9", 0 0, L_0x7fffd4006160;  1 drivers
v0x7fffd3fefc00_0 .net "a", 15 0, L_0x7fffd4006750;  1 drivers
v0x7fffd3fefce0_0 .net "alucontrol", 2 0, v0x7fffd3fe8c60_0;  alias, 1 drivers
v0x7fffd3fefda0_0 .net "y", 31 0, L_0x7fffd4006580;  alias, 1 drivers
L_0x7fffd4005f80 .cmp/eq 3, v0x7fffd3fe8c60_0, L_0x7fcd88d602a0;
L_0x7fffd4006070 .concat [ 16 16 0 0], L_0x7fffd4006750, L_0x7fcd88d602e8;
L_0x7fffd4006160 .part L_0x7fffd4006750, 15, 1;
LS_0x7fffd4006250_0_0 .concat [ 1 1 1 1], L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160;
LS_0x7fffd4006250_0_4 .concat [ 1 1 1 1], L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160;
LS_0x7fffd4006250_0_8 .concat [ 1 1 1 1], L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160;
LS_0x7fffd4006250_0_12 .concat [ 1 1 1 1], L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160, L_0x7fffd4006160;
L_0x7fffd4006250 .concat [ 4 4 4 4], LS_0x7fffd4006250_0_0, LS_0x7fffd4006250_0_4, LS_0x7fffd4006250_0_8, LS_0x7fffd4006250_0_12;
L_0x7fffd40064e0 .concat [ 16 16 0 0], L_0x7fffd4006750, L_0x7fffd4006250;
L_0x7fffd4006580 .functor MUXZ 32, L_0x7fffd40064e0, L_0x7fffd4006070, L_0x7fffd4005f80, C4<>;
S_0x7fffd3fefec0 .scope module, "srcbmux" "mux2" 10 52, 14 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd3ff0040 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd3ff0240_0 .net "d0", 31 0, L_0x7fffd4005810;  alias, 1 drivers
v0x7fffd3ff0350_0 .net "d1", 31 0, L_0x7fffd4006580;  alias, 1 drivers
v0x7fffd3ff0460_0 .net "s", 0 0, v0x7fffd3fe9380_0;  alias, 1 drivers
v0x7fffd3ff0550_0 .net "y", 31 0, L_0x7fffd4006840;  alias, 1 drivers
L_0x7fffd4006840 .functor MUXZ 32, L_0x7fffd4005810, L_0x7fffd4006580, v0x7fffd3fe9380_0, C4<>;
S_0x7fffd3ff0650 .scope module, "wrmux" "mux2" 10 45, 14 4 0, S_0x7fffd3fea660;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x7fffd3ff0820 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000000101>;
v0x7fffd3ff0960_0 .net "d0", 4 0, L_0x7fffd4005cc0;  1 drivers
v0x7fffd3ff0a60_0 .net "d1", 4 0, L_0x7fffd4005df0;  1 drivers
v0x7fffd3ff0b40_0 .net "s", 0 0, v0x7fffd3fe9820_0;  alias, 1 drivers
v0x7fffd3ff0c60_0 .net "y", 4 0, L_0x7fffd4005c20;  alias, 1 drivers
L_0x7fffd4005c20 .functor MUXZ 5, L_0x7fffd4005cc0, L_0x7fffd4005df0, v0x7fffd3fe9820_0, C4<>;
    .scope S_0x7fffd3fe8f80;
T_0 ;
    %wait E_0x7fffd3fcb640;
    %load/vec4 v0x7fffd3fe9760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe98e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe96c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe95b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe94f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd3fe92a0_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe98e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe9380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe96c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe95b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe94f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd3fe92a0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe98e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe9380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe96c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe95b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe94f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd3fe92a0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe98e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe9420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe96c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe95b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe94f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffd3fe92a0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe98e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe9380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe96c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe95b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe94f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd3fe92a0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe98e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe9420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe96c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3fe95b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3fe94f0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fffd3fe92a0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd3fe89e0;
T_1 ;
    %wait E_0x7fffd3f6f4b0;
    %load/vec4 v0x7fffd3fe8d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fffd3fe8e40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffd3fe8c60_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd3fecea0;
T_2 ;
    %wait E_0x7fffd3fed0e0;
    %load/vec4 v0x7fffd3fed440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd3fed320_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd3fed250_0;
    %assign/vec4 v0x7fffd3fed320_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd3fedca0;
T_3 ;
    %vpi_call 16 17 "$readmemb", "variables.txt", v0x7fffd3feef30 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffd3fedca0;
T_4 ;
    %wait E_0x7fffd3f6f150;
    %load/vec4 v0x7fffd3fef1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffd3fef0b0_0;
    %load/vec4 v0x7fffd3feefd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3feef30, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd3fea800;
T_5 ;
    %wait E_0x7fffd3fcb680;
    %load/vec4 v0x7fffd3feab40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fffd3feaa40_0;
    %load/vec4 v0x7fffd3feac50_0;
    %add;
    %assign/vec4 v0x7fffd3fead10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3feae00_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fffd3feaa40_0;
    %load/vec4 v0x7fffd3feac50_0;
    %sub;
    %assign/vec4 v0x7fffd3fead10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3feae00_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fffd3feaa40_0;
    %load/vec4 v0x7fffd3feac50_0;
    %and;
    %assign/vec4 v0x7fffd3fead10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3feae00_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fffd3feaa40_0;
    %load/vec4 v0x7fffd3feac50_0;
    %or;
    %assign/vec4 v0x7fffd3fead10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3feae00_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fffd3feaa40_0;
    %load/vec4 v0x7fffd3feac50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x7fffd3fead10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3feae00_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fffd3fead10_0, 0;
    %load/vec4 v0x7fffd3feaa40_0;
    %load/vec4 v0x7fffd3feac50_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %assign/vec4 v0x7fffd3feae00_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fffd3fead10_0, 0;
    %load/vec4 v0x7fffd3feaa40_0;
    %load/vec4 v0x7fffd3feac50_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %assign/vec4 v0x7fffd3feae00_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd3fe71e0;
T_6 ;
    %vpi_call 5 12 "$readmemb", "memfile.txt", v0x7fffd3fe7380 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffd3fb6ff0;
T_7 ;
    %wait E_0x7fffd3f6f150;
    %load/vec4 v0x7fffd3fe6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffd3fe7060_0;
    %split/vec4 8;
    %load/vec4 v0x7fffd3fe6d20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3fb9840, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd3fe6d20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3fb9840, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd3fe6d20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3fb9840, 0, 4;
    %ix/getv 3, v0x7fffd3fe6d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3fb9840, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd3fbd050;
T_8 ;
    %vpi_call 2 16 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd3fbd050 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3ff4280_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3ff4280_0, 0;
    %delay 300, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fffd3fbd050;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3ff4060_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3ff4060_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd3fbd050;
T_10 ;
    %wait E_0x7fffd3f73970;
    %load/vec4 v0x7fffd3ff41e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffd3ff4120_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fffd3ff43b0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 2 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffd3ff4120_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "mipstests.v";
    "./mipstop.v";
    "./dmem.v";
    "./imem.v";
    "./mips.v";
    "./controller.v";
    "./aludec.v";
    "./maindec.v";
    "./datapath.v";
    "./Alu.v";
    "./sl2.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./Register_file.v";
    "./signext.v";
