// Seed: 807335033
module module_0 (
    output wire id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri1 id_3
);
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output wire id_2,
    input wire id_3,
    input wor id_4,
    output wand id_5,
    output supply0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    output wand id_17,
    output tri id_18
    , id_20
);
  always @(1 or posedge id_16);
  assign id_0 = 1;
  wire id_21, id_22;
  wire id_23;
  wire id_24;
  module_0(
      id_7, id_18, id_13, id_13
  );
  assign id_5 = 1;
endmodule
