# new\_project

## Description

This Tcl command creates a new project in Libero SoC. If you do not specify a location, Libero SoC saves the new project in your current working directory.

```
new_project -name project_name \
-location project_location \
-family family_name \
-project_description "brief text description of project" \
-die device_die \
-package package_name \
-hdl HDL_type \
-speed speed_grade \
-die_voltage value \
-part_range value \
-block_mode {1 | 0} \
-ondemand_build_dh {1 | 0} \
-adv_options value \
-use_relative_path {1 | 0} \
-linked_files_root_dir_env root_dir_env \
-standalone_peripheral_initialization {1 | 0} \
-instantiate_in_smartdesign {1 | 0} \
-use_enhanced_constraint_flow {1 | 0}
```

## Arguments

<table id="GUID-5D63A069-9F51-4E11-BF3A-871BAB37AC64"><thead><tr><th>

Parameter

</th><th>

Type

</th><th>

Description

</th></tr></thead><tbody><tr><td>

name

</td><td>

string

</td><td>

The name of the project. This is used as the base name for most of the files generated from Libero SoC.

</td></tr><tr><td>

location

</td><td>

string

</td><td>

The location of the project. Must not be an existing directory.

</td></tr><tr><td>

project\_description

</td><td>

string

</td><td>

A brief text description of the design in your project.

</td></tr><tr><td>

family

</td><td>

string

</td><td>

The Microchip SoC device family for your targeted design.

</td></tr><tr><td>

die

</td><td>

string

</td><td>

Sets device die for your targeted design.

</td></tr><tr><td>

package

</td><td>

string

</td><td>

Sets device package for your targeted design.

</td></tr><tr><td>

hdl

</td><td>

string

</td><td>

Sets the HDL type for your new project. Valid values are: -   VHDL—sets your new projects HDL type to VHDL.
-   VERILOG—sets your new projects to Verilog.

</td></tr><tr><td>

speed

</td><td>

string

</td><td>

Sets the speed grade for your project. Possible values depend on your device, die, and<br /> package. See your device datasheet for details.

</td></tr><tr><td>

die\_voltage

</td><td>

floating point

</td><td>

Sets the die voltage for your project. Possible values depend on your device. See your device datasheet for details.

</td></tr><tr><td>

part\_range

</td><td>

string

</td><td>

Sets your default temperature range for your project -   PolarFire: EXT \(Extended\), IND \(Industrial\), MIL \(Military\)
-   SmartFusion 2: COM \(Commercial\), IND, TGrade2 \(Automotive\), MIL
-   IGLOO 2: COM, IND, TGrade1, TGrade2, MIL
-   RTG4: MIL

</td></tr><tr><td>

ondemand\_build\_dh

</td><td>

boolean

</td><td>

Enter "1" to enable or "0" \(default\) to disable On Demand Build Design Hierarchy.

</td></tr><tr><td>

block\_mode

</td><td>

boolean

</td><td>

Enter "1" to enable or "0" \(default\) to disable design block creation.

</td></tr><tr><td>

instantiate\_in\_smartdesign

</td><td>

boolean

</td><td>

Enter "1" to enable or "0" \(default\) to disable Instantiate SystemBuilder/MSS components in a<br /> SmartDesign. When set to "1", a System Builder or MSS component is<br /> auto-instantiated in a SmartDesign component upon creation. The<br /> default is 1.

</td></tr><tr><td>

use\_relative\_path

</td><td>

boolean

</td><td>

Enter "1" to use relative path or "0" \(default\) to use absolute path setting for the linked files in the project.

</td></tr><tr><td>

linked\_files\_root\_dir\_env

</td><td>

boolean

</td><td>

The System Environment variable that has valid root directory path. All the linked files in the project will be referenced relative to the path set in the Environment variable. The value in this argument is used only if the relative path is set in -use\_relative\_path argument.

</td></tr><tr><td>

adv\_options

</td><td>

string

</td><td>

Sets your advanced options, such as temperature and voltage settings. For more information,<br /> see the following table.

</td></tr></tbody>
</table>The following are advanced options for temperature and voltage settings.

<table id="TABLE_BQ1_TBM_3NB"><thead><tr><th>

Value

</th><th>

Description

</th></tr></thead><tbody><tr><td>

IO\_DEFT\_STD:LVTTL

</td><td>

Sets your I/O default value to LVTTL. This value defines the default I/O technology to be<br /> used for any I/Os that you need not explicitly set a technology for<br /> in the I/O Editor. It could be any of: -   LVTTL
-   LVCMOS 3.3V
-   LVCMOS 2.5V
-   LVCMOS 1.8V
-   LVCMOS 1.5V
-   LVCMOS 1.2V

</td></tr><tr><td>

DSW\_VCCA\_VOLTAGE\_RAMP\_RATE

</td><td>

\(SmartFusion 2 and IGLOO 2 only\) This value defines the Maximum VDD and VPP power supply ramp<br /> rate. Power-up management circuitry is designed into every<br /> SmartFusion 2 and IGLOO 2 SoC FPGA. These circuits ensure easy<br /> transition from the powered-off state to powered-up state of the<br /> device. The SmartFusion 2 or IGLOO 2 system controller is<br /> responsible for systematic power-on reset whenever the device is<br /> powered on or reset. All the I/Os are held in a high-impedance state<br /> by the system controller until all power supplies are at their<br /> required levels and the system controller has completed the reset<br /> sequence. The power-on reset circuitry in SmartFusion 2 and IGLOO 2<br /> devices requires the VDD and VPP supplies to ramp monotonically from<br /> 0 V to the minimum recommended operating voltage within a predefined<br /> time. There is no sequencing requirement on VDD and VPP. Four ramp<br /> rate options are available during design generation: -   50 µs
-   1 ms
-   10 ms
-   100 ms

 Each selection represents the maximum ramp rate to apply to<br /> VDD and VPP.

</td></tr><tr><td>

PLL\_SUPPLY

</td><td>

\(SmartFusion 2, IGLOO 2 only\) This value sets the voltage for the power supply you plan to<br /> connect to all the PLLs in your design, such as MDDR, FDDR, SERDES,<br /> and FCCC. Two values are available: -   2.5
-   3.3

</td></tr><tr><td>

RESTRICTPROBEPINS

</td><td>

This value reserves your pins for probing, if you intend to debug using SmartDebug. Two<br /> values are available: -   1 \(Probe pins are reserved\)
-   0 \(No probe pins are reserved\)

</td></tr><tr><td>

RESTRICTSPIPINS:1

</td><td>

\(RTG4 only\) Sets to 1 to reserve pins for SPI functionality in Programming. This reserved SPI pin option is displayed in the Compile Report when the compile process completes.

</td></tr><tr><td>

SYSTEM\_CONTROLLER\_SUSPEND\_MODE

</td><td>

\(SmartFusion 2, IGLOO 2 only\) Enables SmartFusion 2 and IGLOO 2 designers to suspend<br /> operation of the System Controller. Enabling this bit instructs the<br /> System Controller to place itself in a reset state once the device<br /> is powered up. This effectively suspends all system services from<br /> being performed. For a list of system services, refer to the<br /> SmartFusion 2 or IGLOO 2 System Controller User Guide for your<br /> device on the Microchip website. Two values are available: -   1 \(System Controller Suspend Mode is enabled\)
-   0 \(System Controller Suspend Mode is disabled

</td></tr></tbody>
</table>The following are options for Analysis Operating Conditions so that Timing and Power analysis can be performed at different operating conditions.

<table id="TABLE_KPM_YYS_VNB"><thead><tr><th>

Value

</th><th>

Description

</th></tr></thead><tbody><tr><td>

TEMPR

</td><td>

Sets your default temperature range for operating condition analysis. -   COM \(Commercial\)
-   MIL \(Military\)
-   IND \(Industrial\)

</td></tr><tr><td>

VCCI\_1.2\_VOLTR

</td><td>

Sets the Default I/O Voltage Range for 1.2V, which could be -   COM \(Commercial\)
-   MIL \(Military\)
-   IND \(Industrial\)
-   Custom

These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.

</td></tr><tr><td>

VCCI\_1.5\_VOLTR

</td><td>

Sets the Default I/O Voltage Range for 1.5V, which could be -   COM \(Commercial\)
-   MIL \(Military\)
-   IND \(Industrial\)
-   Custom

These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.

</td></tr><tr><td>

VCCI\_1.8\_VOLTR

</td><td>

Sets the Default I/O Voltage Range for 1.8V, which could be -   COM \(Commercial\)
-   MIL \(Military\)
-   IND \(Industrial\)
-   Custom

These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.

</td></tr><tr><td>

VCCI\_2.5\_VOLTR

</td><td>

Sets the Default I/O Voltage Range for 2.5V, which could be -   COM \(Commercial\)
-   MIL \(Military\)
-   IND \(Industrial\)
-   Custom

These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.

</td></tr><tr><td>

VCCI\_3.3\_VOLTR

</td><td>

Sets the Default I/O Voltage Range for 3.3V, which could be -   COM \(Commercial\)
-   MIL \(Military\)
-   IND \(Industrial\)
-   Custom

These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.

</td></tr><tr><td>

VOLTR

</td><td>

Sets the core voltage range for operating condition analysis. These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis. Can be one of the following: -   COM \(Commercial\)
-   MIL \(Military\)
-   IND \(Industrial\)

</td></tr></tbody>
</table>## Error Codes

|Error Code|Description|
|----------|-----------|
|None|auto\_update\_modelsim\_ini: Invalid argument value: 'value' \(expecting TRUE, 1, true, FALSE, 0 or false\).|
|None|auto\_update\_viewdraw\_ini: Invalid argument value: 'value' \(expecting TRUE, 1, true, FALSE, 0 or false\).|
|None|block\_mode: Invalid argument value: 'value' \(expecting TRUE, 1, true, FALSE, 0 or false\).|
|None​|auto\_generate\_synth\_hdl: Invalid argument value: 'value' \(expecting TRUE, 1, true, FALSE, 0 or false\).|
|None|You do not have write access to /prj\_path/exprj/viewdraw/vf/project.lst. ViewDraw A.E. cannot open.|
|None|enable\_set\_mitigation: Invalid argument value: 'value' \(expecting TRUE, 1, true, FALSE, 0 or false\).|
|None|auto\_file\_detection: Invalid argument value: '' \(expecting TRUE, 1, true, FALSE, 0 or false\).|
|None|hdl: Invalid argument value: '' \(expecting VHDL or VERILOG\).|
|None|Parameter 'param\_name' is not defined. Valid command formatting is 'project\_settings \[-hdl "VHDL \| VERILOG"\] \[-verilog\_mode "SYSTEM\_VERILOG \| VERILOG\_2K"\] \[-vhdl\_mode "VHDL\_2008 \| VHDL\_93"\] \[-system\_verilog\_mfcu "TRUE \| FALSE"\] \[-auto\_update\_modelsim\_ini "TRUE \| FALSE"\] \[-auto\_update\_viewdraw\_ini "TRUE \| FALSE"\] \[-enable\_viewdraw "TRUE \| FALSE"\] \[-standalone\_peripheral\_initialization "TRUE \| FALSE"\] \[-instantiate\_in\_smartdesign "TRUE \| FALSE"\] \[-ondemand\_build\_dh "TRUE \| FALSE"\] \[-auto\_generate\_synth\_hdl "TRUE \| FALSE"\] \[-auto\_generate\_physynth\_hdl "TRUE \| FALSE"\] \[-auto\_run\_drc "TRUE \| FALSE"\] \[-auto\_generate\_viewdraw\_hdl "TRUE \| FALSE"\] \[-auto\_file\_detection "TRUE \| FALSE"\] \[-sim\_flow\_mode "TRUE \| FALSE"\] \[-vm\_netlist\_flow "TRUE \| FALSE"\] \[-enable\_set\_mitigation "TRUE \| FALSE"\] \[-display\_fanout\_limit "display\_fanout\_limit"\] \[-abort\_flow\_on\_sdc\_errors "TRUE \| FALSE"\] \[-abort\_flow\_on\_pdc\_errors "TRUE \| FALSE"\] \[-block\_mode "TRUE \| FALSE"\]'.|

## Supported Families

|Supported Families|
|------------------|
|PolarFire®|
|RTG4™|
|SmartFusion® 2|
|IGLOO® 2|

## Example

1.  Creates a new project in the `./designs/mydesign` directory, with the HDL type Verilog for the SmartFusion 2 family.

    ```
    new_project -location {./designs/mydesign} \
    -name {mydesign} \
    -use_enhanced_constraint_flow 1 \
    -use_relative_path 1 -linked_files_root_dir_env {MSCC_ROOT_1} \
    -standalone_peripheral_initialization 1 -hdl {VERILOG} -family {SmartFusion 2} \
    -die {M2S150TS} -package {FCS536} -speed {-1} -die_voltage {1.2} \
    -part_range {COM} -adv_options {DSW_VCCA_VOLTAGE_RAMP_RATE:100_MS} \
    -adv_options {IO_DEFT_STD:LVCMOS 2.5V} \
    -adv_options {PLL_SUPPLY:PLL_SUPPLY_25} \
    -adv_options {RESTRICTPROBEPINS:1} \
    -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} \
    -adv_options {TEMPR:IND} -adv_options {VCCI_1.2_VOLTR:IND} \
    -adv_options {VCCI_1.5_VOLTR:IND} -adv_options {VCCI_1.8_VOLTR:IND} \
    -adv_options {VCCI_2.5_VOLTR:IND} -adv_options {VCCI_3.3_VOLTR:IND} \
    -adv_options {VOLTR:IND}
    ```

2.  Creates a new project in the `D:/2Work/my_pf_proj` directory, with the HDL type Verilog for PolarFire. Sets up a new design and runs Libero tools.

    ```
    new_project -location {D:/2Work/my_pf_proj} -name {my_pf_proj} \
    -project_description {} - block_mode 0 -standalone_peripheral_initialization 0 \
    -use_enhanced_constraint_flow 1 -use_relative_path 1 \ 
    -linked_files_root_dir_env {MSCC_ROOT_1} -hdl {VERILOG} -family {PolarFire} \
    -die {MPF300TS_ES} -package {FCG1152} -speed {-1} - die_voltage {1.0} \
    -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESTRICTPROBEPINS:1} \
    -adv_options {RESTRICTSPIPINS:0} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:1} \
    -adv_options {TEMPR:EXT} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} \
    -adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} \
    -adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} 
    #Import HDL source file
    import_files -convert_EDN_to_HDL 0 -hdl_source {C:/test/prep1.v}
    
    #Import HDL stimulus file
    import_files -convert_EDN_to_HDL 0 -stimulus {C:/test/prep1tb.v}
    #set the top level design name
    set_root -module {prep1::work}
    
    #Associate SDC constraint file to Place and Route tool
    organize_tool_files -tool {PLACEROUTE} -file {D:/2Work/my_pf_proj/constraint/user.sdc} \
    -module {prep1::work} -input_type {constraint}
    
    #Associate SDC constraint file to Verify Timing tool
    organize_tool_files -tool {VERIFYTIMING} -file {D:/2Work/my_pf_proj/constraint/user.sdc} \ 
    -module {prep1::work} -input_type {constraint}
    #Run synthesize
    run_tool -name {SYNTHESIZE}
    #Configure Place and Route tool
    configure_tool -name {PLACEROUTE} -params {DELAY_ANALYSIS:MAX} -params {EFFORT_LEVEL:false} \
    -params {INCRPLACEANDROUTE:false} -params {MULTI_PASS_CRITERIA:VIOLATIONS} \
    -params {MULTI_PASS_LAYOUT:false} -params {NUM_MULTI_PASSES:5} -params {PDPR:false} \ 
    -params {RANDOM_SEED:0} -params {REPAIR_MIN_DELAY:false} -params {SLACK_CRITERIA:WORST_SLACK} \
    -params {SPECIFIC_CLOCK:} -params {START_SEED_INDEX:1} -params {STOP_ON_FIRST_PASS:false} \
    -params {TDPR:true}
    ```


**Parent topic:**[Project Manager Tcl Commands](GUID-CE445F8D-419D-434B-9288-A0005F280E89.md)

