#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8860d0f680 .scope module, "mult_tb" "mult_tb" 2 41;
 .timescale 0 0;
v0x7f8860d25860_0 .var "A", 3 0;
v0x7f8860d258f0_0 .var "A_old", 3 0;
v0x7f8860d25980_0 .var "B", 3 0;
v0x7f8860d25a10_0 .var "B_old", 3 0;
v0x7f8860d25aa0_0 .net "P", 7 0, v0x7f8860d24830_0;  1 drivers
v0x7f8860d25b80_0 .var "P_ref", 7 0;
v0x7f8860d25c20_0 .var "clock", 0 0;
v0x7f8860d25cd0_0 .var/i "i", 31 0;
S_0x7f8860d0ea60 .scope module, "mult" "mult_fast" 2 55, 2 2 0, S_0x7f8860d0f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "P"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "clk"
L_0x7f8860d26000 .functor AND 4, v0x7f8860d24f10_0, L_0x7f8860d25e50, C4<1111>, C4<1111>;
L_0x7f8860d26340 .functor AND 4, v0x7f8860d24f10_0, L_0x7f8860d261b0, C4<1111>, C4<1111>;
L_0x7f8860d26670 .functor AND 4, v0x7f8860d24f10_0, L_0x7f8860d264e0, C4<1111>, C4<1111>;
L_0x7f8860d269a0 .functor AND 4, v0x7f8860d24f10_0, L_0x7f8860d26820, C4<1111>, C4<1111>;
v0x7f8860d134a0_0 .net "A", 3 0, v0x7f8860d25860_0;  1 drivers
v0x7f8860d24780_0 .net "B", 3 0, v0x7f8860d25980_0;  1 drivers
v0x7f8860d24830_0 .var "P", 7 0;
v0x7f8860d248f0_0 .net *"_s1", 0 0, L_0x7f8860d25d70;  1 drivers
v0x7f8860d249a0_0 .net *"_s13", 0 0, L_0x7f8860d26410;  1 drivers
v0x7f8860d24a90_0 .net *"_s14", 3 0, L_0x7f8860d264e0;  1 drivers
v0x7f8860d24b40_0 .net *"_s19", 0 0, L_0x7f8860d266e0;  1 drivers
v0x7f8860d24bf0_0 .net *"_s2", 3 0, L_0x7f8860d25e50;  1 drivers
v0x7f8860d24ca0_0 .net *"_s20", 3 0, L_0x7f8860d26820;  1 drivers
v0x7f8860d24db0_0 .net *"_s7", 0 0, L_0x7f8860d260d0;  1 drivers
v0x7f8860d24e60_0 .net *"_s8", 3 0, L_0x7f8860d261b0;  1 drivers
v0x7f8860d24f10_0 .var "a_s0", 3 0;
v0x7f8860d24fc0_0 .var "b_s0", 3 0;
v0x7f8860d25070_0 .net "clk", 0 0, v0x7f8860d25c20_0;  1 drivers
v0x7f8860d25110_0 .net "pp0", 3 0, L_0x7f8860d26000;  1 drivers
v0x7f8860d251c0_0 .net "pp1", 4 1, L_0x7f8860d26340;  1 drivers
v0x7f8860d25270_0 .net "pp2", 5 2, L_0x7f8860d26670;  1 drivers
v0x7f8860d25400_0 .net "pp3", 6 3, L_0x7f8860d269a0;  1 drivers
v0x7f8860d25490_0 .var "sum1", 5 1;
v0x7f8860d25540_0 .var "sum1_s1", 5 0;
v0x7f8860d255f0_0 .var "sum2", 7 2;
v0x7f8860d256a0_0 .var "sum3", 7 3;
v0x7f8860d25750_0 .var "sum3_s1", 7 2;
E_0x7f8860d12d00 .event posedge, v0x7f8860d25070_0;
E_0x7f8860d14f60 .event edge, v0x7f8860d25750_0, v0x7f8860d25540_0;
E_0x7f8860d10590 .event edge, v0x7f8860d25400_0, v0x7f8860d25270_0;
E_0x7f8860d118a0 .event edge, v0x7f8860d251c0_0, v0x7f8860d25110_0;
L_0x7f8860d25d70 .part v0x7f8860d24fc0_0, 0, 1;
L_0x7f8860d25e50 .concat [ 1 1 1 1], L_0x7f8860d25d70, L_0x7f8860d25d70, L_0x7f8860d25d70, L_0x7f8860d25d70;
L_0x7f8860d260d0 .part v0x7f8860d24fc0_0, 1, 1;
L_0x7f8860d261b0 .concat [ 1 1 1 1], L_0x7f8860d260d0, L_0x7f8860d260d0, L_0x7f8860d260d0, L_0x7f8860d260d0;
L_0x7f8860d26410 .part v0x7f8860d24fc0_0, 2, 1;
L_0x7f8860d264e0 .concat [ 1 1 1 1], L_0x7f8860d26410, L_0x7f8860d26410, L_0x7f8860d26410, L_0x7f8860d26410;
L_0x7f8860d266e0 .part v0x7f8860d24fc0_0, 3, 1;
L_0x7f8860d26820 .concat [ 1 1 1 1], L_0x7f8860d266e0, L_0x7f8860d266e0, L_0x7f8860d266e0, L_0x7f8860d266e0;
    .scope S_0x7f8860d0ea60;
T_0 ;
    %wait E_0x7f8860d12d00;
    %load/vec4 v0x7f8860d134a0_0;
    %assign/vec4 v0x7f8860d24f10_0, 0;
    %load/vec4 v0x7f8860d24780_0;
    %assign/vec4 v0x7f8860d24fc0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8860d0ea60;
T_1 ;
    %wait E_0x7f8860d118a0;
    %load/vec4 v0x7f8860d25110_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %load/vec4 v0x7f8860d251c0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x7f8860d25490_0, 7;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8860d0ea60;
T_2 ;
    %wait E_0x7f8860d10590;
    %load/vec4 v0x7f8860d25270_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %load/vec4 v0x7f8860d25400_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x7f8860d256a0_0, 7;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8860d0ea60;
T_3 ;
    %wait E_0x7f8860d12d00;
    %load/vec4 v0x7f8860d25490_0;
    %load/vec4 v0x7f8860d25110_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8860d25540_0, 0;
    %load/vec4 v0x7f8860d256a0_0;
    %load/vec4 v0x7f8860d25270_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8860d25750_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8860d0ea60;
T_4 ;
    %wait E_0x7f8860d14f60;
    %load/vec4 v0x7f8860d25540_0;
    %parti/s 4, 2, 3;
    %pad/u 6;
    %load/vec4 v0x7f8860d25750_0;
    %add;
    %assign/vec4 v0x7f8860d255f0_0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8860d0ea60;
T_5 ;
    %wait E_0x7f8860d12d00;
    %load/vec4 v0x7f8860d255f0_0;
    %load/vec4 v0x7f8860d25540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8860d24830_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8860d0f680;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8860d25c20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f8860d0f680;
T_7 ;
    %vpi_call 2 44 "$dumpfile", "lab2.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8860d0f680 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f8860d0f680;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x7f8860d25c20_0;
    %inv;
    %assign/vec4 v0x7f8860d25c20_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8860d0f680;
T_9 ;
    %wait E_0x7f8860d12d00;
    %load/vec4 v0x7f8860d25860_0;
    %pad/u 8;
    %load/vec4 v0x7f8860d25980_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v0x7f8860d25b80_0, 16;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8860d0f680;
T_10 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8860d25cd0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7f8860d25cd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x7f8860d25cd0_0;
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x7f8860d25980_0, 0;
    %assign/vec4 v0x7f8860d25860_0, 0;
    %delay 8, 0;
    %load/vec4 v0x7f8860d25cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8860d25cd0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %delay 21, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f8860d0f680;
T_11 ;
    %wait E_0x7f8860d12d00;
    %delay 1, 0;
    %vpi_call 2 73 "$display", "P_ref: %b.", v0x7f8860d25b80_0 {0 0 0};
    %vpi_call 2 74 "$display", "P    : %b.", v0x7f8860d25aa0_0 {0 0 0};
    %load/vec4 v0x7f8860d25b80_0;
    %load/vec4 v0x7f8860d25aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x7f8860d25cd0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f8860d25cd0_0;
    %subi 2, 0, 32;
    %pushi/vec4 16, 0, 32;
    %div/s;
    %pad/s 4;
    %store/vec4 v0x7f8860d258f0_0, 0, 4;
    %load/vec4 v0x7f8860d25cd0_0;
    %subi 2, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %store/vec4 v0x7f8860d25a10_0, 0, 4;
    %vpi_call 2 78 "$display", "Product is wrong when A=%b, B=%b.", v0x7f8860d258f0_0, v0x7f8860d25a10_0 {0 0 0};
    %vpi_call 2 79 "$display", "P_ref: %b.", v0x7f8860d25b80_0 {0 0 0};
    %vpi_call 2 80 "$display", "P    : %b.", v0x7f8860d25aa0_0 {0 0 0};
    %delay 9, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "lab2.v";
