0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_4/project_4.sim/sim_1/synth/timing/inverse_tb_time_synth.v,1508789530,verilog,,,,glbl;inverse,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_4/project_4.srcs/sim_1/new/inverse_tb.vhd,1508783936,vhdl,,,,inverse_tb,,,,,,,,
