
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003627                       # Number of seconds simulated
sim_ticks                                  3626933394                       # Number of ticks simulated
final_tick                               533191313331                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 308481                       # Simulator instruction rate (inst/s)
host_op_rate                                   390209                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 275925                       # Simulator tick rate (ticks/s)
host_mem_usage                               16935980                       # Number of bytes of host memory used
host_seconds                                 13144.64                       # Real time elapsed on the host
sim_insts                                  4054874365                       # Number of instructions simulated
sim_ops                                    5129159429                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       165376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       201216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        36352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        79232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               488960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       199040                       # Number of bytes written to this memory
system.physmem.bytes_written::total            199040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1572                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          284                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          619                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3820                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1555                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1555                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       388207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45596647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       458790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55478273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       564664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10022792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       458790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21845452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134813614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       388207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       458790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       564664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       458790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1870451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54878317                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54878317                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54878317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       388207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45596647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       458790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55478273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       564664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10022792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       458790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21845452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              189691931                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8697683                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113750                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2557368                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203330                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258501                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203503                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          313987                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8827                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17086299                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113750                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517490                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1087142                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        747519                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564668                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8494898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.471860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4830247     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366074      4.31%     61.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318370      3.75%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343011      4.04%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297510      3.50%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155814      1.83%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101759      1.20%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270216      3.18%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1811897     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8494898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357998                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.964466                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       704221                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482639                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56790                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879919                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506824                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          996                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20255523                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879919                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540336                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         343306                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80796                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366339                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       284194                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19563895                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          488                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        178716                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27176015                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91197103                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91197103                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10369020                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3323                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1724                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           754191                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938606                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25794                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       309332                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18436678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14778234                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29477                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6159782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18838820                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8494898                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739660                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3072893     36.17%     36.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789087     21.06%     57.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192538     14.04%     71.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764116      8.99%     80.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755260      8.89%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441812      5.20%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338425      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75063      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65704      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8494898                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108470     69.43%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21026     13.46%     82.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26721     17.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12145559     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200916      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579577     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850585      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14778234                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.699100                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156222                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010571                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38237063                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24599906                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14361850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934456                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26120                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709403                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228399                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879919                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         268118                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16261                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18439997                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29007                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938606                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008299                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1721                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          741                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115263                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238055                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14518967                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485598                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259265                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311542                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057473                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825944                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.669291                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14376324                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14361850                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9363360                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26144942                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.651227                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358133                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6201125                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205453                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7614979                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607270                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167310                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3087511     40.55%     40.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042805     26.83%     67.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837185     10.99%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429444      5.64%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367008      4.82%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180630      2.37%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199707      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101116      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369573      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7614979                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369573                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25685858                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37761750                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 202785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869768                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869768                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149731                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149731                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65560334                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19690779                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19011203                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8697683                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3057189                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2484490                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210267                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1277730                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1188762                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321897                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9014                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3065340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16949115                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3057189                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1510659                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3724652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1125471                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        733512                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1500873                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8434085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.483105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4709433     55.84%     55.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          326306      3.87%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264096      3.13%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          640987      7.60%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173840      2.06%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223518      2.65%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162178      1.92%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90577      1.07%     78.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1843150     21.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8434085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.351495                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948693                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3207671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       715659                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3580141                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24644                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        905961                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       522011                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4652                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20255371                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10969                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        905961                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3444059                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         148424                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       220151                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3362861                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       352621                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19535384                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3004                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145879                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109568                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          359                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27344398                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91191783                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91191783                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16712436                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10631956                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4049                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2313                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           969027                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1823570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       928581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       245479                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18465351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14648464                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30336                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6412610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19585801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          676                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8434085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.736817                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887856                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3011012     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1802297     21.37%     57.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1145222     13.58%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       869146     10.31%     80.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       753748      8.94%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       386382      4.58%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333301      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62239      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70738      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8434085                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85856     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17370     14.38%     85.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17543     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12201276     83.29%     83.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208042      1.42%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1619      0.01%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1454778      9.93%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       782749      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14648464                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684180                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120770                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008245                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37882119                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24881939                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14270990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14769234                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54632                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723693                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240671                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        905961                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          68520                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8062                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18469269                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40466                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1823570                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       928581                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2296                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       243370                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14412402                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1364710                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236062                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2125418                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2032476                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            760708                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.657039                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14280720                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14270990                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9293748                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26241381                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.640781                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354164                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9790561                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12023818                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6445561                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210275                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7528124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.597186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.132779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2999227     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2055501     27.30%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837255     11.12%     78.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       469446      6.24%     84.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381560      5.07%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       154434      2.05%     91.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182914      2.43%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92721      1.23%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355066      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7528124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9790561                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12023818                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1787787                       # Number of memory references committed
system.switch_cpus1.commit.loads              1099877                       # Number of loads committed
system.switch_cpus1.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1727455                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10834050                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244804                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355066                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25642437                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37845353                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 263598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9790561                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12023818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9790561                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.888374                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.888374                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.125652                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.125652                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64834623                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19721862                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18695715                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8697683                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3263750                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2663609                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       219066                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1385376                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1284130                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337160                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9707                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3383348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17734268                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3263750                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1621290                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3844741                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1140890                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        520608                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1647285                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        84792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8668733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4823992     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          315920      3.64%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          470062      5.42%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          327509      3.78%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          229384      2.65%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223717      2.58%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          136741      1.58%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          289233      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1852175     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8668733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375244                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038965                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3479032                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       545526                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3670504                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53809                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        919856                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548724                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21244144                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        919856                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3675044                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50883                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       214261                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3524372                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       284312                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20605991                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        117674                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        97159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28901263                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95927322                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95927322                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17756513                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11144728                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3702                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1769                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           849535                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       965299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11509                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       313944                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19197437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15324488                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30396                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6421569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19657337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8668733                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767789                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3119346     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1717762     19.82%     55.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1263281     14.57%     70.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       832014      9.60%     79.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       830546      9.58%     89.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       402142      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       355702      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66504      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        81436      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8668733                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          83455     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16507     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17211     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12817245     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193223      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1764      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1508765      9.85%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       803491      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15324488                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.761905                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             117173                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007646                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39465276                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25622581                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14897387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15441661                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48052                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       738599                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          694                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       231468                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        919856                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26472                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5043                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19200972                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892569                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       965299                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1769                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       252124                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15040925                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1408347                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       283561                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2192387                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2136284                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            784040                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.729303                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14904074                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14897387                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9650935                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27427601                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712799                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10324184                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12726295                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6474697                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       220663                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7748877                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.642341                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172193                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2985599     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2208720     28.50%     67.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       834897     10.77%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466428      6.02%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397003      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177832      2.29%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       169885      2.19%     93.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116089      1.50%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       392424      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7748877                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10324184                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12726295                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1887801                       # Number of memory references committed
system.switch_cpus2.commit.loads              1153970                       # Number of loads committed
system.switch_cpus2.commit.membars               1764                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1846497                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11456931                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       263228                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       392424                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26557445                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39322436                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10324184                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12726295                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10324184                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842457                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842457                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187004                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187004                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67553706                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20723912                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19519468                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3528                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8697683                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3152806                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2567280                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211811                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1342311                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1240454                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          323948                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9474                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3483473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17226923                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3152806                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564402                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3618915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1084716                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        548125                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1702664                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85064                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8519888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.490546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4900973     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          194657      2.28%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255766      3.00%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          383218      4.50%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          371260      4.36%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          282957      3.32%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167034      1.96%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          250886      2.94%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1713137     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8519888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362488                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.980634                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3598653                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       536708                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3487769                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27589                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        869168                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532345                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20607657                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        869168                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3790829                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102489                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       156596                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3318583                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282217                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20001433                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          112                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121392                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88943                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27876984                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93145464                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93145464                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17293331                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10583643                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4151                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2328                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           799168                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1854263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       979478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19225                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       440945                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18581797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3965                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14947719                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28113                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6060744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18463857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          589                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8519888                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754450                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2938410     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1883226     22.10%     56.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1247546     14.64%     71.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813931      9.55%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       760416      8.93%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       411483      4.83%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299965      3.52%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90549      1.06%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74362      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8519888                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73246     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15011     14.34%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16453     15.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12444443     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211216      1.41%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1476858      9.88%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       813514      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14947719                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.718586                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104712                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007005                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38548149                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24646593                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14529989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15052431                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51153                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       712874                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247930                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        869168                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59595                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9797                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18585767                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1854263                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       979478                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2277                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249226                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14663915                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1390864                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283802                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2188624                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2053779                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            797760                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.685956                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14534076                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14529989                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9335354                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26208803                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.670559                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356192                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10127761                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12448283                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6137513                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215061                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7650720                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627073                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142788                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2939319     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2209002     28.87%     67.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       804623     10.52%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463698      6.06%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390074      5.10%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       211263      2.76%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178931      2.34%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81736      1.07%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       372074      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7650720                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10127761                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12448283                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1872935                       # Number of memory references committed
system.switch_cpus3.commit.loads              1141387                       # Number of loads committed
system.switch_cpus3.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1785581                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11220351                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254047                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       372074                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25864442                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38041219                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 177795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10127761                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12448283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10127761                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858796                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858796                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.164421                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.164421                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65988967                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20076930                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19027684                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3376                       # number of misc regfile writes
system.l20.replacements                          1303                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          694164                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17687                       # Sample count of references to valid blocks.
system.l20.avg_refs                         39.247131                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          407.532898                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.967880                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   678.156819                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15286.342402                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024874                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.041391                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.933004                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8565                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8565                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2198                       # number of Writeback hits
system.l20.Writeback_hits::total                 2198                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8565                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8565                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8565                       # number of overall hits
system.l20.overall_hits::total                   8565                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1292                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1303                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1292                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1303                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1292                       # number of overall misses
system.l20.overall_misses::total                 1303                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    208327548                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      209562311                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    208327548                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       209562311                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    208327548                       # number of overall miss cycles
system.l20.overall_miss_latency::total      209562311                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9868                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2198                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2198                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9868                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9868                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.131074                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.132043                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.131074                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.132043                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.131074                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.132043                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161244.232198                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160830.630084                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161244.232198                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160830.630084                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161244.232198                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160830.630084                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 451                       # number of writebacks
system.l20.writebacks::total                      451                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1292                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1303                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1292                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1303                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1292                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1303                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    193627282                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    194737415                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    193627282                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    194737415                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    193627282                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    194737415                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.131074                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.132043                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.131074                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.132043                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.131074                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.132043                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149866.317337                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149453.119724                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149866.317337                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149453.119724                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149866.317337                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149453.119724                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1585                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          747910                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17969                       # Sample count of references to valid blocks.
system.l21.avg_refs                         41.622238                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          993.457906                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.966684                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   819.944988                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14556.630422                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.060636                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.050045                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000061                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.888466                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5613                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5613                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2142                       # number of Writeback hits
system.l21.Writeback_hits::total                 2142                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5613                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5613                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5613                       # number of overall hits
system.l21.overall_hits::total                   5613                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1585                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1572                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1585                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1572                       # number of overall misses
system.l21.overall_misses::total                 1585                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2122769                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    247030221                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      249152990                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2122769                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    247030221                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       249152990                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2122769                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    247030221                       # number of overall miss cycles
system.l21.overall_miss_latency::total      249152990                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7185                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7198                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2142                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2142                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7185                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7198                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7185                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7198                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.218789                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.220200                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.218789                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.220200                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.218789                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.220200                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 157143.906489                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 157194.315457                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 157143.906489                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 157194.315457                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 157143.906489                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 157194.315457                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 447                       # number of writebacks
system.l21.writebacks::total                      447                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1572                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1585                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1572                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1585                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1572                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1585                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    228499484                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    230468213                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    228499484                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    230468213                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    228499484                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    230468213                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.218789                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.220200                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.218789                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.220200                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.218789                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.220200                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145355.905852                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145405.812618                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145355.905852                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145405.812618                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145355.905852                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145405.812618                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           300                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          323569                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16684                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.393970                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1338.586043                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962152                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   144.745718                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            18.687908                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         14866.018179                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.081701                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000974                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008835                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.001141                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.907350                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3187                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3187                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1064                       # number of Writeback hits
system.l22.Writeback_hits::total                 1064                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3187                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3187                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3187                       # number of overall hits
system.l22.overall_hits::total                   3187                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          284                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  300                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          284                       # number of demand (read+write) misses
system.l22.demand_misses::total                   300                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          284                       # number of overall misses
system.l22.overall_misses::total                  300                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4258175                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     42782775                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       47040950                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4258175                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     42782775                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        47040950                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4258175                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     42782775                       # number of overall miss cycles
system.l22.overall_miss_latency::total       47040950                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3471                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3487                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1064                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1064                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3471                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3487                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3471                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3487                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.081821                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.086034                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.081821                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.086034                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.081821                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.086034                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 266135.937500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 150643.573944                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 156803.166667                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 266135.937500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 150643.573944                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 156803.166667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 266135.937500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 150643.573944                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 156803.166667                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 223                       # number of writebacks
system.l22.writebacks::total                      223                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          284                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             300                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          284                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              300                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          284                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             300                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4075662                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     39548171                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     43623833                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4075662                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     39548171                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     43623833                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4075662                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     39548171                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     43623833                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.081821                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.086034                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.081821                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.086034                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.081821                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.086034                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 254728.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139254.123239                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 145412.776667                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 254728.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 139254.123239                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 145412.776667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 254728.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 139254.123239                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 145412.776667                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           632                       # number of replacements
system.l23.tagsinuse                     16383.960713                       # Cycle average of tags in use
system.l23.total_refs                          584192                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17016                       # Sample count of references to valid blocks.
system.l23.avg_refs                         34.331923                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2504.876566                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968465                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   327.382131                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13538.733551                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.152886                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.019982                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.826339                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4539                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4539                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2593                       # number of Writeback hits
system.l23.Writeback_hits::total                 2593                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4539                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4539                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4539                       # number of overall hits
system.l23.overall_hits::total                   4539                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          619                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  632                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          619                       # number of demand (read+write) misses
system.l23.demand_misses::total                   632                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          619                       # number of overall misses
system.l23.overall_misses::total                  632                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     86690938                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       90233118                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     86690938                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        90233118                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     86690938                       # number of overall miss cycles
system.l23.overall_miss_latency::total       90233118                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5158                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5171                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2593                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2593                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5158                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5171                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5158                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5171                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.120008                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.122220                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.120008                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.122220                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.120008                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.122220                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 140049.980614                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 142773.920886                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 140049.980614                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 142773.920886                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 140049.980614                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 142773.920886                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 434                       # number of writebacks
system.l23.writebacks::total                      434                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          619                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             632                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          619                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              632                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          619                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             632                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     79621272                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     83015504                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     79621272                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     83015504                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     79621272                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     83015504                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.120008                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.122220                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.120008                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.122220                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.120008                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.122220                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 128628.872375                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 131353.645570                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 128628.872375                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 131353.645570                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 128628.872375                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 131353.645570                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.967846                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572318                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817735.604356                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.967846                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564657                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564657                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564657                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564657                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564657                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564657                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564668                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564668                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564668                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564668                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564668                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564668                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469858                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17252.037773                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.882649                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.117351                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897979                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102021                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168115                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168115                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1646                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1646                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944792                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944792                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37707                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37722                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37722                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37722                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37722                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1512672219                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1512672219                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1274218                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1274218                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1513946437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1513946437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1513946437                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1513946437                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982514                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982514                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982514                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982514                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031271                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031271                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40116.482855                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40116.482855                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84947.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84947.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40134.309872                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40134.309872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40134.309872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40134.309872                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2198                       # number of writebacks
system.cpu0.dcache.writebacks::total             2198                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27850                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27850                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27865                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27865                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    286836696                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    286836696                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    286836696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    286836696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    286836696                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    286836696                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008175                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008175                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29099.796693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29099.796693                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29099.796693                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29099.796693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29099.796693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29099.796693                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966639                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006581610                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029398.407258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966639                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1500855                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1500855                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1500855                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1500855                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1500855                       # number of overall hits
system.cpu1.icache.overall_hits::total        1500855                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688600                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688600                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1500873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1500873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1500873                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1500873                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1500873                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1500873                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7185                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165459136                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7441                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22236.142454                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.897958                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.102042                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878508                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121492                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1037079                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1037079                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       684671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684671                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2206                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2206                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1620                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1721750                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1721750                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1721750                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1721750                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15592                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15592                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15592                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15592                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15592                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15592                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    898545955                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    898545955                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    898545955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    898545955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    898545955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    898545955                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1052671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1052671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1737342                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1737342                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1737342                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1737342                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014812                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008975                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008975                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008975                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008975                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 57628.652835                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57628.652835                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 57628.652835                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57628.652835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 57628.652835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57628.652835                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2142                       # number of writebacks
system.cpu1.dcache.writebacks::total             2142                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8407                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8407                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8407                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7185                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7185                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7185                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7185                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7185                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    290972797                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    290972797                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    290972797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    290972797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    290972797                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    290972797                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004136                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004136                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004136                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40497.257759                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40497.257759                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40497.257759                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40497.257759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40497.257759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40497.257759                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962102                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007997832                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181813.489177                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962102                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025580                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1647267                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1647267                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1647267                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1647267                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1647267                       # number of overall hits
system.cpu2.icache.overall_hits::total        1647267                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4621339                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4621339                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4621339                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4621339                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4621339                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4621339                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1647285                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1647285                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1647285                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1647285                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1647285                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1647285                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 256741.055556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 256741.055556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 256741.055556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 256741.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 256741.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 256741.055556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4274496                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4274496                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4274496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4274496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4274496                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4274496                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       267156                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       267156                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       267156                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       267156                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       267156                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       267156                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3471                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148946877                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3727                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39964.281460                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.708186                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.291814                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.838704                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.161296                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1072342                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1072342                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       730303                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        730303                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1802645                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1802645                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1802645                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1802645                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7019                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7019                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7019                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7019                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7019                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7019                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    227041075                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    227041075                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    227041075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    227041075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    227041075                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    227041075                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1079361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1079361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       730303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       730303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1809664                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1809664                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1809664                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1809664                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006503                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32346.641259                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32346.641259                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32346.641259                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32346.641259                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32346.641259                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32346.641259                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1064                       # number of writebacks
system.cpu2.dcache.writebacks::total             1064                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3548                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3548                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3548                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3548                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3548                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3548                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3471                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3471                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3471                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3471                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     68743632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     68743632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     68743632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     68743632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     68743632                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     68743632                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003216                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003216                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001918                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001918                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001918                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001918                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19805.137424                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19805.137424                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968422                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004926068                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026060.620968                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968422                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794821                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1702647                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1702647                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1702647                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1702647                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1702647                       # number of overall hits
system.cpu3.icache.overall_hits::total        1702647                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1702664                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1702664                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1702664                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1702664                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1702664                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1702664                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5158                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158258746                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5414                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29231.390100                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.309584                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.690416                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884022                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115978                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058495                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058495                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       727645                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        727645                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1688                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1688                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1786140                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1786140                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1786140                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1786140                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12960                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12960                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          423                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13383                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13383                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13383                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13383                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    544354046                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    544354046                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53742915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53742915                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    598096961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    598096961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    598096961                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    598096961                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1071455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1071455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       728068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       728068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1799523                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1799523                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1799523                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1799523                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012096                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012096                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000581                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000581                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007437                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007437                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007437                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007437                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42002.627006                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42002.627006                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 127051.808511                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 127051.808511                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44690.798849                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44690.798849                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44690.798849                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44690.798849                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       352637                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 176318.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2593                       # number of writebacks
system.cpu3.dcache.writebacks::total             2593                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7802                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7802                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8225                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8225                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5158                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5158                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5158                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5158                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5158                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5158                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    124077429                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    124077429                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    124077429                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    124077429                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    124077429                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    124077429                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002866                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002866                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002866                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002866                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24055.337146                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24055.337146                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24055.337146                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24055.337146                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24055.337146                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24055.337146                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
