
stm32-f103rb-cnss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000440  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08000570  08000570  00010570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000610  08000610  00010618  2**0
                  CONTENTS
  4 .ARM          00000000  08000610  08000610  00010618  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000610  08000618  00010618  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000610  08000610  00010610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000614  08000614  00010614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010618  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000000  08000618  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  08000618  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010618  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002bcd  00000000  00000000  00010641  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000007d7  00000000  00000000  0001320e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000118  00000000  00000000  000139e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000d0  00000000  00000000  00013b00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000603  00000000  00000000  00013bd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000019a4  00000000  00000000  000141d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005757b  00000000  00000000  00015b77  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0006d0f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002f0  00000000  00000000  0006d170  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000558 	.word	0x08000558

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000558 	.word	0x08000558

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	4603      	mov	r3, r0
 8000188:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800018a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800018e:	2b00      	cmp	r3, #0
 8000190:	db0b      	blt.n	80001aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000192:	79fb      	ldrb	r3, [r7, #7]
 8000194:	f003 021f 	and.w	r2, r3, #31
 8000198:	4906      	ldr	r1, [pc, #24]	; (80001b4 <__NVIC_EnableIRQ+0x34>)
 800019a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800019e:	095b      	lsrs	r3, r3, #5
 80001a0:	2001      	movs	r0, #1
 80001a2:	fa00 f202 	lsl.w	r2, r0, r2
 80001a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001aa:	bf00      	nop
 80001ac:	370c      	adds	r7, #12
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	e000e100 	.word	0xe000e100

080001b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001b8:	b480      	push	{r7}
 80001ba:	b083      	sub	sp, #12
 80001bc:	af00      	add	r7, sp, #0
 80001be:	4603      	mov	r3, r0
 80001c0:	6039      	str	r1, [r7, #0]
 80001c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	db0a      	blt.n	80001e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001cc:	683b      	ldr	r3, [r7, #0]
 80001ce:	b2da      	uxtb	r2, r3
 80001d0:	490c      	ldr	r1, [pc, #48]	; (8000204 <__NVIC_SetPriority+0x4c>)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	0112      	lsls	r2, r2, #4
 80001d8:	b2d2      	uxtb	r2, r2
 80001da:	440b      	add	r3, r1
 80001dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80001e0:	e00a      	b.n	80001f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001e2:	683b      	ldr	r3, [r7, #0]
 80001e4:	b2da      	uxtb	r2, r3
 80001e6:	4908      	ldr	r1, [pc, #32]	; (8000208 <__NVIC_SetPriority+0x50>)
 80001e8:	79fb      	ldrb	r3, [r7, #7]
 80001ea:	f003 030f 	and.w	r3, r3, #15
 80001ee:	3b04      	subs	r3, #4
 80001f0:	0112      	lsls	r2, r2, #4
 80001f2:	b2d2      	uxtb	r2, r2
 80001f4:	440b      	add	r3, r1
 80001f6:	761a      	strb	r2, [r3, #24]
}
 80001f8:	bf00      	nop
 80001fa:	370c      	adds	r7, #12
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bc80      	pop	{r7}
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	e000e100 	.word	0xe000e100
 8000208:	e000ed00 	.word	0xe000ed00

0800020c <init_sensor_with_interrupt>:
/*
 * This functions intiolizes pin D6(was tested)/
 * D5(needs to be tested) to listen for sensors change in mode.
 * If motion is sensed an iterrupt uccors tunning LD2 on
 */
void init_sensor_with_interrupt(){
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0

// --NEEDS TO BE TESTED--
	/*~~~USING D5 (PB4)~~~*/

	/*Enabla RCC for GPIO Port B*/
	RCC->APB2ENR |= 0x00000008; //enable reset and control clock for port B (see reference manual 8.3.7)
 8000210:	4b1d      	ldr	r3, [pc, #116]	; (8000288 <init_sensor_with_interrupt+0x7c>)
 8000212:	699b      	ldr	r3, [r3, #24]
 8000214:	4a1c      	ldr	r2, [pc, #112]	; (8000288 <init_sensor_with_interrupt+0x7c>)
 8000216:	f043 0308 	orr.w	r3, r3, #8
 800021a:	6193      	str	r3, [r2, #24]

	/*Enable RCC for AFIO (alternative function - interrupt)*/
	RCC->APB2ENR |= 0x00000001; //enable AFIO clk for interrupts (see reference manual 7.3.7 and 9.4)
 800021c:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <init_sensor_with_interrupt+0x7c>)
 800021e:	699b      	ldr	r3, [r3, #24]
 8000220:	4a19      	ldr	r2, [pc, #100]	; (8000288 <init_sensor_with_interrupt+0x7c>)
 8000222:	f043 0301 	orr.w	r3, r3, #1
 8000226:	6193      	str	r3, [r2, #24]

	/*Configure sensor input pin (When motion detected senser pinout switches from low to high*/
	GPIOB->CRL &= 0xFFF0FFFF; //reset CNF and MODE only for bit 4, leave all the rest as they are
 8000228:	4b18      	ldr	r3, [pc, #96]	; (800028c <init_sensor_with_interrupt+0x80>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a17      	ldr	r2, [pc, #92]	; (800028c <init_sensor_with_interrupt+0x80>)
 800022e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000232:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= 0x00080000; //PB4 configured to Input with pull-up / pull-down | Input mode (reset state) (see refrence manual 9.2.2)
 8000234:	4b15      	ldr	r3, [pc, #84]	; (800028c <init_sensor_with_interrupt+0x80>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a14      	ldr	r2, [pc, #80]	; (800028c <init_sensor_with_interrupt+0x80>)
 800023a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800023e:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= 0x00000010; //PB4 configures as pull-up (see reference manual 9.2.4 and Table 20 pg. 161)
 8000240:	4b12      	ldr	r3, [pc, #72]	; (800028c <init_sensor_with_interrupt+0x80>)
 8000242:	68db      	ldr	r3, [r3, #12]
 8000244:	4a11      	ldr	r2, [pc, #68]	; (800028c <init_sensor_with_interrupt+0x80>)
 8000246:	f043 0310 	orr.w	r3, r3, #16
 800024a:	60d3      	str	r3, [r2, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800024c:	b672      	cpsid	i

	/*Enable external interrupt*/
	__disable_irq();
	//NOTE: EXTICR2 is reachable via the index 1
	AFIO->EXTICR[1] |= 0x00000001; // Allow interupts for line_4 (see reference manual 9.4.4 and pg. 210)
 800024e:	4b10      	ldr	r3, [pc, #64]	; (8000290 <init_sensor_with_interrupt+0x84>)
 8000250:	68db      	ldr	r3, [r3, #12]
 8000252:	4a0f      	ldr	r2, [pc, #60]	; (8000290 <init_sensor_with_interrupt+0x84>)
 8000254:	f043 0301 	orr.w	r3, r3, #1
 8000258:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= 0x00000010; //Enable iterrupt with mask for port B pin 4 (see reference manual 10.3.1)
 800025a:	4b0e      	ldr	r3, [pc, #56]	; (8000294 <init_sensor_with_interrupt+0x88>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	4a0d      	ldr	r2, [pc, #52]	; (8000294 <init_sensor_with_interrupt+0x88>)
 8000260:	f043 0310 	orr.w	r3, r3, #16
 8000264:	6013      	str	r3, [r2, #0]
	EXTI->RTSR |= 0x00000010 ; //rising trigger selection register - to anable full button press before reacting ((see reference manual 10.3.3)
 8000266:	4b0b      	ldr	r3, [pc, #44]	; (8000294 <init_sensor_with_interrupt+0x88>)
 8000268:	689b      	ldr	r3, [r3, #8]
 800026a:	4a0a      	ldr	r2, [pc, #40]	; (8000294 <init_sensor_with_interrupt+0x88>)
 800026c:	f043 0310 	orr.w	r3, r3, #16
 8000270:	6093      	str	r3, [r2, #8]
	NVIC_SetPriority(EXTI4_IRQn,0); //set all interrupt priotity to zero so that no preemption uccors.
 8000272:	2100      	movs	r1, #0
 8000274:	200a      	movs	r0, #10
 8000276:	f7ff ff9f 	bl	80001b8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI4_IRQn); //enable handler
 800027a:	200a      	movs	r0, #10
 800027c:	f7ff ff80 	bl	8000180 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000280:	b662      	cpsie	i

	/*~~~______________~~~*/
// --NEEDS TO BE TESTED--


}
 8000282:	bf00      	nop
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	40021000 	.word	0x40021000
 800028c:	40010c00 	.word	0x40010c00
 8000290:	40010000 	.word	0x40010000
 8000294:	40010400 	.word	0x40010400

08000298 <init_sensor_led_response>:


void init_sensor_led_response(){
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0

	/*~~~USING LD2 (PA5) as output~~~*/

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; //enable reset and control clock for port A (see reference manual 8.3.7)
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <init_sensor_led_response+0x38>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4a0b      	ldr	r2, [pc, #44]	; (80002d0 <init_sensor_led_response+0x38>)
 80002a2:	f043 0304 	orr.w	r3, r3, #4
 80002a6:	6193      	str	r3, [r2, #24]

	/*Configure led PA5*/
	GPIOA->CRL &= 0xFF0FFFFF; //reset CNF and MODE only for bit 5, leave all the rest as they are
 80002a8:	4b0a      	ldr	r3, [pc, #40]	; (80002d4 <init_sensor_led_response+0x3c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a09      	ldr	r2, [pc, #36]	; (80002d4 <init_sensor_led_response+0x3c>)
 80002ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80002b2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00200000; //PA5 configured to General purpose output push-pull | Output mode, max speed 2 MHz
 80002b4:	4b07      	ldr	r3, [pc, #28]	; (80002d4 <init_sensor_led_response+0x3c>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a06      	ldr	r2, [pc, #24]	; (80002d4 <init_sensor_led_response+0x3c>)
 80002ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80002be:	6013      	str	r3, [r2, #0]

	/*Init state*/
	state = OFF;
 80002c0:	4b05      	ldr	r3, [pc, #20]	; (80002d8 <init_sensor_led_response+0x40>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	701a      	strb	r2, [r3, #0]


}
 80002c6:	bf00      	nop
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40010800 	.word	0x40010800
 80002d8:	200000a4 	.word	0x200000a4

080002dc <toggle_led>:


void toggle_led()
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0

	if(state == OFF)
 80002e0:	4b0d      	ldr	r3, [pc, #52]	; (8000318 <toggle_led+0x3c>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d109      	bne.n	80002fc <toggle_led+0x20>
	{
		GPIOA->ODR |= 0x0020;
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <toggle_led+0x40>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	4a0b      	ldr	r2, [pc, #44]	; (800031c <toggle_led+0x40>)
 80002ee:	f043 0320 	orr.w	r3, r3, #32
 80002f2:	60d3      	str	r3, [r2, #12]
		state=ON;
 80002f4:	4b08      	ldr	r3, [pc, #32]	; (8000318 <toggle_led+0x3c>)
 80002f6:	2201      	movs	r2, #1
 80002f8:	701a      	strb	r2, [r3, #0]
	else
	{
		GPIOA->ODR &= ~(0x0020);
		state=OFF;
	}
}
 80002fa:	e008      	b.n	800030e <toggle_led+0x32>
		GPIOA->ODR &= ~(0x0020);
 80002fc:	4b07      	ldr	r3, [pc, #28]	; (800031c <toggle_led+0x40>)
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	4a06      	ldr	r2, [pc, #24]	; (800031c <toggle_led+0x40>)
 8000302:	f023 0320 	bic.w	r3, r3, #32
 8000306:	60d3      	str	r3, [r2, #12]
		state=OFF;
 8000308:	4b03      	ldr	r3, [pc, #12]	; (8000318 <toggle_led+0x3c>)
 800030a:	2200      	movs	r2, #0
 800030c:	701a      	strb	r2, [r3, #0]
}
 800030e:	bf00      	nop
 8000310:	46bd      	mov	sp, r7
 8000312:	bc80      	pop	{r7}
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	200000a4 	.word	0x200000a4
 800031c:	40010800 	.word	0x40010800

08000320 <EXTI4_IRQHandler>:

/*Interrupt service routine for sensor using pin D5 (PB4) as input mode*/
void EXTI4_IRQHandler(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0

	EXTI->PR |= 0x00000010; //reset flag by writing 1 to bit 4 (reference manual 10.3.6)
 8000324:	4b05      	ldr	r3, [pc, #20]	; (800033c <EXTI4_IRQHandler+0x1c>)
 8000326:	695b      	ldr	r3, [r3, #20]
 8000328:	4a04      	ldr	r2, [pc, #16]	; (800033c <EXTI4_IRQHandler+0x1c>)
 800032a:	f043 0310 	orr.w	r3, r3, #16
 800032e:	6153      	str	r3, [r2, #20]
	toggle_led();
 8000330:	f7ff ffd4 	bl	80002dc <toggle_led>
	write();
 8000334:	f000 f87e 	bl	8000434 <write>

}
 8000338:	bf00      	nop
 800033a:	bd80      	pop	{r7, pc}
 800033c:	40010400 	.word	0x40010400

08000340 <EXTI15_10_IRQHandler>:

/*Interrupt service routine for sensor using pin D6 (PB10) as input mode*/
void EXTI15_10_IRQHandler(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0

	EXTI->PR |= 0x00000400; //reset flag by writing 1 to bit 10 (reference manual 10.3.6)
 8000344:	4b04      	ldr	r3, [pc, #16]	; (8000358 <EXTI15_10_IRQHandler+0x18>)
 8000346:	695b      	ldr	r3, [r3, #20]
 8000348:	4a03      	ldr	r2, [pc, #12]	; (8000358 <EXTI15_10_IRQHandler+0x18>)
 800034a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800034e:	6153      	str	r3, [r2, #20]
	toggle_led();
 8000350:	f7ff ffc4 	bl	80002dc <toggle_led>

}
 8000354:	bf00      	nop
 8000356:	bd80      	pop	{r7, pc}
 8000358:	40010400 	.word	0x40010400

0800035c <main>:




int main(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0

	init_sensor_with_interrupt();
 8000360:	f7ff ff54 	bl	800020c <init_sensor_with_interrupt>
	init_sensor_led_response();
 8000364:	f7ff ff98 	bl	8000298 <init_sensor_led_response>
	init_buffer_Tx((uint8_t*)MSG);
 8000368:	4802      	ldr	r0, [pc, #8]	; (8000374 <main+0x18>)
 800036a:	f000 f845 	bl	80003f8 <init_buffer_Tx>
	init_usart();
 800036e:	f000 f809 	bl	8000384 <init_usart>
	while(1)
 8000372:	e7fe      	b.n	8000372 <main+0x16>
 8000374:	08000570 	.word	0x08000570

08000378 <SysTick_Handler>:
}
*/


void SysTick_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0

}
 800037c:	bf00      	nop
 800037e:	46bd      	mov	sp, r7
 8000380:	bc80      	pop	{r7}
 8000382:	4770      	bx	lr

08000384 <init_usart>:
#include <string.h>
#include <stdlib.h>

static Buffer buff;

void init_usart(){
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
	/*...Testing*/


	/*ADDED...*/
	/*Enable RCC for Alternate Funcion for PINs*/
	RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7)
 8000388:	4b18      	ldr	r3, [pc, #96]	; (80003ec <init_usart+0x68>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a17      	ldr	r2, [pc, #92]	; (80003ec <init_usart+0x68>)
 800038e:	f043 0301 	orr.w	r3, r3, #1
 8000392:	6193      	str	r3, [r2, #24]

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8000394:	4b15      	ldr	r3, [pc, #84]	; (80003ec <init_usart+0x68>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	4a14      	ldr	r2, [pc, #80]	; (80003ec <init_usart+0x68>)
 800039a:	f043 0304 	orr.w	r3, r3, #4
 800039e:	6193      	str	r3, [r2, #24]

	/*Configure USART2 Tx (PA2) as Output */
	GPIOA->CRL &= 0xFFFFF0FF; //Leave all bits as they are exept for bit 2 (see RM 9.2.1)
 80003a0:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <init_usart+0x6c>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a12      	ldr	r2, [pc, #72]	; (80003f0 <init_usart+0x6c>)
 80003a6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80003aa:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00000A00; //Configure as Alternate function output Push-pull | Speed 2 MHz (see RM 9.2.1)
 80003ac:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <init_usart+0x6c>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a0f      	ldr	r2, [pc, #60]	; (80003f0 <init_usart+0x6c>)
 80003b2:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 80003b6:	6013      	str	r3, [r2, #0]
	//GPIOA->CRL |= 0x00000B00; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.1)
	/*...ADDED*/


	/*Enable RCC for USART2*/
	RCC->APB1ENR |= 0x00020000; // (see RM 8.3.8) IS THIS REALLY NEEDED??
 80003b8:	4b0c      	ldr	r3, [pc, #48]	; (80003ec <init_usart+0x68>)
 80003ba:	69db      	ldr	r3, [r3, #28]
 80003bc:	4a0b      	ldr	r2, [pc, #44]	; (80003ec <init_usart+0x68>)
 80003be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c2:	61d3      	str	r3, [r2, #28]


	/*Following directions RM pg.792 */
	USART2->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 80003c4:	4b0b      	ldr	r3, [pc, #44]	; (80003f4 <init_usart+0x70>)
 80003c6:	68db      	ldr	r3, [r3, #12]
 80003c8:	4a0a      	ldr	r2, [pc, #40]	; (80003f4 <init_usart+0x70>)
 80003ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003ce:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART2->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)

	/*Set Baude rate*/
	//USART2->BRR = 0xEA6; // 9600 bps (see https://www.programmersought.com/article/11991629979/ and RM 27.6.3)
	USART2->BRR = 0xD05;
 80003d0:	4b08      	ldr	r3, [pc, #32]	; (80003f4 <init_usart+0x70>)
 80003d2:	f640 5205 	movw	r2, #3333	; 0xd05
 80003d6:	609a      	str	r2, [r3, #8]

	/*Enable Uart Transmit*/
	USART2->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 80003d8:	4b06      	ldr	r3, [pc, #24]	; (80003f4 <init_usart+0x70>)
 80003da:	68db      	ldr	r3, [r3, #12]
 80003dc:	4a05      	ldr	r2, [pc, #20]	; (80003f4 <init_usart+0x70>)
 80003de:	f043 0308 	orr.w	r3, r3, #8
 80003e2:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART2_IRQn); //enable handler
	__enable_irq();*/

	/*Enable Uart Recirve*/
	//Maybe afterwords - as of now don't need
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr
 80003ec:	40021000 	.word	0x40021000
 80003f0:	40010800 	.word	0x40010800
 80003f4:	40004400 	.word	0x40004400

080003f8 <init_buffer_Tx>:


void init_buffer_Tx(uint8_t *msg){
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]


	memset(buff.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000400:	2280      	movs	r2, #128	; 0x80
 8000402:	2100      	movs	r1, #0
 8000404:	480a      	ldr	r0, [pc, #40]	; (8000430 <init_buffer_Tx+0x38>)
 8000406:	f000 f897 	bl	8000538 <memset>
	if(BUFF_SIZE - (strlen((char*)msg) + 1) < 0){
		strcpy((char*)buff.Tx,"Error msg to Long");
	}
	else{
		strcpy((char*)buff.Tx,(char*)msg);
 800040a:	6879      	ldr	r1, [r7, #4]
 800040c:	4808      	ldr	r0, [pc, #32]	; (8000430 <init_buffer_Tx+0x38>)
 800040e:	f000 f89b 	bl	8000548 <strcpy>
	}

	buff.Tx_len = strlen((char*)msg);
 8000412:	6878      	ldr	r0, [r7, #4]
 8000414:	f7ff feac 	bl	8000170 <strlen>
 8000418:	4602      	mov	r2, r0
 800041a:	4b05      	ldr	r3, [pc, #20]	; (8000430 <init_buffer_Tx+0x38>)
 800041c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	buff.write_index = 0;
 8000420:	4b03      	ldr	r3, [pc, #12]	; (8000430 <init_buffer_Tx+0x38>)
 8000422:	2200      	movs	r2, #0
 8000424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8000428:	bf00      	nop
 800042a:	3708      	adds	r7, #8
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}
 8000430:	2000001c 	.word	0x2000001c

08000434 <write>:

/*USART2 write function with no interrupt*/
void write(){
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0

	//while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmition is complete TC=1 (see RM 27.6.1)
	//wait while data is not transferd
	//wait while txe==0
	while(buff.write_index < buff.Tx_len)
 8000438:	e014      	b.n	8000464 <write+0x30>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// TXE != 1 // == 0x00000000); // != 0x00000080 check TXE (see RM 27.6.1)
 800043a:	bf00      	nop
 800043c:	4b15      	ldr	r3, [pc, #84]	; (8000494 <write+0x60>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000444:	2b00      	cmp	r3, #0
 8000446:	d0f9      	beq.n	800043c <write+0x8>
		USART2->DR = (uint8_t)(buff.Tx[buff.write_index] & 0xFF); //send data (see RM 27.6.2)
 8000448:	4b13      	ldr	r3, [pc, #76]	; (8000498 <write+0x64>)
 800044a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800044e:	4a12      	ldr	r2, [pc, #72]	; (8000498 <write+0x64>)
 8000450:	5cd2      	ldrb	r2, [r2, r3]
 8000452:	4b10      	ldr	r3, [pc, #64]	; (8000494 <write+0x60>)
 8000454:	605a      	str	r2, [r3, #4]
		//USART2->DR = (uint8_t)('U' & 0xFF);
		buff.write_index++;
 8000456:	4b10      	ldr	r3, [pc, #64]	; (8000498 <write+0x64>)
 8000458:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800045c:	3301      	adds	r3, #1
 800045e:	4a0e      	ldr	r2, [pc, #56]	; (8000498 <write+0x64>)
 8000460:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	while(buff.write_index < buff.Tx_len)
 8000464:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <write+0x64>)
 8000466:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800046a:	4b0b      	ldr	r3, [pc, #44]	; (8000498 <write+0x64>)
 800046c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000470:	429a      	cmp	r2, r3
 8000472:	d3e2      	bcc.n	800043a <write+0x6>
	}
	buff.write_index = 0;
 8000474:	4b08      	ldr	r3, [pc, #32]	; (8000498 <write+0x64>)
 8000476:	2200      	movs	r2, #0
 8000478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmition is complete TC=1 (see RM 27.6.1)
 800047c:	bf00      	nop
 800047e:	4b05      	ldr	r3, [pc, #20]	; (8000494 <write+0x60>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000486:	2b40      	cmp	r3, #64	; 0x40
 8000488:	d1f9      	bne.n	800047e <write+0x4a>

}
 800048a:	bf00      	nop
 800048c:	46bd      	mov	sp, r7
 800048e:	bc80      	pop	{r7}
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop
 8000494:	40004400 	.word	0x40004400
 8000498:	2000001c 	.word	0x2000001c

0800049c <Reset_Handler>:
 800049c:	480d      	ldr	r0, [pc, #52]	; (80004d4 <LoopForever+0x2>)
 800049e:	4685      	mov	sp, r0
 80004a0:	480d      	ldr	r0, [pc, #52]	; (80004d8 <LoopForever+0x6>)
 80004a2:	490e      	ldr	r1, [pc, #56]	; (80004dc <LoopForever+0xa>)
 80004a4:	4a0e      	ldr	r2, [pc, #56]	; (80004e0 <LoopForever+0xe>)
 80004a6:	2300      	movs	r3, #0
 80004a8:	e002      	b.n	80004b0 <LoopCopyDataInit>

080004aa <CopyDataInit>:
 80004aa:	58d4      	ldr	r4, [r2, r3]
 80004ac:	50c4      	str	r4, [r0, r3]
 80004ae:	3304      	adds	r3, #4

080004b0 <LoopCopyDataInit>:
 80004b0:	18c4      	adds	r4, r0, r3
 80004b2:	428c      	cmp	r4, r1
 80004b4:	d3f9      	bcc.n	80004aa <CopyDataInit>
 80004b6:	4a0b      	ldr	r2, [pc, #44]	; (80004e4 <LoopForever+0x12>)
 80004b8:	4c0b      	ldr	r4, [pc, #44]	; (80004e8 <LoopForever+0x16>)
 80004ba:	2300      	movs	r3, #0
 80004bc:	e001      	b.n	80004c2 <LoopFillZerobss>

080004be <FillZerobss>:
 80004be:	6013      	str	r3, [r2, #0]
 80004c0:	3204      	adds	r2, #4

080004c2 <LoopFillZerobss>:
 80004c2:	42a2      	cmp	r2, r4
 80004c4:	d3fb      	bcc.n	80004be <FillZerobss>
 80004c6:	f3af 8000 	nop.w
 80004ca:	f000 f811 	bl	80004f0 <__libc_init_array>
 80004ce:	f7ff ff45 	bl	800035c <main>

080004d2 <LoopForever>:
 80004d2:	e7fe      	b.n	80004d2 <LoopForever>
 80004d4:	20005000 	.word	0x20005000
 80004d8:	20000000 	.word	0x20000000
 80004dc:	20000000 	.word	0x20000000
 80004e0:	08000618 	.word	0x08000618
 80004e4:	20000000 	.word	0x20000000
 80004e8:	200000a8 	.word	0x200000a8

080004ec <ADC1_2_IRQHandler>:
 80004ec:	e7fe      	b.n	80004ec <ADC1_2_IRQHandler>
	...

080004f0 <__libc_init_array>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	2500      	movs	r5, #0
 80004f4:	4e0c      	ldr	r6, [pc, #48]	; (8000528 <__libc_init_array+0x38>)
 80004f6:	4c0d      	ldr	r4, [pc, #52]	; (800052c <__libc_init_array+0x3c>)
 80004f8:	1ba4      	subs	r4, r4, r6
 80004fa:	10a4      	asrs	r4, r4, #2
 80004fc:	42a5      	cmp	r5, r4
 80004fe:	d109      	bne.n	8000514 <__libc_init_array+0x24>
 8000500:	f000 f82a 	bl	8000558 <_init>
 8000504:	2500      	movs	r5, #0
 8000506:	4e0a      	ldr	r6, [pc, #40]	; (8000530 <__libc_init_array+0x40>)
 8000508:	4c0a      	ldr	r4, [pc, #40]	; (8000534 <__libc_init_array+0x44>)
 800050a:	1ba4      	subs	r4, r4, r6
 800050c:	10a4      	asrs	r4, r4, #2
 800050e:	42a5      	cmp	r5, r4
 8000510:	d105      	bne.n	800051e <__libc_init_array+0x2e>
 8000512:	bd70      	pop	{r4, r5, r6, pc}
 8000514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000518:	4798      	blx	r3
 800051a:	3501      	adds	r5, #1
 800051c:	e7ee      	b.n	80004fc <__libc_init_array+0xc>
 800051e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000522:	4798      	blx	r3
 8000524:	3501      	adds	r5, #1
 8000526:	e7f2      	b.n	800050e <__libc_init_array+0x1e>
 8000528:	08000610 	.word	0x08000610
 800052c:	08000610 	.word	0x08000610
 8000530:	08000610 	.word	0x08000610
 8000534:	08000614 	.word	0x08000614

08000538 <memset>:
 8000538:	4603      	mov	r3, r0
 800053a:	4402      	add	r2, r0
 800053c:	4293      	cmp	r3, r2
 800053e:	d100      	bne.n	8000542 <memset+0xa>
 8000540:	4770      	bx	lr
 8000542:	f803 1b01 	strb.w	r1, [r3], #1
 8000546:	e7f9      	b.n	800053c <memset+0x4>

08000548 <strcpy>:
 8000548:	4603      	mov	r3, r0
 800054a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800054e:	f803 2b01 	strb.w	r2, [r3], #1
 8000552:	2a00      	cmp	r2, #0
 8000554:	d1f9      	bne.n	800054a <strcpy+0x2>
 8000556:	4770      	bx	lr

08000558 <_init>:
 8000558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800055a:	bf00      	nop
 800055c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800055e:	bc08      	pop	{r3}
 8000560:	469e      	mov	lr, r3
 8000562:	4770      	bx	lr

08000564 <_fini>:
 8000564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000566:	bf00      	nop
 8000568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800056a:	bc08      	pop	{r3}
 800056c:	469e      	mov	lr, r3
 800056e:	4770      	bx	lr
