#! /usr/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x271d6d0 .scope module, "gpio_testbench" "gpio_testbench" 2 79;
 .timescale -9 -11;
P_0x271ccc8 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x271ccf0 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x271cd18 .param/l "DATA" 3 9, C4<10101111>;
P_0x271cd40 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x271cd68 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x271cd90 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x271cdb8 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x271cde0 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x271ce08 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
P_0x271ce30 .param/l "aw" 2 82, +C4<01000>;
P_0x271ce58 .param/l "dw" 2 83, +C4<0100000>;
P_0x271ce80 .param/l "gw" 2 84, +C4<011111>;
v0x2784970_0 .net "ack_int_master_input", 0 0, L_0x277eb20; 1 drivers
v0x27849f0_0 .net "ack_ldl", 0 0, v0x2781e90_0; 1 drivers
v0x2784a70_0 .net "ack_ldl1", 0 0, v0x277e620_0; 1 drivers
v0x2784b20_0 .net "ack_wb_slave", 0 0, v0x277aae0_0; 1 drivers
v0x2784c60_0 .net "adr", 7 0, v0x2783940_0; 1 drivers
v0x2784ce0_0 .net "clk", 0 0, v0x27847c0_0; 1 drivers
v0x2784df0_0 .net "clk_m", 0 0, v0x2784720_0; 1 drivers
v0x2784f00_0 .net "cyc", 0 0, v0x2783a70_0; 1 drivers
v0x2784f80_0 .net "dat_m", 31 0, v0x277ab80_0; 1 drivers
v0x2785050_0 .net "dat_ptc", 31 0, v0x2783bd0_0; 1 drivers
v0x27850d0_0 .net "err", 0 0, v0x277acc0_0; 1 drivers
v0x27851a0_0 .net "gpio_aux", 30 0, v0x2777390_0; 1 drivers
v0x2785220_0 .net "gpio_eclk", 0 0, v0x2777450_0; 1 drivers
v0x27852a0_0 .net "gpio_in", 30 0, v0x27774f0_0; 1 drivers
v0x27853f0_0 .net "gpio_oen", 30 0, v0x277a120_0; 1 drivers
v0x27854c0_0 .net "gpio_out", 30 0, v0x27796e0_0; 1 drivers
v0x2785320_0 .net "rst", 0 0, v0x27848c0_0; 1 drivers
v0x2785620_0 .net "rst_m", 0 0, v0x2784840_0; 1 drivers
v0x2785540_0 .net "sel", 3 0, v0x2783f70_0; 1 drivers
v0x2785790_0 .net "stb", 0 0, v0x2784020_0; 1 drivers
v0x27858c0_0 .net "stb_int_slave_input", 0 0, L_0x2781e00; 1 drivers
v0x2785940_0 .net "tag_o", 3 0, C4<zzzz>; 0 drivers
v0x2785810_0 .var "text", 127 0;
v0x2785a80_0 .net "we", 0 0, v0x2784220_0; 1 drivers
v0x2785bd0_0 .net "y1", 0 0, v0x27805e0_0; 1 drivers
v0x2785c50_0 .net "y2", 0 0, v0x277cdd0_0; 1 drivers
S_0x2784630 .scope module, "clkrst" "clkrst" 2 117, 4 54, S_0x271d6d0;
 .timescale -9 -11;
v0x2784720_0 .var "clk_o1", 0 0;
v0x27847c0_0 .var "clk_o2", 0 0;
v0x2784840_0 .var "rst_o1", 0 0;
v0x27848c0_0 .var "rst_o2", 0 0;
S_0x27825d0 .scope module, "wb_master" "wb_master" 2 129, 5 26, S_0x271d6d0;
 .timescale -9 -11;
P_0x2781ae8 .param/l "aw" 5 29, +C4<01000>;
v0x2783870_0 .alias "ACK_I", 0 0, v0x2784970_0;
v0x2783940_0 .var "ADR_O", 7 0;
v0x27839f0_0 .alias "CLK_I", 0 0, v0x2784df0_0;
v0x2783a70_0 .var "CYC_O", 0 0;
v0x2783b20_0 .alias "DAT_I", 31 0, v0x2784f80_0;
v0x2783bd0_0 .var "DAT_O", 31 0;
v0x2783c90_0 .alias "ERR_I", 0 0, v0x27850d0_0;
v0x2783d40_0 .var "GO", 0 0;
v0x2783e10_0 .alias "RST_I", 0 0, v0x2785620_0;
v0x2783e90_0 .net "RTY_I", 0 0, C4<0>; 1 drivers
v0x2783f70_0 .var "SEL_O", 3 0;
v0x2784020_0 .var "STB_O", 0 0;
v0x27840a0_0 .net "TAG_I", 3 0, C4<0000>; 1 drivers
v0x2784120_0 .alias "TAG_O", 3 0, v0x2785940_0;
v0x2784220_0 .var "WE_O", 0 0;
v0x27842d0_0 .var/i "address", 31 0;
v0x27841a0_0 .var/i "cycle_end", 31 0;
v0x27843e0_0 .var/i "data", 31 0;
v0x2784350_0 .net "mem_sizes", 15 0, C4<1001101100011011>; 1 drivers
v0x2784500_0 .var/i "selects", 31 0;
v0x2784460_0 .var/i "write_flag", 31 0;
E_0x2780220 .event posedge, v0x277cfb0_0;
S_0x2783580 .scope task, "blkrd" "blkrd" 5 165, 5 165, S_0x27825d0;
 .timescale -9 -11;
v0x2783670_0 .var "adr", 31 0;
v0x2783730_0 .var "end_flag", 0 0;
v0x27837d0_0 .var "result", 31 0;
TD_gpio_testbench.wb_master.blkrd ;
    %set/v v0x2784460_0, 0, 32;
    %load/v 8, v0x2783730_0, 1;
    %mov 9, 0, 31;
    %set/v v0x27841a0_0, 8, 32;
    %load/v 8, v0x2783670_0, 32;
    %set/v v0x27842d0_0, 8, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783d40_0, 0, 1;
    %wait E_0x277c940;
T_0.0 ;
    %load/v 8, v0x2783870_0, 1;
    %load/v 9, v0x2784020_0, 1;
    %and 8, 9, 1;
    %inv 8, 1;
    %jmp/0xz T_0.1, 8;
    %wait E_0x277c940;
    %jmp T_0.0;
T_0.1 ;
    %load/v 8, v0x27843e0_0, 32;
    %set/v v0x27837d0_0, 8, 32;
    %end;
S_0x27831e0 .scope task, "blkwr" "blkwr" 5 186, 5 186, S_0x27825d0;
 .timescale -9 -11;
v0x27832d0_0 .var "adr", 31 0;
v0x2783390_0 .var "dat", 31 0;
v0x2783430_0 .var "end_flag", 0 0;
v0x27834d0_0 .var "sel", 3 0;
TD_gpio_testbench.wb_master.blkwr ;
    %movi 8, 1, 32;
    %set/v v0x2784460_0, 8, 32;
    %load/v 8, v0x2783430_0, 1;
    %mov 9, 0, 31;
    %set/v v0x27841a0_0, 8, 32;
    %load/v 8, v0x27832d0_0, 32;
    %set/v v0x27842d0_0, 8, 32;
    %load/v 8, v0x2783390_0, 32;
    %set/v v0x27843e0_0, 8, 32;
    %load/v 8, v0x27834d0_0, 4;
    %mov 12, 0, 28;
    %set/v v0x2784500_0, 8, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783d40_0, 0, 1;
    %wait E_0x277c940;
T_1.2 ;
    %load/v 8, v0x2783870_0, 1;
    %load/v 9, v0x2784020_0, 1;
    %and 8, 9, 1;
    %inv 8, 1;
    %jmp/0xz T_1.3, 8;
    %wait E_0x277c940;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x2782f90 .scope task, "rd" "rd" 5 109, 5 109, S_0x27825d0;
 .timescale -9 -11;
v0x2783080_0 .var "adr", 31 0;
v0x2783140_0 .var "result", 31 0;
TD_gpio_testbench.wb_master.rd ;
    %movi 8, 1, 32;
    %set/v v0x27841a0_0, 8, 32;
    %load/v 8, v0x2783080_0, 32;
    %set/v v0x27842d0_0, 8, 32;
    %movi 8, 255, 32;
    %set/v v0x2784500_0, 8, 32;
    %set/v v0x2784460_0, 0, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783d40_0, 0, 1;
    %wait E_0x277c940;
T_2.4 ;
    %load/v 8, v0x2783a70_0, 1;
    %inv 8, 1;
    %jmp/0xz T_2.5, 8;
    %wait E_0x277c940;
    %jmp T_2.4;
T_2.5 ;
T_2.6 ;
    %load/v 8, v0x2783a70_0, 1;
    %jmp/0xz T_2.7, 8;
    %wait E_0x277c940;
    %jmp T_2.6;
T_2.7 ;
    %load/v 8, v0x27843e0_0, 32;
    %set/v v0x2783140_0, 8, 32;
    %end;
S_0x2782c20 .scope task, "rmw" "rmw" 5 208, 5 208, S_0x27825d0;
 .timescale -9 -11;
v0x2782d10_0 .var "adr", 31 0;
v0x2782dd0_0 .var "dat", 31 0;
v0x2782e70_0 .var "result", 31 0;
v0x2782f10_0 .var "sel", 3 0;
TD_gpio_testbench.wb_master.rmw ;
    %set/v v0x2784460_0, 0, 32;
    %set/v v0x27841a0_0, 0, 32;
    %load/v 8, v0x2782d10_0, 32;
    %set/v v0x27842d0_0, 8, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783d40_0, 0, 1;
    %wait E_0x277c940;
T_3.8 ;
    %load/v 8, v0x2783870_0, 1;
    %load/v 9, v0x2784020_0, 1;
    %and 8, 9, 1;
    %inv 8, 1;
    %jmp/0xz T_3.9, 8;
    %wait E_0x277c940;
    %jmp T_3.8;
T_3.9 ;
    %load/v 8, v0x27843e0_0, 32;
    %set/v v0x2782e70_0, 8, 32;
    %movi 8, 1, 32;
    %set/v v0x2784460_0, 8, 32;
    %load/v 8, v0x2782d10_0, 32;
    %set/v v0x27842d0_0, 8, 32;
    %load/v 8, v0x2782f10_0, 4;
    %mov 12, 0, 28;
    %set/v v0x2784500_0, 8, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783d40_0, 0, 1;
    %load/v 8, v0x2782dd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27843e0_0, 0, 8;
    %movi 8, 1, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27841a0_0, 0, 8;
    %wait E_0x277c940;
T_3.10 ;
    %load/v 8, v0x2783870_0, 1;
    %load/v 9, v0x2784020_0, 1;
    %and 8, 9, 1;
    %inv 8, 1;
    %jmp/0xz T_3.11, 8;
    %wait E_0x277c940;
    %jmp T_3.10;
T_3.11 ;
    %end;
S_0x2782930 .scope task, "wr" "wr" 5 137, 5 137, S_0x27825d0;
 .timescale -9 -11;
v0x2782a20_0 .var "adr", 31 0;
v0x2782ae0_0 .var "dat", 31 0;
v0x2782b80_0 .var "sel", 3 0;
TD_gpio_testbench.wb_master.wr ;
    %movi 8, 1, 32;
    %set/v v0x27841a0_0, 8, 32;
    %load/v 8, v0x2782a20_0, 32;
    %set/v v0x27842d0_0, 8, 32;
    %load/v 8, v0x2782b80_0, 4;
    %mov 12, 0, 28;
    %set/v v0x2784500_0, 8, 32;
    %movi 8, 1, 32;
    %set/v v0x2784460_0, 8, 32;
    %load/v 8, v0x2782ae0_0, 32;
    %set/v v0x27843e0_0, 8, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783d40_0, 0, 1;
    %wait E_0x277c940;
T_4.12 ;
    %load/v 8, v0x2783a70_0, 1;
    %inv 8, 1;
    %jmp/0xz T_4.13, 8;
    %wait E_0x277c940;
    %jmp T_4.12;
T_4.13 ;
T_4.14 ;
    %load/v 8, v0x2783a70_0, 1;
    %jmp/0xz T_4.15, 8;
    %wait E_0x277c940;
    %jmp T_4.14;
T_4.15 ;
    %end;
S_0x2782700 .scope function, "data_width" "data_width" 5 77, 5 77, S_0x27825d0;
 .timescale -9 -11;
v0x27827f0_0 .var "adr", 31 0;
v0x2782890_0 .var "data_width", 1 0;
TD_gpio_testbench.wb_master.data_width ;
    %ix/load 1, 29, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.16, 4;
    %load/x1p 8, v0x27827f0_0, 3;
    %jmp T_5.17;
T_5.16 ;
    %mov 8, 2, 3;
T_5.17 ;
; Save base=8 wid=3 in lookaside.
    %cmp/x 8, 0, 3;
    %jmp/1 T_5.18, 4;
    %movi 11, 1, 3;
    %cmp/x 8, 11, 3;
    %jmp/1 T_5.19, 4;
    %movi 11, 2, 3;
    %cmp/x 8, 11, 3;
    %jmp/1 T_5.20, 4;
    %movi 11, 3, 3;
    %cmp/x 8, 11, 3;
    %jmp/1 T_5.21, 4;
    %movi 11, 4, 3;
    %cmp/x 8, 11, 3;
    %jmp/1 T_5.22, 4;
    %movi 11, 5, 3;
    %cmp/x 8, 11, 3;
    %jmp/1 T_5.23, 4;
    %movi 11, 6, 3;
    %cmp/x 8, 11, 3;
    %jmp/1 T_5.24, 4;
    %cmp/x 8, 1, 3;
    %jmp/1 T_5.25, 4;
    %cmp/x 8, 2, 3;
    %jmp/1 T_5.26, 4;
    %jmp T_5.27;
T_5.18 ;
    %ix/load 1, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.28, 4;
    %load/x1p 8, v0x2784350_0, 2;
    %jmp T_5.29;
T_5.28 ;
    %mov 8, 2, 2;
T_5.29 ;
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.19 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.30, 4;
    %load/x1p 8, v0x2784350_0, 2;
    %jmp T_5.31;
T_5.30 ;
    %mov 8, 2, 2;
T_5.31 ;
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.20 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.32, 4;
    %load/x1p 8, v0x2784350_0, 2;
    %jmp T_5.33;
T_5.32 ;
    %mov 8, 2, 2;
T_5.33 ;
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.21 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.34, 4;
    %load/x1p 8, v0x2784350_0, 2;
    %jmp T_5.35;
T_5.34 ;
    %mov 8, 2, 2;
T_5.35 ;
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.22 ;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.36, 4;
    %load/x1p 8, v0x2784350_0, 2;
    %jmp T_5.37;
T_5.36 ;
    %mov 8, 2, 2;
T_5.37 ;
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.23 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.38, 4;
    %load/x1p 8, v0x2784350_0, 2;
    %jmp T_5.39;
T_5.38 ;
    %mov 8, 2, 2;
T_5.39 ;
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.24 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.40, 4;
    %load/x1p 8, v0x2784350_0, 2;
    %jmp T_5.41;
T_5.40 ;
    %mov 8, 2, 2;
T_5.41 ;
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.25 ;
    %load/v 8, v0x2784350_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x2782890_0, 8, 2;
    %jmp T_5.27;
T_5.26 ;
    %set/v v0x2782890_0, 2, 2;
    %jmp T_5.27;
T_5.27 ;
    %end;
S_0x277edc0 .scope module, "LDLinput_U1" "inputport" 2 152, 6 2, S_0x271d6d0;
 .timescale -9 -11;
P_0x277eeb8 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x277eee0 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x277ef08 .param/l "DATA" 3 9, C4<10101111>;
P_0x277ef30 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x277ef58 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x277ef80 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x277efa8 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x277efd0 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x277eff8 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
L_0x2789dd0 .functor NOT 1, L_0x2781e00, C4<0>, C4<0>, C4<0>;
L_0x2789e30 .functor OR 1, v0x27805e0_0, v0x27848c0_0, C4<0>, C4<0>;
L_0x2781e00 .functor BUFZ 1, v0x277f910_0, C4<0>, C4<0>, C4<0>;
v0x2781e90_0 .var "ack_ip", 0 0;
v0x2781f10_0 .net "ack_l", 0 0, v0x2781860_0; 1 drivers
v0x2781fc0_0 .net "ask", 0 0, v0x27819b0_0; 1 drivers
v0x2782040_0 .net "ask_dash", 0 0, v0x2780c70_0; 1 drivers
v0x27820c0_0 .alias "clk_inputport", 0 0, v0x2784ce0_0;
v0x2782190_0 .net "latched1", 0 0, v0x2780530_0; 1 drivers
v0x27822a0_0 .alias "req", 0 0, v0x2785790_0;
v0x2782320_0 .alias "reset", 0 0, v0x2785320_0;
v0x27823f0_0 .alias "valid", 0 0, v0x27858c0_0;
v0x2782470_0 .net "valid1", 0 0, v0x277f910_0; 1 drivers
v0x2782550_0 .alias "y1", 0 0, v0x2785bd0_0;
S_0x2780dd0 .scope module, "async_u0" "async" 6 22, 7 2, S_0x277edc0;
 .timescale -9 -11;
P_0x2780ec8 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x2780ef0 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x2780f18 .param/l "DATA" 3 9, C4<10101111>;
P_0x2780f40 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x2780f68 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x2780f90 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x2780fb8 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x2780fe0 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x2781008 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
L_0x2783f10 .functor AND 1, L_0x2789c10, v0x2781600_0, C4<1>, C4<1>;
L_0x2789c10 .functor NOT 1, v0x2780530_0, C4<0>, C4<0>, C4<0>;
L_0x2789cc0 .functor AND 1, L_0x2789d20, v0x2784020_0, C4<1>, C4<1>;
L_0x2789d20 .functor NOT 1, v0x2781600_0, C4<0>, C4<0>, C4<0>;
v0x2781720_0 .net *"_s0", 0 0, L_0x2789c10; 1 drivers
v0x27817c0_0 .net *"_s2", 0 0, L_0x2789d20; 1 drivers
v0x2781860_0 .var "ack", 0 0;
v0x2781900_0 .net "ack_l", 0 0, L_0x2783f10; 1 drivers
v0x27819b0_0 .var "ask", 0 0;
v0x2781a60_0 .net "ask_l", 0 0, L_0x2789cc0; 1 drivers
v0x2781b20_0 .net "c", 0 0, v0x2781600_0; 1 drivers
v0x2781ba0_0 .alias "latched", 0 0, v0x2782190_0;
v0x2781c70_0 .alias "req", 0 0, v0x2785790_0;
v0x2781d20_0 .alias "reset", 0 0, v0x2785320_0;
E_0x2780820 .event edge, v0x277afb0_0, v0x2781900_0, v0x2781a60_0;
S_0x2781360 .scope module, "cmuller_U0" "cmuller" 7 32, 8 8, S_0x2780dd0;
 .timescale -9 -9;
v0x27814c0_0 .alias "a", 0 0, v0x2782190_0;
v0x2781560_0 .alias "b", 0 0, v0x2785790_0;
v0x2781600_0 .var "c", 0 0;
v0x27816a0_0 .alias "rstn", 0 0, v0x2785320_0;
E_0x2781450 .event edge, v0x277afb0_0, v0x277fa70_0, v0x2781560_0;
S_0x27809b0 .scope module, "cmuller_U1" "cmuller" 6 31, 8 8, S_0x277edc0;
 .timescale -9 -9;
v0x2780b10_0 .alias "a", 0 0, v0x2781fc0_0;
v0x2780bd0_0 .net "b", 0 0, L_0x2789dd0; 1 drivers
v0x2780c70_0 .var "c", 0 0;
v0x2780d20_0 .alias "rstn", 0 0, v0x2785320_0;
E_0x2780aa0 .event edge, v0x277afb0_0, v0x2780b10_0, v0x2780bd0_0;
S_0x277fb10 .scope module, "mutex_U2" "mutex" 6 39, 9 2, S_0x277edc0;
 .timescale -9 -11;
P_0x277fc08 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x277fc30 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x277fc58 .param/l "DATA" 3 9, C4<10101111>;
P_0x277fc80 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x277fca8 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x277fcd0 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x277fcf8 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x277fd20 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x277fd48 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
v0x2780330_0 .var/real "conf", 0 0;
v0x27803f0_0 .var/i "delay", 31 0;
v0x2780490_0 .var/real "diff", 0 0;
v0x2780530_0 .var "g1", 0 0;
v0x27805e0_0 .var "g2", 0 0;
v0x2780660_0 .alias "r1", 0 0, v0x2782040_0;
v0x2780720_0 .alias "r2", 0 0, v0x2784ce0_0;
v0x27807a0_0 .alias "reset", 0 0, v0x2785320_0;
v0x2780850_0 .var/real "v1", 0 0;
v0x27808d0_0 .var/real "v2", 0 0;
E_0x277fea0 .event edge, v0x27808d0_0, v0x2780850_0, v0x2780490_0;
E_0x2780150 .event posedge, v0x277a9c0_0;
E_0x27801a0 .event posedge, v0x2780660_0;
E_0x27801f0 .event negedge, v0x277a9c0_0;
E_0x2780250 .event negedge, v0x2780660_0;
E_0x27802a0 .event edge, v0x277afb0_0;
S_0x277f320 .scope module, "srlatch_U3" "srlatch" 6 48, 10 2, S_0x277edc0;
 .timescale -9 -11;
P_0x277f418 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x277f440 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x277f468 .param/l "DATA" 3 9, C4<10101111>;
P_0x277f490 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x277f4b8 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x277f4e0 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x277f508 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x277f530 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x277f558 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
v0x277f910_0 .var "q", 0 0;
v0x277f9d0_0 .net "r", 0 0, L_0x2789e30; 1 drivers
v0x277fa70_0 .alias "s", 0 0, v0x2782190_0;
E_0x277f0b0 .event edge, v0x277f9d0_0, v0x277fa70_0;
S_0x277b560 .scope module, "LDLinput_U2" "inputport" 2 164, 6 2, S_0x271d6d0;
 .timescale -9 -11;
P_0x277b658 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x277b680 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x277b6a8 .param/l "DATA" 3 9, C4<10101111>;
P_0x277b6d0 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x277b6f8 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x277b720 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x277b748 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x277b770 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x277b798 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
L_0x278a320 .functor NOT 1, L_0x277eb20, C4<0>, C4<0>, C4<0>;
L_0x278a3b0 .functor OR 1, v0x277cdd0_0, v0x2784840_0, C4<0>, C4<0>;
L_0x277eb20 .functor BUFZ 1, v0x277c100_0, C4<0>, C4<0>, C4<0>;
v0x277e620_0 .var "ack_ip", 0 0;
v0x277e6c0_0 .net "ack_l", 0 0, v0x277e090_0; 1 drivers
v0x277e740_0 .net "ask", 0 0, v0x277e1b0_0; 1 drivers
v0x277e7c0_0 .net "ask_dash", 0 0, v0x277d420_0; 1 drivers
v0x277e890_0 .alias "clk_inputport", 0 0, v0x2784df0_0;
v0x277e910_0 .net "latched1", 0 0, v0x277cd20_0; 1 drivers
v0x277ea20_0 .alias "req", 0 0, v0x2784b20_0;
v0x277eaa0_0 .alias "reset", 0 0, v0x2785620_0;
v0x277ebb0_0 .alias "valid", 0 0, v0x2784970_0;
v0x277ec30_0 .net "valid1", 0 0, v0x277c100_0; 1 drivers
v0x277ed10_0 .alias "y1", 0 0, v0x2785c50_0;
S_0x277d5b0 .scope module, "async_u0" "async" 6 22, 7 2, S_0x277b560;
 .timescale -9 -11;
P_0x277d6a8 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x277d6d0 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x277d6f8 .param/l "DATA" 3 9, C4<10101111>;
P_0x277d720 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x277d748 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x277d770 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x277d798 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x277d7c0 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x277d7e8 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
L_0x278a060 .functor AND 1, L_0x278a140, v0x277ddd0_0, C4<1>, C4<1>;
L_0x278a140 .functor NOT 1, v0x277cd20_0, C4<0>, C4<0>, C4<0>;
L_0x278a1f0 .functor AND 1, L_0x278a270, v0x277aae0_0, C4<1>, C4<1>;
L_0x278a270 .functor NOT 1, v0x277ddd0_0, C4<0>, C4<0>, C4<0>;
v0x277df50_0 .net *"_s0", 0 0, L_0x278a140; 1 drivers
v0x277dff0_0 .net *"_s2", 0 0, L_0x278a270; 1 drivers
v0x277e090_0 .var "ack", 0 0;
v0x277e130_0 .net "ack_l", 0 0, L_0x278a060; 1 drivers
v0x277e1b0_0 .var "ask", 0 0;
v0x277e260_0 .net "ask_l", 0 0, L_0x278a1f0; 1 drivers
v0x277e320_0 .net "c", 0 0, v0x277ddd0_0; 1 drivers
v0x277e3a0_0 .alias "latched", 0 0, v0x277e910_0;
v0x277e470_0 .alias "req", 0 0, v0x2784b20_0;
v0x277e540_0 .alias "reset", 0 0, v0x2785620_0;
E_0x277d8a0 .event edge, v0x277cfb0_0, v0x277e130_0, v0x277e260_0;
S_0x277db50 .scope module, "cmuller_U0" "cmuller" 7 32, 8 8, S_0x277d5b0;
 .timescale -9 -9;
v0x277dcb0_0 .alias "a", 0 0, v0x277e910_0;
v0x277dd50_0 .alias "b", 0 0, v0x2784b20_0;
v0x277ddd0_0 .var "c", 0 0;
v0x277de50_0 .alias "rstn", 0 0, v0x2785620_0;
E_0x277dc40 .event edge, v0x277cfb0_0, v0x277c260_0, v0x277aae0_0;
S_0x277d190 .scope module, "cmuller_U1" "cmuller" 6 31, 8 8, S_0x277b560;
 .timescale -9 -9;
v0x277d2c0_0 .alias "a", 0 0, v0x277e740_0;
v0x277d380_0 .net "b", 0 0, L_0x278a320; 1 drivers
v0x277d420_0 .var "c", 0 0;
v0x277d4d0_0 .alias "rstn", 0 0, v0x2785620_0;
E_0x277ca10 .event edge, v0x277cfb0_0, v0x277d2c0_0, v0x277d380_0;
S_0x277c300 .scope module, "mutex_U2" "mutex" 6 39, 9 2, S_0x277b560;
 .timescale -9 -11;
P_0x277c3f8 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x277c420 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x277c448 .param/l "DATA" 3 9, C4<10101111>;
P_0x277c470 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x277c498 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x277c4c0 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x277c4e8 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x277c510 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x277c538 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
v0x277cb20_0 .var/real "conf", 0 0;
v0x277cbe0_0 .var/i "delay", 31 0;
v0x277cc80_0 .var/real "diff", 0 0;
v0x277cd20_0 .var "g1", 0 0;
v0x277cdd0_0 .var "g2", 0 0;
v0x277ce50_0 .alias "r1", 0 0, v0x277e7c0_0;
v0x277cf10_0 .alias "r2", 0 0, v0x2784df0_0;
v0x277cfb0_0 .alias "reset", 0 0, v0x2785620_0;
v0x277d050_0 .var/real "v1", 0 0;
v0x277d0f0_0 .var/real "v2", 0 0;
E_0x277c690 .event edge, v0x277d0f0_0, v0x277d050_0, v0x277cc80_0;
E_0x277c940 .event posedge, v0x277cf10_0;
E_0x277c990 .event posedge, v0x277ce50_0;
E_0x277c9e0 .event negedge, v0x277cf10_0;
E_0x277ca40 .event negedge, v0x277ce50_0;
E_0x277ca90 .event edge, v0x277cfb0_0;
S_0x277bb10 .scope module, "srlatch_U3" "srlatch" 6 48, 10 2, S_0x277b560;
 .timescale -9 -11;
P_0x277bc08 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x277bc30 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x277bc58 .param/l "DATA" 3 9, C4<10101111>;
P_0x277bc80 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x277bca8 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x277bcd0 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x277bcf8 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x277bd20 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x277bd48 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
v0x277c100_0 .var "q", 0 0;
v0x277c1c0_0 .net "r", 0 0, L_0x278a3b0; 1 drivers
v0x277c260_0 .alias "s", 0 0, v0x277e910_0;
E_0x277ada0 .event edge, v0x277c1c0_0, v0x277c260_0;
S_0x27776e0 .scope module, "gpio_top" "gpio_top" 2 181, 11 115, S_0x271d6d0;
 .timescale -9 -11;
P_0x27777d8 .param/l "aw" 11 133, +C4<01000>;
P_0x2777800 .param/l "dw" 11 132, +C4<0100000>;
P_0x2777828 .param/l "gw" 11 134, +C4<011111>;
L_0x278a5e0 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278a710 .functor AND 1, L_0x278a5e0, L_0x278a640, C4<1>, C4<1>;
L_0x278a860 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278a9f0 .functor AND 1, L_0x278a860, L_0x278a950, C4<1>, C4<1>;
L_0x278b080 .functor AND 1, L_0x278ac10, L_0x278af20, C4<1>, C4<1>;
L_0x278b1d0 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278b520 .functor AND 1, L_0x278b1d0, L_0x278b390, C4<1>, C4<1>;
L_0x278b620 .functor AND 1, L_0x278b520, L_0x278b080, C4<1>, C4<1>;
L_0x278b720 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278ba80 .functor AND 1, L_0x278b720, L_0x278b930, C4<1>, C4<1>;
L_0x278bb90 .functor AND 1, L_0x278ba80, L_0x278b080, C4<1>, C4<1>;
L_0x278bc80 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278ba20 .functor AND 1, L_0x278bc80, L_0x278bd80, C4<1>, C4<1>;
L_0x278bb30 .functor AND 1, L_0x278ba20, L_0x278b080, C4<1>, C4<1>;
L_0x278c0a0 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278c4e0 .functor AND 1, L_0x278c0a0, L_0x278c3c0, C4<1>, C4<1>;
L_0x278c670 .functor AND 1, L_0x278c4e0, L_0x278b080, C4<1>, C4<1>;
L_0x278c720 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278ca40 .functor AND 1, L_0x278c720, L_0x278c8c0, C4<1>, C4<1>;
L_0x278cb40 .functor AND 1, L_0x278ca40, L_0x278b080, C4<1>, C4<1>;
L_0x278c780 .functor AND 1, v0x2783a70_0, L_0x2781e00, C4<1>, C4<1>;
L_0x278c9b0 .functor AND 1, L_0x278c780, L_0x278cd40, C4<1>, C4<1>;
L_0x278cbf0 .functor AND 1, L_0x278c9b0, L_0x278b080, C4<1>, C4<1>;
v0x2777a80_0 .net *"_s0", 0 0, L_0x278a5e0; 1 drivers
v0x2777b40_0 .net *"_s107", 0 0, L_0x278cfc0; 1 drivers
v0x2777be0_0 .net *"_s109", 0 0, L_0x278d290; 1 drivers
v0x2777c80_0 .net *"_s110", 0 0, C4<0>; 1 drivers
v0x2777d30_0 .net *"_s13", 1 0, L_0x278aad0; 1 drivers
v0x2777dd0_0 .net *"_s14", 1 0, C4<00>; 1 drivers
v0x2777eb0_0 .net *"_s16", 0 0, L_0x278ac10; 1 drivers
v0x2777f50_0 .net *"_s19", 1 0, L_0x278ad80; 1 drivers
v0x2778040_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v0x27780e0_0 .net *"_s22", 0 0, L_0x278af20; 1 drivers
v0x27781e0_0 .net *"_s26", 0 0, L_0x278b1d0; 1 drivers
v0x2778280_0 .net *"_s29", 3 0, L_0x278b270; 1 drivers
v0x2778390_0 .net *"_s3", 0 0, L_0x278a640; 1 drivers
v0x2778430_0 .net *"_s30", 3 0, C4<0001>; 1 drivers
v0x2778550_0 .net *"_s32", 0 0, L_0x278b390; 1 drivers
v0x27785f0_0 .net *"_s34", 0 0, L_0x278b520; 1 drivers
v0x27784b0_0 .net *"_s38", 0 0, L_0x278b720; 1 drivers
v0x2778740_0 .net *"_s41", 3 0, L_0x278b890; 1 drivers
v0x2778860_0 .net *"_s42", 3 0, C4<0010>; 1 drivers
v0x27788e0_0 .net *"_s44", 0 0, L_0x278b930; 1 drivers
v0x27787c0_0 .net *"_s46", 0 0, L_0x278ba80; 1 drivers
v0x2778a10_0 .net *"_s50", 0 0, L_0x278bc80; 1 drivers
v0x2778960_0 .net *"_s53", 3 0, L_0x278bce0; 1 drivers
v0x2778b50_0 .net *"_s54", 3 0, C4<0011>; 1 drivers
v0x2778ab0_0 .net *"_s56", 0 0, L_0x278bd80; 1 drivers
v0x2778ca0_0 .net *"_s58", 0 0, L_0x278ba20; 1 drivers
v0x2778bf0_0 .net *"_s6", 0 0, L_0x278a860; 1 drivers
v0x2778e00_0 .net *"_s62", 0 0, L_0x278c0a0; 1 drivers
v0x2778d40_0 .net *"_s65", 3 0, L_0x278c210; 1 drivers
v0x2778f70_0 .net *"_s66", 3 0, C4<0100>; 1 drivers
v0x2778e80_0 .net *"_s68", 0 0, L_0x278c3c0; 1 drivers
v0x27790f0_0 .net *"_s70", 0 0, L_0x278c4e0; 1 drivers
v0x2778ff0_0 .net *"_s74", 0 0, L_0x278c720; 1 drivers
v0x2779280_0 .net *"_s77", 3 0, L_0x278c820; 1 drivers
v0x2779170_0 .net *"_s78", 3 0, C4<0110>; 1 drivers
v0x2779420_0 .net *"_s80", 0 0, L_0x278c8c0; 1 drivers
v0x2779300_0 .net *"_s82", 0 0, L_0x278ca40; 1 drivers
v0x27793a0_0 .net *"_s86", 0 0, L_0x278c780; 1 drivers
v0x27795e0_0 .net *"_s89", 3 0, L_0x278cca0; 1 drivers
v0x2779660_0 .net *"_s9", 0 0, L_0x278a950; 1 drivers
v0x27794a0_0 .net *"_s90", 3 0, C4<0111>; 1 drivers
v0x2779540_0 .net *"_s92", 0 0, L_0x278cd40; 1 drivers
v0x2779840_0 .net *"_s94", 0 0, L_0x278c9b0; 1 drivers
v0x27798c0_0 .alias "ext_pad_i", 30 0, v0x27852a0_0;
v0x27796e0_0 .var "ext_pad_o", 30 0;
v0x2779760_0 .var "ext_pad_s", 30 0;
v0x2779ac0_0 .alias "ext_padoe_o", 30 0, v0x27853f0_0;
v0x2779b40_0 .net "full_decoding", 0 0, L_0x278b080; 1 drivers
v0x2779940_0 .net "in_muxed", 30 0, v0x2779760_0; 1 drivers
v0x27799c0_0 .net "out_pad", 30 0, v0x277a240_0; 1 drivers
v0x2779d60_0 .net "rgpio_aux", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x2779de0_0 .var "rgpio_ctrl", 1 0;
v0x2779bc0_0 .net "rgpio_ctrl_sel", 0 0, L_0x278cb40; 1 drivers
v0x2779c60_0 .net "rgpio_eclk", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x277a020_0 .var "rgpio_in", 30 0;
v0x277a0a0_0 .var "rgpio_inte", 30 0;
v0x2779e60_0 .net "rgpio_inte_sel", 0 0, L_0x278bb30; 1 drivers
v0x2779f00_0 .var "rgpio_ints", 30 0;
v0x2779fa0_0 .net "rgpio_ints_sel", 0 0, L_0x278cbf0; 1 drivers
v0x277a300_0 .net "rgpio_nec", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x277a120_0 .var "rgpio_oe", 30 0;
v0x277a1a0_0 .net "rgpio_oe_sel", 0 0, L_0x278bb90; 1 drivers
v0x277a240_0 .var "rgpio_out", 30 0;
v0x277a580_0 .net "rgpio_out_sel", 0 0, L_0x278b620; 1 drivers
v0x277a380_0 .var "rgpio_ptrig", 30 0;
v0x277a420_0 .net "rgpio_ptrig_sel", 0 0, L_0x278c670; 1 drivers
v0x277a4c0_0 .var "sync", 30 0;
v0x277a820_0 .var "tmp2", 0 0;
v0x277a600_0 .var "tmp3", 0 0;
v0x277a6a0_0 .var "tmp4", 0 0;
v0x277a740_0 .net "wb_ack", 0 0, L_0x278a710; 1 drivers
v0x277aae0_0 .var "wb_ack_o", 0 0;
v0x277a8a0_0 .var "wb_ack_temp", 0 0;
v0x277a920_0 .alias "wb_adr_i", 7 0, v0x2784c60_0;
v0x277a9c0_0 .alias "wb_clk_i", 0 0, v0x2784ce0_0;
v0x277aa60_0 .alias "wb_cyc_i", 0 0, v0x2784f00_0;
v0x277adf0_0 .var "wb_dat", 31 0;
v0x277ae90_0 .alias "wb_dat_i", 31 0, v0x2785050_0;
v0x277ab80_0 .var "wb_dat_o", 31 0;
v0x277ac20_0 .net "wb_err", 0 0, L_0x278a9f0; 1 drivers
v0x277acc0_0 .var "wb_err_o", 0 0;
v0x277b1a0_0 .net "wb_inta", 0 0, L_0x278d440; 1 drivers
v0x277af10_0 .var "wb_inta_o", 0 0;
v0x277afb0_0 .alias "wb_rst_i", 0 0, v0x2785320_0;
v0x277b050_0 .alias "wb_sel_i", 3 0, v0x2785540_0;
v0x277b0f0_0 .alias "wb_stb_i", 0 0, v0x27858c0_0;
v0x277b4e0_0 .alias "wb_we_i", 0 0, v0x2785a80_0;
E_0x2777920 .event posedge, v0x277afb0_0, v0x277a9c0_0;
E_0x27779f0/0 .event edge, v0x277a300_0, v0x2779c60_0, v0x2779f00_0, v0x2779de0_0;
E_0x27779f0/1 .event edge, v0x2779d60_0, v0x277a380_0, v0x277a0a0_0, v0x277a120_0;
E_0x27779f0/2 .event edge, v0x277a240_0, v0x277a020_0, v0x277a920_0;
E_0x27779f0 .event/or E_0x27779f0/0, E_0x27779f0/1, E_0x27779f0/2;
L_0x278a640 .reduce/nor v0x277acc0_0;
L_0x278a950 .reduce/nor L_0x278b080;
L_0x278aad0 .part v0x2783940_0, 6, 2;
L_0x278ac10 .cmp/eq 2, L_0x278aad0, C4<00>;
L_0x278ad80 .part v0x2783940_0, 0, 2;
L_0x278af20 .cmp/eq 2, L_0x278ad80, C4<00>;
L_0x278b270 .part v0x2783940_0, 2, 4;
L_0x278b390 .cmp/eq 4, L_0x278b270, C4<0001>;
L_0x278b890 .part v0x2783940_0, 2, 4;
L_0x278b930 .cmp/eq 4, L_0x278b890, C4<0010>;
L_0x278bce0 .part v0x2783940_0, 2, 4;
L_0x278bd80 .cmp/eq 4, L_0x278bce0, C4<0011>;
L_0x278c210 .part v0x2783940_0, 2, 4;
L_0x278c3c0 .cmp/eq 4, L_0x278c210, C4<0100>;
L_0x278c820 .part v0x2783940_0, 2, 4;
L_0x278c8c0 .cmp/eq 4, L_0x278c820, C4<0110>;
L_0x278cca0 .part v0x2783940_0, 2, 4;
L_0x278cd40 .cmp/eq 4, L_0x278cca0, C4<0111>;
L_0x278cfc0 .reduce/or v0x2779f00_0;
L_0x278d290 .part v0x2779de0_0, 0, 1;
L_0x278d440 .functor MUXZ 1, C4<0>, L_0x278d290, L_0x278cfc0, C4<>;
S_0x2719530 .scope module, "gpio_mon" "gpio_mon" 2 214, 12 64, S_0x271d6d0;
 .timescale -9 -11;
P_0x26ec0d8 .param/l "gw" 12 66, +C4<011111>;
v0x2777390_0 .var "gpio_aux", 30 0;
v0x2777450_0 .var "gpio_eclk", 0 0;
v0x27774f0_0 .var "gpio_in", 30 0;
v0x2777590_0 .alias "gpio_oen", 30 0, v0x27853f0_0;
v0x2777640_0 .alias "gpio_out", 30 0, v0x27854c0_0;
S_0x27771e0 .scope task, "get_gpiooen" "get_gpiooen" 12 130, 12 130, S_0x2719530;
 .timescale -9 -11;
v0x27772d0_0 .var "val", 31 0;
TD_gpio_testbench.gpio_mon.get_gpiooen ;
    %load/v 8, v0x2777590_0, 31;
    %mov 39, 0, 1;
    %set/v v0x27772d0_0, 8, 32;
    %end;
S_0x2777030 .scope task, "get_gpioout" "get_gpioout" 12 119, 12 119, S_0x2719530;
 .timescale -9 -11;
v0x2777120_0 .var "val", 31 0;
TD_gpio_testbench.gpio_mon.get_gpioout ;
    %load/v 8, v0x2777640_0, 31;
    %mov 39, 0, 1;
    %set/v v0x2777120_0, 8, 32;
    %end;
S_0x2776e80 .scope task, "set_gpioaux" "set_gpioaux" 12 99, 12 99, S_0x2719530;
 .timescale -9 -11;
v0x2776f70_0 .var "val", 31 0;
TD_gpio_testbench.gpio_mon.set_gpioaux ;
    %load/v 8, v0x2776f70_0, 32;
    %set/v v0x2777390_0, 8, 31;
    %end;
S_0x2776cd0 .scope task, "set_gpioeclk" "set_gpioeclk" 12 109, 12 109, S_0x2719530;
 .timescale -9 -11;
v0x2776dc0_0 .var "val", 31 0;
TD_gpio_testbench.gpio_mon.set_gpioeclk ;
    %load/v 8, v0x2776dc0_0, 1; Only need 1 of 32 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x2777450_0, 8, 1;
    %end;
S_0x271ba90 .scope task, "set_gpioin" "set_gpioin" 12 89, 12 89, S_0x2719530;
 .timescale -9 -11;
v0x2724330_0 .var "val", 31 0;
TD_gpio_testbench.gpio_mon.set_gpioin ;
    %load/v 8, v0x2724330_0, 32;
    %set/v v0x27774f0_0, 8, 31;
    %end;
S_0x2719ad0 .scope module, "tb_tasks" "tb_tasks" 13 89;
 .timescale -9 -11;
P_0x275c428 .param/l "gw" 13 98, +C4<011111>;
P_0x275c450 .param/l "sh_addr" 13 97, +C4<010>;
v0x27894e0_0 .var/i "ints_disabled", 31 0;
v0x27895a0_0 .var/i "ints_working", 31 0;
v0x2789640_0 .var/i "nr_failed", 31 0;
E_0x277ed90 .event posedge, v0x277af10_0;
E_0x2781a30 .event "reading";
E_0x27842a0 .event "compare";
S_0x27891f0 .scope task, "comp_in" "comp_in" 13 371, 13 371, S_0x2719ad0;
 .timescale -9 -11;
v0x27892e0_0 .var "ret", 0 0;
v0x27893a0_0 .var "tmp", 31 0;
v0x2789440_0 .var "val", 31 0;
TD_tb_tasks.comp_in ;
    %delay 10000, 0;
    %set/v v0x2783080_0, 0, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x27893a0_0, 8, 32;
    %load/v 8, v0x27893a0_0, 32;
    %load/v 40, v0x2789440_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_11.42, 4;
    %set/v v0x27892e0_0, 1, 1;
    %jmp T_11.43;
T_11.42 ;
    %set/v v0x27892e0_0, 0, 1;
T_11.43 ;
    %end;
S_0x2789100 .scope task, "failed" "failed" 13 102, 13 102, S_0x2719ad0;
 .timescale -9 -11;
TD_tb_tasks.failed ;
    %vpi_call 13 104 "$display", "FAILED !!!";
    %load/v 8, v0x2789640_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2789640_0, 8, 32;
    %end;
S_0x2788f50 .scope task, "getaux" "getaux" 13 451, 13 451, S_0x2719ad0;
 .timescale -9 -11;
v0x2789040_0 .var "tmp", 31 0;
TD_tb_tasks.getaux ;
    %end;
S_0x2788da0 .scope task, "getctrl" "getctrl" 13 465, 13 465, S_0x2719ad0;
 .timescale -9 -11;
v0x2788e90_0 .var "tmp", 31 0;
TD_tb_tasks.getctrl ;
    %delay 10000, 0;
    %movi 8, 24, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2788e90_0, 8, 32;
    %end;
S_0x2788bf0 .scope task, "geteclk" "geteclk" 13 489, 13 489, S_0x2719ad0;
 .timescale -9 -11;
v0x2788ce0_0 .var "tmp", 31 0;
TD_tb_tasks.geteclk ;
    %end;
S_0x2788a40 .scope task, "getin" "getin" 13 391, 13 391, S_0x2719ad0;
 .timescale -9 -11;
v0x2788b30_0 .var "tmp", 31 0;
TD_tb_tasks.getin ;
    %delay 10000, 0;
    %set/v v0x2783080_0, 0, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2788b30_0, 8, 32;
    %end;
S_0x2788890 .scope task, "getinte" "getinte" 13 427, 13 427, S_0x2719ad0;
 .timescale -9 -11;
v0x2788980_0 .var "tmp", 31 0;
TD_tb_tasks.getinte ;
    %delay 10000, 0;
    %movi 8, 12, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2788980_0, 8, 32;
    %end;
S_0x27886e0 .scope task, "getints" "getints" 13 477, 13 477, S_0x2719ad0;
 .timescale -9 -11;
v0x27887d0_0 .var "tmp", 31 0;
TD_tb_tasks.getints ;
    %delay 10000, 0;
    %movi 8, 28, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x27887d0_0, 8, 32;
    %end;
S_0x2788530 .scope task, "getnec" "getnec" 13 503, 13 503, S_0x2719ad0;
 .timescale -9 -11;
v0x2788620_0 .var "tmp", 31 0;
TD_tb_tasks.getnec ;
    %end;
S_0x2788380 .scope task, "getoe" "getoe" 13 415, 13 415, S_0x2719ad0;
 .timescale -9 -11;
v0x2788470_0 .var "tmp", 31 0;
TD_tb_tasks.getoe ;
    %delay 10000, 0;
    %movi 8, 8, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2788470_0, 8, 32;
    %end;
S_0x27881d0 .scope task, "getout" "getout" 13 403, 13 403, S_0x2719ad0;
 .timescale -9 -11;
v0x27882c0_0 .var "tmp", 31 0;
TD_tb_tasks.getout ;
    %delay 10000, 0;
    %movi 8, 4, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x27882c0_0, 8, 32;
    %end;
S_0x2788020 .scope task, "getptrig" "getptrig" 13 439, 13 439, S_0x2719ad0;
 .timescale -9 -11;
v0x2788110_0 .var "tmp", 31 0;
TD_tb_tasks.getptrig ;
    %delay 10000, 0;
    %movi 8, 16, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2788110_0, 8, 32;
    %end;
S_0x2787e70 .scope task, "random_gpio" "random_gpio" 13 517, 13 517, S_0x2719ad0;
 .timescale -9 -11;
v0x2787f60_0 .var "tmp", 31 0;
TD_tb_tasks.random_gpio ;
    %vpi_func 13 521 "$random", 41, 32;
    %mov 8, 41, 32;
    %mov 40, 0, 1;
   %andi 8, 2147483647, 33;
    %set/v v0x2787f60_0, 8, 32;
    %end;
S_0x2787cc0 .scope task, "setaux" "setaux" 13 168, 13 168, S_0x2719ad0;
 .timescale -9 -11;
v0x2787db0_0 .var "val", 31 0;
TD_tb_tasks.setaux ;
    %end;
S_0x2787b10 .scope task, "setctrl" "setctrl" 13 182, 13 182, S_0x2719ad0;
 .timescale -9 -11;
v0x2787c00_0 .var "val", 31 0;
TD_tb_tasks.setctrl ;
    %delay 10000, 0;
    %movi 8, 24, 32;
    %set/v v0x2782a20_0, 8, 32;
    %load/v 8, v0x2787c00_0, 32;
    %set/v v0x2782ae0_0, 8, 32;
    %set/v v0x2782b80_0, 1, 4;
    %fork TD_gpio_testbench.wb_master.wr, S_0x2782930;
    %join;
    %end;
S_0x2787960 .scope task, "seteclk" "seteclk" 13 206, 13 206, S_0x2719ad0;
 .timescale -9 -11;
v0x2787a50_0 .var "val", 31 0;
TD_tb_tasks.seteclk ;
    %end;
S_0x27877b0 .scope task, "setinte" "setinte" 13 144, 13 144, S_0x2719ad0;
 .timescale -9 -11;
v0x27878a0_0 .var "val", 31 0;
TD_tb_tasks.setinte ;
    %delay 10000, 0;
    %movi 8, 12, 32;
    %set/v v0x2782a20_0, 8, 32;
    %load/v 8, v0x27878a0_0, 32;
    %set/v v0x2782ae0_0, 8, 32;
    %set/v v0x2782b80_0, 1, 4;
    %fork TD_gpio_testbench.wb_master.wr, S_0x2782930;
    %join;
    %end;
S_0x2787600 .scope task, "setints" "setints" 13 194, 13 194, S_0x2719ad0;
 .timescale -9 -11;
v0x27876f0_0 .var "val", 31 0;
TD_tb_tasks.setints ;
    %delay 10000, 0;
    %movi 8, 28, 32;
    %set/v v0x2782a20_0, 8, 32;
    %load/v 8, v0x27876f0_0, 32;
    %set/v v0x2782ae0_0, 8, 32;
    %set/v v0x2782b80_0, 1, 4;
    %fork TD_gpio_testbench.wb_master.wr, S_0x2782930;
    %join;
    %end;
S_0x2787450 .scope task, "setnec" "setnec" 13 220, 13 220, S_0x2719ad0;
 .timescale -9 -11;
v0x2787540_0 .var "val", 31 0;
TD_tb_tasks.setnec ;
    %end;
S_0x27872a0 .scope task, "setoe" "setoe" 13 132, 13 132, S_0x2719ad0;
 .timescale -9 -11;
v0x2787390_0 .var "val", 31 0;
TD_tb_tasks.setoe ;
    %delay 10000, 0;
    %movi 8, 8, 32;
    %set/v v0x2782a20_0, 8, 32;
    %load/v 8, v0x2787390_0, 32;
    %set/v v0x2782ae0_0, 8, 32;
    %set/v v0x2782b80_0, 1, 4;
    %fork TD_gpio_testbench.wb_master.wr, S_0x2782930;
    %join;
    %end;
S_0x2787050 .scope task, "setout" "setout" 13 112, 13 112, S_0x2719ad0;
 .timescale -9 -11;
v0x2787140_0 .var "addr", 31 0;
v0x2787200_0 .var "val", 31 0;
TD_tb_tasks.setout ;
    %movi 8, 4, 32;
    %set/v v0x2787140_0, 8, 32;
    %delay 10000, 0;
    %movi 8, 4, 32;
    %set/v v0x2782a20_0, 8, 32;
    %load/v 8, v0x2787200_0, 32;
    %set/v v0x2782ae0_0, 8, 32;
    %set/v v0x2782b80_0, 1, 4;
    %fork TD_gpio_testbench.wb_master.wr, S_0x2782930;
    %join;
    %end;
S_0x2786ea0 .scope task, "setptrig" "setptrig" 13 156, 13 156, S_0x2719ad0;
 .timescale -9 -11;
v0x2786f90_0 .var "val", 31 0;
TD_tb_tasks.setptrig ;
    %delay 10000, 0;
    %movi 8, 16, 32;
    %set/v v0x2782a20_0, 8, 32;
    %load/v 8, v0x2786f90_0, 32;
    %set/v v0x2782ae0_0, 8, 32;
    %set/v v0x2782b80_0, 1, 4;
    %fork TD_gpio_testbench.wb_master.wr, S_0x2782930;
    %join;
    %end;
S_0x2786db0 .scope task, "showaux" "showaux" 13 299, 13 299, S_0x2719ad0;
 .timescale -9 -11;
TD_tb_tasks.showaux ;
    %end;
S_0x2786c00 .scope task, "showctrl" "showctrl" 13 314, 13 314, S_0x2719ad0;
 .timescale -9 -11;
v0x2786cf0_0 .var "tmp", 31 0;
TD_tb_tasks.showctrl ;
    %delay 10000, 0;
    %movi 8, 24, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2786cf0_0, 8, 32;
    %vpi_call 13 319 "$write", " RGPIO_CTRL: %h", v0x2786cf0_0;
    %end;
S_0x2786b10 .scope task, "showeclk" "showeclk" 13 340, 13 340, S_0x2719ad0;
 .timescale -9 -11;
TD_tb_tasks.showeclk ;
    %end;
S_0x2786960 .scope task, "showin" "showin" 13 233, 13 233, S_0x2719ad0;
 .timescale -9 -11;
v0x2786a50_0 .var "tmp", 31 0;
TD_tb_tasks.showin ;
    %delay 10000, 0;
    %set/v v0x2783080_0, 0, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2786a50_0, 8, 32;
    %vpi_call 13 238 "$write", " RGPIO_IN: %h", v0x2786a50_0;
    %end;
S_0x27867b0 .scope task, "showinte" "showinte" 13 273, 13 273, S_0x2719ad0;
 .timescale -9 -11;
v0x27868a0_0 .var "tmp", 31 0;
TD_tb_tasks.showinte ;
    %delay 10000, 0;
    %movi 8, 12, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x27868a0_0, 8, 32;
    %vpi_call 13 278 "$write", " RGPIO_INTE:%h", v0x27868a0_0;
    %end;
S_0x2786600 .scope task, "showints" "showints" 13 327, 13 327, S_0x2719ad0;
 .timescale -9 -11;
v0x27866f0_0 .var "tmp", 31 0;
TD_tb_tasks.showints ;
    %delay 10000, 0;
    %movi 8, 28, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x27866f0_0, 8, 32;
    %vpi_call 13 332 "$write", " RGPIO_INTS:%h", v0x27866f0_0;
    %end;
S_0x2786510 .scope task, "shownec" "shownec" 13 355, 13 355, S_0x2719ad0;
 .timescale -9 -11;
TD_tb_tasks.shownec ;
    %end;
S_0x2786360 .scope task, "showoe" "showoe" 13 260, 13 260, S_0x2719ad0;
 .timescale -9 -11;
v0x2786450_0 .var "tmp", 31 0;
TD_tb_tasks.showoe ;
    %delay 10000, 0;
    %movi 8, 8, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2786450_0, 8, 32;
    %vpi_call 13 265 "$write", " RGPIO_OE:%h", v0x2786450_0;
    %end;
S_0x27861b0 .scope task, "showout" "showout" 13 246, 13 246, S_0x2719ad0;
 .timescale -9 -11;
v0x27862a0_0 .var "tmp", 31 0;
TD_tb_tasks.showout ;
    %delay 10000, 0;
    %movi 8, 4, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x27862a0_0, 8, 32;
    %vpi_call 13 251 "$write", " RGPIO_OUT: %h", v0x27862a0_0;
    %end;
S_0x2786020 .scope task, "showptrig" "showptrig" 13 286, 13 286, S_0x2719ad0;
 .timescale -9 -11;
v0x2786110_0 .var "tmp", 31 0;
TD_tb_tasks.showptrig ;
    %delay 10000, 0;
    %movi 8, 16, 32;
    %set/v v0x2783080_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.rd, S_0x2782f90;
    %join;
    %load/v 8, v0x2783140_0, 32;
    %set/v v0x2786110_0, 8, 32;
    %vpi_call 13 291 "$write", " RGPIO_PTRIG:%h", v0x2786110_0;
    %end;
S_0x2785db0 .scope task, "test_simple" "test_simple" 13 530, 13 530, S_0x2719ad0;
 .timescale -9 -11;
v0x2785b50_0 .var/i "err", 31 0;
v0x2785ea0_0 .var/i "i", 31 0;
v0x2785f20_0 .var "l1", 30 0;
v0x2785fa0_0 .var "l2", 30 0;
TD_tb_tasks.test_simple ;
    %vpi_call 13 534 "$write", "  Testing input mode ...";
    %set/v v0x2787c00_0, 0, 32;
    %fork TD_tb_tasks.setctrl, S_0x2787b10;
    %join;
    %set/v v0x2785b50_0, 0, 32;
    %set/v v0x2785ea0_0, 0, 32;
T_43.44 ;
    %load/v 8, v0x2785ea0_0, 32;
   %cmpi/s 8, 2000, 32;
    %jmp/0xz T_43.45, 5;
    %fork TD_tb_tasks.random_gpio, S_0x2787e70;
    %join;
    %load/v 8, v0x2787f60_0, 32;
    %set/v v0x2785f20_0, 8, 31;
    %load/v 8, v0x2785f20_0, 31;
    %mov 39, 0, 1;
    %set/v v0x2724330_0, 8, 32;
    %fork TD_gpio_testbench.gpio_mon.set_gpioin, S_0x271ba90;
    %join;
    %wait E_0x2780150;
    %wait E_0x2780150;
    %wait E_0x2780150;
    %wait E_0x2780150;
    %fork TD_tb_tasks.getin, S_0x2788a40;
    %join;
    %load/v 8, v0x2788b30_0, 32;
    %set/v v0x2785fa0_0, 8, 31;
    %set/v E_0x2781a30, 0,1;
    %set/v E_0x27842a0, 0,1;
    %load/v 8, v0x2785f20_0, 31;
    %load/v 39, v0x2785fa0_0, 31;
    %cmp/u 8, 39, 31;
    %inv 4, 1;
    %jmp/0xz  T_43.46, 4;
    %load/v 8, v0x2785b50_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2785b50_0, 8, 32;
T_43.46 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2785ea0_0, 32;
    %set/v v0x2785ea0_0, 8, 32;
    %jmp T_43.44;
T_43.45 ;
    %load/v 8, v0x2785b50_0, 32;
    %nor/r 8, 8, 32;
    %jmp/0xz  T_43.48, 8;
    %vpi_call 13 578 "$display", " OK";
    %jmp T_43.49;
T_43.48 ;
    %fork TD_tb_tasks.failed, S_0x2789100;
    %join;
T_43.49 ;
    %vpi_call 13 582 "$write", "  Testing output mode ...";
    %wait E_0x2780150;
    %wait E_0x2780150;
    %wait E_0x2780150;
    %wait E_0x2780150;
    %set/v v0x2785b50_0, 0, 32;
    %set/v v0x2785ea0_0, 0, 32;
T_43.50 ;
    %load/v 8, v0x2785ea0_0, 32;
   %cmpi/s 8, 2000, 32;
    %jmp/0xz T_43.51, 5;
    %vpi_func 13 597 "$random", 8, 32;
    %set/v v0x2785f20_0, 8, 31;
    %load/v 8, v0x2785f20_0, 31;
    %mov 39, 0, 1;
    %set/v v0x2787200_0, 8, 32;
    %fork TD_tb_tasks.setout, S_0x2787050;
    %join;
    %wait E_0x2780150;
    %wait E_0x2780150;
    %fork TD_gpio_testbench.gpio_mon.get_gpioout, S_0x2777030;
    %join;
    %load/v 8, v0x2777120_0, 32;
    %set/v v0x2785fa0_0, 8, 31;
    %load/v 8, v0x2785f20_0, 31;
    %load/v 39, v0x2785fa0_0, 31;
    %cmp/u 8, 39, 31;
    %inv 4, 1;
    %jmp/0xz  T_43.52, 4;
    %load/v 8, v0x2785b50_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2785b50_0, 8, 32;
T_43.52 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2785ea0_0, 32;
    %set/v v0x2785ea0_0, 8, 32;
    %jmp T_43.50;
T_43.51 ;
    %load/v 8, v0x2785b50_0, 32;
    %nor/r 8, 8, 32;
    %jmp/0xz  T_43.54, 8;
    %vpi_call 13 617 "$display", " OK";
    %jmp T_43.55;
T_43.54 ;
    %fork TD_tb_tasks.failed, S_0x2789100;
    %join;
T_43.55 ;
    %vpi_call 13 621 "$write", "  Testing bidirectional I/O ...";
    %set/v v0x2785b50_0, 0, 32;
    %set/v v0x2785ea0_0, 0, 32;
T_43.56 ;
    %load/v 8, v0x2785ea0_0, 32;
   %cmpi/s 8, 2000, 32;
    %jmp/0xz T_43.57, 5;
    %vpi_func 13 632 "$random", 8, 32;
    %set/v v0x2785f20_0, 8, 31;
    %load/v 8, v0x2785f20_0, 31;
    %mov 39, 0, 1;
    %set/v v0x2787390_0, 8, 32;
    %fork TD_tb_tasks.setoe, S_0x27872a0;
    %join;
    %wait E_0x2780150;
    %wait E_0x2780150;
    %fork TD_gpio_testbench.gpio_mon.get_gpiooen, S_0x27771e0;
    %join;
    %load/v 8, v0x27772d0_0, 32;
    %set/v v0x2785fa0_0, 8, 31;
    %load/v 8, v0x2785f20_0, 31;
    %load/v 39, v0x2785fa0_0, 31;
    %cmp/u 8, 39, 31;
    %inv 4, 1;
    %jmp/0xz  T_43.58, 4;
    %load/v 8, v0x2785b50_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2785b50_0, 8, 32;
T_43.58 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2785ea0_0, 32;
    %set/v v0x2785ea0_0, 8, 32;
    %jmp T_43.56;
T_43.57 ;
    %load/v 8, v0x2785b50_0, 32;
    %nor/r 8, 8, 32;
    %jmp/0xz  T_43.60, 8;
    %vpi_call 13 652 "$display", " OK";
    %jmp T_43.61;
T_43.60 ;
    %fork TD_tb_tasks.failed, S_0x2789100;
    %join;
T_43.61 ;
    %vpi_call 13 656 "$write", "  Testing auxiliary feature ...";
    %vpi_call 13 702 "$display", "  Not implemented !!";
    %end;
S_0x2719890 .scope module, "twoFF" "twoFF" 14 2;
 .timescale -9 -11;
P_0x2745ef8 .param/l "ADR_MSB" 3 4, +C4<0111>;
P_0x2745f20 .param/l "ADR_WIDTH" 3 3, +C4<01000>;
P_0x2745f48 .param/l "DATA" 3 9, C4<10101111>;
P_0x2745f70 .param/l "DATA_MSB" 3 2, +C4<0>;
P_0x2745f98 .param/l "DATA_WIDTH" 3 1, +C4<01>;
P_0x2745fc0 .param/l "SEL_MSB" 3 6, +C4<011>;
P_0x2745fe8 .param/l "SEL_WIDTH" 3 5, +C4<0100>;
P_0x2746010 .param/l "TAG_MSB" 3 8, +C4<011>;
P_0x2746038 .param/l "TAG_WIDTH" 3 7, +C4<0100>;
v0x2789720_0 .net "ack_in", 0 0, C4<z>; 0 drivers
v0x27897e0_0 .var "ack_o", 0 0;
v0x2789880_0 .var "b1", 0 0;
v0x2789920_0 .var "b2", 0 0;
v0x27899a0_0 .net "clk_m", 0 0, C4<z>; 0 drivers
v0x2789a40_0 .net "reset_m", 0 0, C4<z>; 0 drivers
E_0x2779250 .event posedge, v0x2789a40_0, v0x27899a0_0;
    .scope S_0x2784630;
T_44 ;
    %set/v v0x2784720_0, 0, 1;
    %set/v v0x27847c0_0, 0, 1;
    %set/v v0x2784840_0, 1, 1;
    %set/v v0x27848c0_0, 1, 1;
    %delay 2000, 0;
    %set/v v0x27848c0_0, 0, 1;
    %delay 70000, 0;
    %set/v v0x2784840_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x2784630;
T_45 ;
    %delay 60000, 0;
    %load/v 8, v0x2784720_0, 1;
    %inv 8, 1;
    %set/v v0x2784720_0, 8, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x2784630;
T_46 ;
    %delay 400, 0;
    %load/v 8, v0x27847c0_0, 1;
    %inv 8, 1;
    %set/v v0x27847c0_0, 8, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x27825d0;
T_47 ;
    %wait E_0x2780220;
    %load/v 8, v0x2783e10_0, 1;
    %jmp/0xz  T_47.0, 8;
    %set/v v0x2783d40_0, 0, 1;
    %set/v v0x2783940_0, 0, 8;
    %set/v v0x2783f70_0, 0, 4;
    %set/v v0x2783a70_0, 0, 1;
    %set/v v0x2784020_0, 0, 1;
    %set/v v0x2784220_0, 0, 1;
    %set/v v0x2783bd0_0, 0, 32;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x27825d0;
T_48 ;
    %wait E_0x277c940;
    %load/v 8, v0x2783e10_0, 1;
    %jmp/0xz  T_48.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2783940_0, 0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/v 8, v0x27842d0_0, 32;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2783940_0, 0, 8;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x27825d0;
T_49 ;
    %wait E_0x277c940;
    %load/v 8, v0x2783e10_0, 1;
    %load/v 9, v0x2783c90_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2783e90_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_49.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783a70_0, 0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/v 8, v0x27841a0_0, 32;
    %cmpi/u 8, 1, 32;
    %mov 8, 4, 1;
    %load/v 9, v0x2783870_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783a70_0, 0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/v 8, v0x2783d40_0, 1;
    %load/v 9, v0x2783a70_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_49.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783a70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2783d40_0, 0, 0;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x27825d0;
T_50 ;
    %wait E_0x277c940;
    %load/v 8, v0x2783e10_0, 1;
    %load/v 9, v0x2783c90_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2783e90_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_50.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2784020_0, 0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/v 8, v0x2784020_0, 1;
    %load/v 9, v0x2783870_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_50.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2784020_0, 0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/v 8, v0x2783d40_0, 1;
    %load/v 9, v0x2784020_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_50.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2784020_0, 0, 1;
T_50.4 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x27825d0;
T_51 ;
    %wait E_0x277c940;
    %load/v 8, v0x2784460_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2783f70_0, 0, 1;
    %load/v 8, v0x2784020_0, 1;
    %load/v 9, v0x2783870_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.2, 8;
    %load/v 8, v0x2783b20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27843e0_0, 0, 8;
T_51.2 ;
    %jmp T_51.1;
T_51.0 ;
    %load/v 8, v0x27842d0_0, 32;
    %set/v v0x27827f0_0, 8, 32;
    %fork TD_gpio_testbench.wb_master.data_width, S_0x2782700;
    %join;
    %load/v  8, v0x2782890_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_51.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_51.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_51.6, 6;
    %jmp T_51.7;
T_51.4 ;
    %load/v 8, v0x2784500_0, 1; Select 1 out of 32 bits
    %mov 9, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2783f70_0, 0, 8;
    %load/v 8, v0x27843e0_0, 8; Select 8 out of 32 bits
    %load/v 16, v0x27843e0_0, 8; Select 8 out of 32 bits
    %load/v 24, v0x27843e0_0, 8; Select 8 out of 32 bits
    %load/v 32, v0x27843e0_0, 8; Select 8 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x2783bd0_0, 0, 8;
    %jmp T_51.7;
T_51.5 ;
    %load/v 8, v0x2784500_0, 2; Select 2 out of 32 bits
    %mov 10, 0, 2;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2783f70_0, 0, 8;
    %load/v 8, v0x27843e0_0, 16; Select 16 out of 32 bits
    %load/v 24, v0x27843e0_0, 16; Select 16 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x2783bd0_0, 0, 8;
    %jmp T_51.7;
T_51.6 ;
    %load/v 8, v0x2784500_0, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2783f70_0, 0, 8;
    %load/v 8, v0x27843e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2783bd0_0, 0, 8;
    %jmp T_51.7;
T_51.7 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x27825d0;
T_52 ;
    %wait E_0x277c940;
    %load/v 8, v0x2783e10_0, 1;
    %jmp/0xz  T_52.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2784220_0, 0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/v 8, v0x2783d40_0, 1;
    %jmp/0xz  T_52.2, 8;
    %load/v 8, v0x2784460_0, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2784220_0, 0, 8;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x2781360;
T_53 ;
    %wait E_0x2781450;
    %load/v 8, v0x27816a0_0, 1;
    %jmp/0xz  T_53.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2781600_0, 0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/v 8, v0x27814c0_0, 1;
    %load/v 9, v0x2781560_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_53.2, 4;
    %load/v 8, v0x27814c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2781600_0, 100, 8;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x2780dd0;
T_54 ;
    %wait E_0x2780820;
    %load/v 8, v0x2781d20_0, 1;
    %jmp/0xz  T_54.0, 8;
    %set/v v0x2781860_0, 0, 1;
    %set/v v0x27819b0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %load/v 8, v0x2781900_0, 1;
    %set/v v0x2781860_0, 8, 1;
    %load/v 8, v0x2781a60_0, 1;
    %set/v v0x27819b0_0, 8, 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x27809b0;
T_55 ;
    %wait E_0x2780aa0;
    %load/v 8, v0x2780d20_0, 1;
    %jmp/0xz  T_55.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2780c70_0, 0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/v 8, v0x2780b10_0, 1;
    %load/v 9, v0x2780bd0_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_55.2, 4;
    %load/v 8, v0x2780b10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2780c70_0, 100, 8;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x277fb10;
T_56 ;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x2780330_0, 4;
    %end;
    .thread T_56;
    .scope S_0x277fb10;
T_57 ;
    %wait E_0x27802a0;
    %load/v 8, v0x27807a0_0, 1;
    %jmp/0xz  T_57.0, 8;
    %set/v v0x2780530_0, 0, 1;
    %set/v v0x27805e0_0, 0, 1;
T_57.0 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x277fb10;
T_58 ;
    %wait E_0x27801a0;
    %load/v 8, v0x2780720_0, 1;
    %inv 8, 1;
    %load/wr 4, v0x2780330_0;
    %ix/get/s 5, 0, 1;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_58.0, 8;
    %load/v 8, v0x2780660_0, 1;
    %set/v v0x2780530_0, 8, 1;
    %jmp T_58.1;
T_58.0 ;
    %load/wr 4, v0x2780330_0;
    %movi 9, 1, 2;
    %ix/get/s 5, 9, 2;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 8, 4, 1;
    %jmp/0xz  T_58.2, 8;
    %load/v 8, v0x27803f0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %mov 45, 39, 1;
    %mov 46, 39, 1;
    %mov 47, 39, 1;
    %muli 8, 100, 40;
    %ix/get 0, 8, 40;
    %delayx 0;
    %load/v 8, v0x2780660_0, 1;
    %set/v v0x2780530_0, 8, 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x277fb10;
T_59 ;
    %wait E_0x2780150;
    %load/v 8, v0x2780660_0, 1;
    %inv 8, 1;
    %load/wr 4, v0x2780330_0;
    %ix/get/s 5, 0, 1;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_59.0, 8;
    %load/v 8, v0x2780720_0, 1;
    %set/v v0x27805e0_0, 8, 1;
    %jmp T_59.1;
T_59.0 ;
    %load/wr 4, v0x2780330_0;
    %movi 9, 1, 2;
    %ix/get/s 5, 9, 2;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 8, 4, 1;
    %jmp/0xz  T_59.2, 8;
    %load/v 8, v0x27803f0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %mov 45, 39, 1;
    %mov 46, 39, 1;
    %mov 47, 39, 1;
    %muli 8, 100, 40;
    %ix/get 0, 8, 40;
    %delayx 0;
    %load/v 8, v0x2780720_0, 1;
    %set/v v0x27805e0_0, 8, 1;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x277fb10;
T_60 ;
    %wait E_0x2780250;
    %set/v v0x2780530_0, 0, 1;
    %load/v 8, v0x2780720_0, 1;
    %set/v v0x27805e0_0, 8, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0x277fb10;
T_61 ;
    %wait E_0x27801f0;
    %set/v v0x27805e0_0, 0, 1;
    %load/v 8, v0x2780660_0, 1;
    %set/v v0x2780530_0, 8, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x277fb10;
T_62 ;
    %wait E_0x27801a0;
    %vpi_func/r 9 56 "$realtime", 4;
    %set/wr v0x2780850_0, 4;
    %jmp T_62;
    .thread T_62;
    .scope S_0x277fb10;
T_63 ;
    %wait E_0x2780150;
    %vpi_func/r 9 59 "$realtime", 4;
    %set/wr v0x27808d0_0, 4;
    %jmp T_63;
    .thread T_63;
    .scope S_0x277fb10;
T_64 ;
    %wait E_0x277fea0;
    %load/wr 4, v0x27808d0_0;
    %load/wr 5, v0x2780850_0;
    %sub/wr 4, 5;
    %set/wr v0x2780490_0, 4;
    %load/wr 4, v0x2780490_0;
    %movi 8, 3, 3;
    %ix/get/s 5, 8, 3;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/wr 4, v0x2780490_0;
    %movi 9, 5, 3;
    %ix/get/s 5, 9, 3;
    %cvt/ri 5, 5;
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 12, 5, 1;
    %and 8, 12, 1;
    %jmp/0xz  T_64.0, 8;
    %movi 12, 1, 2;
    %ix/get/s 4, 12, 2;
    %cvt/ri 4, 4;
    %set/wr v0x2780330_0, 4;
    %vpi_func 9 65 "$random", 12, 32;
    %set/v v0x27803f0_0, 12, 32;
    %jmp T_64.1;
T_64.0 ;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x2780330_0, 4;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x277f320;
T_65 ;
    %wait E_0x277f0b0;
    %load/v 8, v0x277fa70_0, 1;
    %load/v 9, v0x277f9d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_65.0, 8;
    %set/v v0x277f910_0, 0, 1;
    %jmp T_65.1;
T_65.0 ;
    %load/v 8, v0x277fa70_0, 1;
    %inv 8, 1;
    %load/v 9, v0x277f9d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_65.2, 8;
    %set/v v0x277f910_0, 0, 1;
    %jmp T_65.3;
T_65.2 ;
    %load/v 8, v0x277fa70_0, 1;
    %load/v 9, v0x277f9d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_65.4, 8;
    %set/v v0x277f910_0, 1, 1;
T_65.4 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x277db50;
T_66 ;
    %wait E_0x277dc40;
    %load/v 8, v0x277de50_0, 1;
    %jmp/0xz  T_66.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277ddd0_0, 0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/v 8, v0x277dcb0_0, 1;
    %load/v 9, v0x277dd50_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_66.2, 4;
    %load/v 8, v0x277dcb0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277ddd0_0, 100, 8;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x277d5b0;
T_67 ;
    %wait E_0x277d8a0;
    %load/v 8, v0x277e540_0, 1;
    %jmp/0xz  T_67.0, 8;
    %set/v v0x277e090_0, 0, 1;
    %set/v v0x277e1b0_0, 0, 1;
    %jmp T_67.1;
T_67.0 ;
    %load/v 8, v0x277e130_0, 1;
    %set/v v0x277e090_0, 8, 1;
    %load/v 8, v0x277e260_0, 1;
    %set/v v0x277e1b0_0, 8, 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x277d190;
T_68 ;
    %wait E_0x277ca10;
    %load/v 8, v0x277d4d0_0, 1;
    %jmp/0xz  T_68.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277d420_0, 0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/v 8, v0x277d2c0_0, 1;
    %load/v 9, v0x277d380_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_68.2, 4;
    %load/v 8, v0x277d2c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277d420_0, 100, 8;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x277c300;
T_69 ;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x277cb20_0, 4;
    %end;
    .thread T_69;
    .scope S_0x277c300;
T_70 ;
    %wait E_0x277ca90;
    %load/v 8, v0x277cfb0_0, 1;
    %jmp/0xz  T_70.0, 8;
    %set/v v0x277cd20_0, 0, 1;
    %set/v v0x277cdd0_0, 0, 1;
T_70.0 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x277c300;
T_71 ;
    %wait E_0x277c990;
    %load/v 8, v0x277cf10_0, 1;
    %inv 8, 1;
    %load/wr 4, v0x277cb20_0;
    %ix/get/s 5, 0, 1;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_71.0, 8;
    %load/v 8, v0x277ce50_0, 1;
    %set/v v0x277cd20_0, 8, 1;
    %jmp T_71.1;
T_71.0 ;
    %load/wr 4, v0x277cb20_0;
    %movi 9, 1, 2;
    %ix/get/s 5, 9, 2;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 8, 4, 1;
    %jmp/0xz  T_71.2, 8;
    %load/v 8, v0x277cbe0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %mov 45, 39, 1;
    %mov 46, 39, 1;
    %mov 47, 39, 1;
    %muli 8, 100, 40;
    %ix/get 0, 8, 40;
    %delayx 0;
    %load/v 8, v0x277ce50_0, 1;
    %set/v v0x277cd20_0, 8, 1;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x277c300;
T_72 ;
    %wait E_0x277c940;
    %load/v 8, v0x277ce50_0, 1;
    %inv 8, 1;
    %load/wr 4, v0x277cb20_0;
    %ix/get/s 5, 0, 1;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_72.0, 8;
    %load/v 8, v0x277cf10_0, 1;
    %set/v v0x277cdd0_0, 8, 1;
    %jmp T_72.1;
T_72.0 ;
    %load/wr 4, v0x277cb20_0;
    %movi 9, 1, 2;
    %ix/get/s 5, 9, 2;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %mov 8, 4, 1;
    %jmp/0xz  T_72.2, 8;
    %load/v 8, v0x277cbe0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %mov 45, 39, 1;
    %mov 46, 39, 1;
    %mov 47, 39, 1;
    %muli 8, 100, 40;
    %ix/get 0, 8, 40;
    %delayx 0;
    %load/v 8, v0x277cf10_0, 1;
    %set/v v0x277cdd0_0, 8, 1;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x277c300;
T_73 ;
    %wait E_0x277ca40;
    %set/v v0x277cd20_0, 0, 1;
    %load/v 8, v0x277cf10_0, 1;
    %set/v v0x277cdd0_0, 8, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0x277c300;
T_74 ;
    %wait E_0x277c9e0;
    %set/v v0x277cdd0_0, 0, 1;
    %load/v 8, v0x277ce50_0, 1;
    %set/v v0x277cd20_0, 8, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0x277c300;
T_75 ;
    %wait E_0x277c990;
    %vpi_func/r 9 56 "$realtime", 4;
    %set/wr v0x277d050_0, 4;
    %jmp T_75;
    .thread T_75;
    .scope S_0x277c300;
T_76 ;
    %wait E_0x277c940;
    %vpi_func/r 9 59 "$realtime", 4;
    %set/wr v0x277d0f0_0, 4;
    %jmp T_76;
    .thread T_76;
    .scope S_0x277c300;
T_77 ;
    %wait E_0x277c690;
    %load/wr 4, v0x277d0f0_0;
    %load/wr 5, v0x277d050_0;
    %sub/wr 4, 5;
    %set/wr v0x277cc80_0, 4;
    %load/wr 4, v0x277cc80_0;
    %movi 8, 3, 3;
    %ix/get/s 5, 8, 3;
    %cvt/ri 5, 5;
    %cmp/wr 4, 5;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/wr 4, v0x277cc80_0;
    %movi 9, 5, 3;
    %ix/get/s 5, 9, 3;
    %cvt/ri 5, 5;
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 12, 5, 1;
    %and 8, 12, 1;
    %jmp/0xz  T_77.0, 8;
    %movi 12, 1, 2;
    %ix/get/s 4, 12, 2;
    %cvt/ri 4, 4;
    %set/wr v0x277cb20_0, 4;
    %vpi_func 9 65 "$random", 12, 32;
    %set/v v0x277cbe0_0, 12, 32;
    %jmp T_77.1;
T_77.0 ;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x277cb20_0, 4;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x277bb10;
T_78 ;
    %wait E_0x277ada0;
    %load/v 8, v0x277c260_0, 1;
    %load/v 9, v0x277c1c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.0, 8;
    %set/v v0x277c100_0, 0, 1;
    %jmp T_78.1;
T_78.0 ;
    %load/v 8, v0x277c260_0, 1;
    %inv 8, 1;
    %load/v 9, v0x277c1c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.2, 8;
    %set/v v0x277c100_0, 0, 1;
    %jmp T_78.3;
T_78.2 ;
    %load/v 8, v0x277c260_0, 1;
    %load/v 9, v0x277c1c0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.4, 8;
    %set/v v0x277c100_0, 1, 1;
T_78.4 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x27776e0;
T_79 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_79.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277a8a0_0, 100, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277aae0_0, 100, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/v 8, v0x277a740_0, 1;
    %load/v 9, v0x277aae0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x277ac20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277a8a0_0, 100, 8;
    %load/v 8, v0x277a8a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277a820_0, 100, 8;
    %load/v 8, v0x277a820_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277a600_0, 0, 8;
    %load/v 8, v0x277a600_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277a6a0_0, 0, 8;
    %load/v 8, v0x277a6a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277aae0_0, 0, 8;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x27776e0;
T_80 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_80.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277acc0_0, 100, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/v 8, v0x277ac20_0, 1;
    %load/v 9, v0x277acc0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277acc0_0, 100, 8;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x27776e0;
T_81 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_81.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2779de0_0, 100, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/v 8, v0x2779bc0_0, 1;
    %load/v 9, v0x277b4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_81.2, 8;
    %load/v 8, v0x277ae90_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x2779de0_0, 100, 8;
    %jmp T_81.3;
T_81.2 ;
    %load/v 8, v0x2779de0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_81.4, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_81.6, 4;
    %load/x1p 8, v0x2779de0_0, 1;
    %jmp T_81.7;
T_81.6 ;
    %mov 8, 2, 1;
T_81.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x277af10_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x2779de0_0, 100, 8;
T_81.4 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x27776e0;
T_82 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_82.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a240_0, 100, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/v 8, v0x277a580_0, 1;
    %load/v 9, v0x277b4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_82.2, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_82.4, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_82.5;
T_82.4 ;
    %mov 8, 2, 1;
T_82.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_82.6, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_82.8, 4;
    %load/x1p 8, v0x277ae90_0, 7;
    %jmp T_82.9;
T_82.8 ;
    %mov 8, 2, 7;
T_82.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 7, 0;
    %ix/load 1, 24, 0;
    %assign/v0/x1 v0x277a240_0, 100, 8;
T_82.6 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_82.10, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_82.11;
T_82.10 ;
    %mov 8, 2, 1;
T_82.11 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_82.12, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_82.14, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_82.15;
T_82.14 ;
    %mov 8, 2, 8;
T_82.15 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x277a240_0, 100, 8;
T_82.12 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_82.16, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_82.17;
T_82.16 ;
    %mov 8, 2, 1;
T_82.17 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_82.18, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_82.20, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_82.21;
T_82.20 ;
    %mov 8, 2, 8;
T_82.21 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x277a240_0, 100, 8;
T_82.18 ;
    %load/v 8, v0x277b050_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_82.22, 8;
    %load/v 8, v0x277ae90_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x277a240_0, 100, 8;
T_82.22 ;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x27776e0;
T_83 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_83.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a120_0, 100, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/v 8, v0x277a1a0_0, 1;
    %load/v 9, v0x277b4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_83.2, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.4, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_83.5;
T_83.4 ;
    %mov 8, 2, 1;
T_83.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_83.6, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.8, 4;
    %load/x1p 8, v0x277ae90_0, 7;
    %jmp T_83.9;
T_83.8 ;
    %mov 8, 2, 7;
T_83.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 7, 0;
    %ix/load 1, 24, 0;
    %assign/v0/x1 v0x277a120_0, 100, 8;
T_83.6 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.10, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_83.11;
T_83.10 ;
    %mov 8, 2, 1;
T_83.11 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_83.12, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.14, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_83.15;
T_83.14 ;
    %mov 8, 2, 8;
T_83.15 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x277a120_0, 100, 8;
T_83.12 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.16, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_83.17;
T_83.16 ;
    %mov 8, 2, 1;
T_83.17 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_83.18, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.20, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_83.21;
T_83.20 ;
    %mov 8, 2, 8;
T_83.21 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x277a120_0, 100, 8;
T_83.18 ;
    %load/v 8, v0x277b050_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_83.22, 8;
    %load/v 8, v0x277ae90_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x277a120_0, 100, 8;
T_83.22 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x27776e0;
T_84 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_84.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a0a0_0, 100, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/v 8, v0x2779e60_0, 1;
    %load/v 9, v0x277b4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_84.2, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_84.4, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_84.5;
T_84.4 ;
    %mov 8, 2, 1;
T_84.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_84.6, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_84.8, 4;
    %load/x1p 8, v0x277ae90_0, 7;
    %jmp T_84.9;
T_84.8 ;
    %mov 8, 2, 7;
T_84.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 7, 0;
    %ix/load 1, 24, 0;
    %assign/v0/x1 v0x277a0a0_0, 100, 8;
T_84.6 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_84.10, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_84.11;
T_84.10 ;
    %mov 8, 2, 1;
T_84.11 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_84.12, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_84.14, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_84.15;
T_84.14 ;
    %mov 8, 2, 8;
T_84.15 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x277a0a0_0, 100, 8;
T_84.12 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_84.16, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_84.17;
T_84.16 ;
    %mov 8, 2, 1;
T_84.17 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_84.18, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_84.20, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_84.21;
T_84.20 ;
    %mov 8, 2, 8;
T_84.21 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x277a0a0_0, 100, 8;
T_84.18 ;
    %load/v 8, v0x277b050_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_84.22, 8;
    %load/v 8, v0x277ae90_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x277a0a0_0, 100, 8;
T_84.22 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x27776e0;
T_85 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_85.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a380_0, 100, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/v 8, v0x277a420_0, 1;
    %load/v 9, v0x277b4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_85.2, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.4, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_85.5;
T_85.4 ;
    %mov 8, 2, 1;
T_85.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_85.6, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.8, 4;
    %load/x1p 8, v0x277ae90_0, 7;
    %jmp T_85.9;
T_85.8 ;
    %mov 8, 2, 7;
T_85.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 7, 0;
    %ix/load 1, 24, 0;
    %assign/v0/x1 v0x277a380_0, 100, 8;
T_85.6 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.10, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_85.11;
T_85.10 ;
    %mov 8, 2, 1;
T_85.11 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_85.12, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.14, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_85.15;
T_85.14 ;
    %mov 8, 2, 8;
T_85.15 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x277a380_0, 100, 8;
T_85.12 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.16, 4;
    %load/x1p 8, v0x277b050_0, 1;
    %jmp T_85.17;
T_85.16 ;
    %mov 8, 2, 1;
T_85.17 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_85.18, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.20, 4;
    %load/x1p 8, v0x277ae90_0, 8;
    %jmp T_85.21;
T_85.20 ;
    %mov 8, 2, 8;
T_85.21 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x277a380_0, 100, 8;
T_85.18 ;
    %load/v 8, v0x277b050_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_85.22, 8;
    %load/v 8, v0x277ae90_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x277a380_0, 100, 8;
T_85.22 ;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x27776e0;
T_86 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_86.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a4c0_0, 100, 0;
    %ix/load 0, 31, 0;
    %assign/v0 v0x2779760_0, 100, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/v 8, v0x27798c0_0, 31;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a4c0_0, 100, 8;
    %load/v 8, v0x277a4c0_0, 31;
    %ix/load 0, 31, 0;
    %assign/v0 v0x2779760_0, 100, 8;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x27776e0;
T_87 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_87.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a020_0, 100, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/v 8, v0x2779940_0, 31;
    %ix/load 0, 31, 0;
    %assign/v0 v0x277a020_0, 100, 8;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x27776e0;
T_88 ;
    %wait E_0x27779f0;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_88.0, 4;
    %load/x1p 8, v0x277a920_0, 4;
    %jmp T_88.1;
T_88.0 ;
    %mov 8, 2, 4;
T_88.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 1, 4;
    %jmp/1 T_88.2, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_88.3, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_88.4, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_88.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_88.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_88.7, 6;
    %load/v 8, v0x277a020_0, 31;
    %mov 39, 0, 1;
    %set/v v0x277adf0_0, 8, 32;
    %jmp T_88.9;
T_88.2 ;
    %load/v 8, v0x277a240_0, 31;
    %mov 39, 0, 1;
    %set/v v0x277adf0_0, 8, 32;
    %jmp T_88.9;
T_88.3 ;
    %load/v 8, v0x277a120_0, 31;
    %mov 39, 0, 1;
    %set/v v0x277adf0_0, 8, 32;
    %jmp T_88.9;
T_88.4 ;
    %load/v 8, v0x277a0a0_0, 31;
    %mov 39, 0, 1;
    %set/v v0x277adf0_0, 8, 32;
    %jmp T_88.9;
T_88.5 ;
    %load/v 8, v0x277a380_0, 31;
    %mov 39, 0, 1;
    %set/v v0x277adf0_0, 8, 32;
    %jmp T_88.9;
T_88.6 ;
    %load/v 8, v0x2779de0_0, 2;
    %ix/load 0, 0, 0;
    %set/x0 v0x277adf0_0, 8, 2;
    %ix/load 0, 2, 0;
    %set/x0 v0x277adf0_0, 0, 30;
    %jmp T_88.9;
T_88.7 ;
    %load/v 8, v0x2779f00_0, 31;
    %mov 39, 0, 1;
    %set/v v0x277adf0_0, 8, 32;
    %jmp T_88.9;
T_88.9 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x27776e0;
T_89 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_89.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x277ab80_0, 100, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/v 8, v0x277adf0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x277ab80_0, 100, 8;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x27776e0;
T_90 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_90.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x2779f00_0, 100, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/v 8, v0x2779fa0_0, 1;
    %load/v 9, v0x277b4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_90.2, 8;
    %load/v 8, v0x277ae90_0, 31; Only need 31 of 32 bits
; Save base=8 wid=31 in lookaside.
    %ix/load 0, 31, 0;
    %assign/v0 v0x2779f00_0, 100, 8;
    %jmp T_90.3;
T_90.2 ;
    %load/v 8, v0x2779de0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_90.4, 8;
    %load/v 8, v0x2779f00_0, 31;
    %load/v 39, v0x2779940_0, 31;
    %load/v 70, v0x277a020_0, 31;
    %xor 39, 70, 31;
    %load/v 70, v0x2779940_0, 31;
    %load/v 101, v0x277a380_0, 31;
    %xor 70, 101, 31;
    %inv 70, 31;
    %and 39, 70, 31;
    %load/v 70, v0x277a0a0_0, 31;
    %and 39, 70, 31;
    %or 8, 39, 31;
    %ix/load 0, 31, 0;
    %assign/v0 v0x2779f00_0, 100, 8;
T_90.4 ;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x27776e0;
T_91 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_91.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277af10_0, 100, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/v 8, v0x277b1a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x277af10_0, 100, 8;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x27776e0;
T_92 ;
    %wait E_0x2777920;
    %load/v 8, v0x277afb0_0, 1;
    %jmp/0xz  T_92.0, 8;
    %ix/load 0, 31, 0;
    %assign/v0 v0x27796e0_0, 100, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/v 8, v0x27799c0_0, 31;
    %ix/load 0, 31, 0;
    %assign/v0 v0x27796e0_0, 100, 8;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x2719530;
T_93 ;
    %set/v v0x2777450_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x271d6d0;
T_94 ;
    %vpi_call 2 223 "$dumpvars";
    %movi 8, 32, 128;
    %set/v v0x2785810_0, 8, 128;
    %end;
    .thread T_94;
    .scope S_0x2719ad0;
T_95 ;
    %wait E_0x277ed90;
    %load/v 8, v0x27894e0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_95.0, 4;
    %vpi_call 13 714 "$display", "Spurious interrupt detected. ";
    %fork TD_tb_tasks.failed, S_0x2789100;
    %join;
    %movi 8, 9876, 32;
    %set/v v0x27895a0_0, 8, 32;
    %vpi_call 13 717 "$display";
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x2719ad0;
T_96 ;
    %vpi_call 13 726 "$dumpfile", "../out/gpio_testbench.vcd";
    %vpi_call 13 727 "$dumpvars", 1'sb0;
    %set/v v0x2789640_0, 0, 32;
    %movi 8, 1, 32;
    %set/v v0x27894e0_0, 8, 32;
    %set/v v0x27895a0_0, 0, 32;
    %set/v v0x2724330_0, 0, 32;
    %fork TD_gpio_testbench.gpio_mon.set_gpioin, S_0x271ba90;
    %join;
    %set/v v0x2776f70_0, 0, 32;
    %fork TD_gpio_testbench.gpio_mon.set_gpioaux, S_0x2776e80;
    %join;
    %set/v v0x2776dc0_0, 0, 32;
    %fork TD_gpio_testbench.gpio_mon.set_gpioeclk, S_0x2776cd0;
    %join;
    %vpi_call 13 735 "$display";
    %vpi_call 13 736 "$display", "###";
    %vpi_call 13 737 "$display", "### GPIO IP Core Verification ###";
    %vpi_call 13 738 "$display", "###";
    %vpi_call 13 743 "$display";
    %vpi_call 13 744 "$display", "I. Testing modes of operation ...";
    %vpi_call 13 745 "$display";
    %movi 8, 1836084325, 32;
    %movi 40, 1948283753, 32;
    %movi 72, 5530995, 32;
    %movi 104, 0, 32;
    %set/v v0x2785810_0, 8, 128;
    %fork TD_tb_tasks.test_simple, S_0x2785db0;
    %join;
    %vpi_call 13 751 "$display";
    %vpi_call 13 752 "$display", "###";
    %vpi_call 13 753 "$display", "### FAILED TESTS: %d ###", v0x2789640_0;
    %vpi_call 13 754 "$display", "###";
    %vpi_call 13 755 "$display";
    %load/v 8, v0x2789640_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %vpi_call 13 767 "$display", "report (%h)", 32'b11011110101011011101111010101101;
    %vpi_call 13 768 "$display", "exit (00000000)";
    %jmp T_96.1;
T_96.0 ;
    %vpi_call 13 772 "$display", "report (%h)", 32'b11101110111011101110111011101110;
    %vpi_call 13 773 "$display", "exit (00000000)";
T_96.1 ;
    %vpi_call 13 775 "$finish", 1'sb0;
    %end;
    .thread T_96;
    .scope S_0x2719890;
T_97 ;
    %wait E_0x2779250;
    %load/v 8, v0x2789a40_0, 1;
    %jmp/0xz  T_97.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27897e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2789880_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2789920_0, 0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/v 8, v0x2789720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2789880_0, 0, 8;
    %load/v 8, v0x2789880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2789920_0, 0, 8;
    %load/v 8, v0x2789920_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27897e0_0, 0, 8;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "gpio_testbench.v";
    "./def.v";
    "clkrst.v";
    "wb_master_oldcopy.v";
    "inputport.v";
    "async.v";
    "cmuller.v";
    "mutex.v";
    "srlatch.v";
    "gpio_top.v";
    "gpio_mon.v";
    "tb_tasks.v";
    "twoFF.v";
