$date
	Sun Oct 23 03:03:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#136260
b1011 !
1"
#136262
b1011 &
b1011 %
1$
#136263
0"
#136266
b100010 &
b100010 %
#136270
b10001 &
b10001 %
#136274
b110100 &
b110100 %
#136278
b11010 &
b11010 %
#136282
b1101 &
b1101 %
#136286
b101000 &
b101000 %
#136290
b10100 &
b10100 %
#136294
b1010 &
b1010 %
#136298
b101 &
b101 %
#136302
b10000 &
b10000 %
#136306
b1000 &
b1000 %
#136310
b100 &
b100 %
#136314
b10 &
b10 %
#136318
b1 &
1#
b1 %
#136322
b0 &
b0 %
0#
0$
#1143580
b11010 !
1"
#1143582
b11010 &
b11010 %
1$
#1143583
0"
#1143586
b1101 &
b1101 %
#1143590
b101000 &
b101000 %
#1143594
b10100 &
b10100 %
#1143598
b1010 &
b1010 %
#1143602
b101 &
b101 %
#1143606
b10000 &
b10000 %
#1143610
b1000 &
b1000 %
#1143614
b100 &
b100 %
#1143618
b10 &
b10 %
#1143622
b1 &
1#
b1 %
#1143626
b0 &
b0 %
0#
0$
#2141989
b1010 !
1"
#2141990
b1010 &
b1010 %
1$
#2141991
0"
#2141994
b101 &
b101 %
#2141998
b10000 &
b10000 %
#2142002
b1000 &
b1000 %
#2142006
b100 &
b100 %
#2142010
b10 &
b10 %
#2142014
b1 &
1#
b1 %
#2142018
b0 &
b0 %
0#
0$
#4500012
