

================================================================
== Vitis HLS Report for 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2'
================================================================
* Date:           Thu Jul 11 10:57:39 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        DisparityMalloc_kernel
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min   |   max   |                      Type                     |
    +---------+---------+----------+----------+---------+---------+-----------------------------------------------+
    |  1127204|  1127204|  7.515 ms|  7.515 ms|  1127044|  1127044|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_137_1_VITIS_LOOP_140_2  |  1127202|  1127202|       167|          4|          1|  281760|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2099|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|      41|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     233|    -|
|Register         |        -|     -|    2189|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|    2189|    2597|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_31ns_32s_62_1_1_U53  |mul_31ns_32s_62_1_1  |        0|   4|  0|  20|    0|
    |mul_33s_32s_62_1_1_U54   |mul_33s_32s_62_1_1   |        0|   4|  0|  21|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   8|  0|  41|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln137_fu_264_p2                   |         +|   0|  0|   71|          64|           1|
    |add_ln143_1_fu_641_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln143_fu_628_p2                   |         +|   0|  0|   69|          62|          62|
    |add_ln144_1_fu_324_p2                 |         +|   0|  0|   69|          62|          62|
    |add_ln144_2_fu_337_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln144_fu_285_p2                   |         +|   0|  0|   40|          33|          33|
    |add_ln145_1_fu_401_p2                 |         +|   0|  0|   69|          62|          62|
    |add_ln145_2_fu_414_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln145_fu_356_p2                   |         +|   0|  0|   38|          31|           1|
    |add_ln146_1_fu_486_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln146_fu_433_p2                   |         +|   0|  0|   69|          62|          62|
    |add_ln147_1_fu_450_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln147_fu_437_p2                   |         +|   0|  0|   69|          62|          62|
    |empty_fu_315_p2                       |         +|   0|  0|   40|          33|          33|
    |indvars_iv_next16_i24162_fu_298_p2    |         +|   0|  0|   38|          31|           1|
    |indvars_iv_next16_i24_mid1_fu_376_p2  |         +|   0|  0|   38|          31|           2|
    |ap_block_pp0_stage0_00001             |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_00001             |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_io                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_1275                     |       and|   0|  0|    2|           1|           1|
    |icmp_ln137_fu_259_p2                  |      icmp|   0|  0|   71|          64|          64|
    |icmp_ln140_fu_254_p2                  |      icmp|   0|  0|   39|          32|          32|
    |lshr_ln144_fu_536_p2                  |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln145_fu_556_p2                  |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln146_fu_584_p2                  |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln147_fu_604_p2                  |      lshr|   0|  0|  179|          64|          64|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_00001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_11001             |        or|   0|  0|    2|           1|           1|
    |select_ln137_1_fu_381_p3              |    select|   0|  0|   31|           1|          31|
    |select_ln137_2_fu_304_p3              |    select|   0|  0|   31|           1|          31|
    |select_ln137_fu_275_p3                |    select|   0|  0|   31|           1|          31|
    |shl_ln143_1_fu_688_p2                 |       shl|   0|  0|  179|          64|          64|
    |shl_ln143_fu_654_p2                   |       shl|   0|  0|   16|           4|           8|
    |ap_enable_pp0                         |       xor|   0|  0|    2|           1|           2|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                 |          |   0|  0| 2099|        1286|        1229|
    +--------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |grp_fu_205_opcode        |  14|          3|    2|          6|
    |grp_fu_205_p0            |  20|          4|   32|        128|
    |grp_fu_205_p1            |  20|          4|   32|        128|
    |grp_fu_209_p0            |  14|          3|   31|         93|
    |grp_fu_209_p1            |  14|          3|   32|         96|
    |i_fu_88                  |   9|          2|   31|         62|
    |indvar_flatten154_fu_96  |   9|          2|   64|        128|
    |j_fu_92                  |   9|          2|   31|         62|
    |m_axi_gmem_ARADDR        |  26|          5|   64|        320|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 233|         49|  328|       1044|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add13_i_reg_938                       |  32|   0|   32|          0|
    |add_ln143_reg_963                     |  62|   0|   62|          0|
    |add_ln146_reg_845                     |  62|   0|   62|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg      |   1|   0|    1|          0|
    |gmem_addr_6_read_reg_898              |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_908              |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_928              |  64|   0|   64|          0|
    |gmem_addr_read_reg_888                |  64|   0|   64|          0|
    |i_2_reg_765                           |  31|   0|   31|          0|
    |i_fu_88                               |  31|   0|   31|          0|
    |icmp_ln137_reg_777                    |   1|   0|    1|          0|
    |icmp_ln140_reg_770                    |   1|   0|    1|          0|
    |indvar_flatten154_fu_96               |  64|   0|   64|          0|
    |indvars_iv_next16_i24162_reg_798      |  31|   0|   31|          0|
    |integralImg_w_cast_cast_reg_753       |  62|   0|   62|          0|
    |j_fu_92                               |  31|   0|   31|          0|
    |j_load_reg_793                        |  31|   0|   31|          0|
    |mul_ln144_reg_787                     |  62|   0|   62|          0|
    |mul_ln145_reg_823                     |  62|   0|   62|          0|
    |p_cast27_reg_808                      |  62|   0|   62|          0|
    |select_ln137_2_reg_803                |  31|   0|   31|          0|
    |select_ln137_reg_781                  |  31|   0|   31|          0|
    |sext_ln137_1_cast_reg_759             |  33|   0|   33|          0|
    |sext_ln137_cast_reg_748               |  62|   0|   62|          0|
    |shl_ln143_1_reg_983                   |  64|   0|   64|          0|
    |shl_ln143_reg_973                     |   8|   0|    8|          0|
    |sub20_i1_reg_948                      |  32|   0|   32|          0|
    |sub27_i_reg_958                       |  32|   0|   32|          0|
    |trunc_ln143_1_reg_978                 |  61|   0|   61|          0|
    |trunc_ln143_reg_968                   |   3|   0|    3|          0|
    |trunc_ln144_1_reg_893                 |  32|   0|   32|          0|
    |trunc_ln144_2_reg_813                 |  61|   0|   61|          0|
    |trunc_ln144_reg_818                   |   3|   0|    3|          0|
    |trunc_ln145_1_reg_903                 |  32|   0|   32|          0|
    |trunc_ln145_2_reg_835                 |  61|   0|   61|          0|
    |trunc_ln145_reg_840                   |   3|   0|    3|          0|
    |trunc_ln146_1_reg_923                 |  32|   0|   32|          0|
    |trunc_ln146_1_reg_923_pp0_iter20_reg  |  32|   0|   32|          0|
    |trunc_ln146_2_reg_866                 |  61|   0|   61|          0|
    |trunc_ln146_reg_871                   |   3|   0|    3|          0|
    |trunc_ln147_1_reg_933                 |  32|   0|   32|          0|
    |trunc_ln147_2_reg_850                 |  61|   0|   61|          0|
    |trunc_ln147_reg_855                   |   3|   0|    3|          0|
    |select_ln137_2_reg_803                |  64|  32|   31|          0|
    |select_ln137_reg_781                  |  64|  32|   31|          0|
    |trunc_ln144_reg_818                   |  64|  32|    3|          0|
    |trunc_ln145_reg_840                   |  64|  32|    3|          0|
    |trunc_ln146_reg_871                   |  64|  32|    3|          0|
    |trunc_ln147_1_reg_933                 |  64|  32|   32|          0|
    |trunc_ln147_reg_855                   |  64|  32|    3|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |2189| 224| 1847|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|grp_fu_889_p_din0    |  out|   32|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|grp_fu_889_p_din1    |  out|   32|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|grp_fu_889_p_opcode  |  out|    2|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|grp_fu_889_p_dout0   |   in|   32|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|grp_fu_889_p_ce      |  out|    1|  ap_ctrl_hs|  cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                gmem|       pointer|
|sub2_i               |   in|   32|     ap_none|                                              sub2_i|        scalar|
|bound149             |   in|   64|     ap_none|                                            bound149|        scalar|
|sext_ln137_1         |   in|   32|     ap_none|                                        sext_ln137_1|        scalar|
|integralImg_w_cast   |   in|   32|     ap_none|                                  integralImg_w_cast|        scalar|
|integralImg_data     |   in|   64|     ap_none|                                    integralImg_data|        scalar|
|sext_ln137           |   in|   32|     ap_none|                                          sext_ln137|        scalar|
|retSAD_data          |   in|   64|     ap_none|                                         retSAD_data|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+

