<?xml version="1.0" encoding="utf-8" standalone="no"?>
<!DOCTYPE Archive SYSTEM "http://greenstone.org/dtd/Archive/1.0/Archive.dtd">
<Archive>
<Section>
  <Description>
    <Metadata name="gsdldoctype">indexed_doc</Metadata>
    <Metadata name="Language">en</Metadata>
    <Metadata name="Encoding">utf8</Metadata>
    <Metadata name="Title">PowerPoint-Präsentation</Metadata>
    <Metadata name="URL">http://C:/Program Files/Greenstone/tmp/F535.html</Metadata>
    <Metadata name="UTF8URL">http://C:/Program Files/Greenstone/tmp/F535.html</Metadata>
    <Metadata name="gsdlsourcefilename">import\Ch5-6-80x86_features.pdf</Metadata>
    <Metadata name="gsdlconvertedfilename">C:\Program Files\Greenstone\tmp\F535.html</Metadata>
    <Metadata name="OrigSource">F535.html</Metadata>
    <Metadata name="Source">Ch5-6-80x86_features.pdf</Metadata>
    <Metadata name="SourceFile">Ch5-6-80x86_features.pdf</Metadata>
    <Metadata name="Plugin">PDFPlugin</Metadata>
    <Metadata name="FileSize">3032103</Metadata>
    <Metadata name="FilenameRoot">Ch5-6-80x86_features</Metadata>
    <Metadata name="FileFormat">PDF</Metadata>
    <Metadata name="srcicon">_iconpdf_</Metadata>
    <Metadata name="srclink_file">doc.pdf</Metadata>
    <Metadata name="srclinkFile">doc.pdf</Metadata>
    <Metadata name="NumPages">26</Metadata>
    <Metadata name="dc.Creator">ff</Metadata>
    <Metadata name="dc.Subject">Physics</Metadata>
    <Metadata name="dc.Title">Ch5-6-80x86_features.pdf</Metadata>
    <Metadata name="dls.Organization">Natural Science|Physics|Moodles</Metadata>
    <Metadata name="ex.ExifTool.ExifToolVersion">8.57</Metadata>
    <Metadata name="ex.File.Directory">C:\Program Files\Greenstone\collect\ebook\import</Metadata>
    <Metadata name="ex.File.FileModifyDate">2018:12:10 02:53:30-08:00</Metadata>
    <Metadata name="ex.File.FileName">Ch5-6-80x86_features.pdf</Metadata>
    <Metadata name="ex.File.FilePermissions">666</Metadata>
    <Metadata name="ex.File.FileSize">3032103</Metadata>
    <Metadata name="ex.File.FileType">PDF</Metadata>
    <Metadata name="ex.File.MIMEType">application/pdf</Metadata>
    <Metadata name="ex.PDF.Author">Online2PDF.com</Metadata>
    <Metadata name="ex.PDF.CreateDate">2018:08:09 15:34:17+03:00</Metadata>
    <Metadata name="ex.PDF.Creator">Microsoft® PowerPoint® 2016</Metadata>
    <Metadata name="ex.PDF.Language">en-US</Metadata>
    <Metadata name="ex.PDF.Linearized">false</Metadata>
    <Metadata name="ex.PDF.ModifyDate">2018:08:09 15:34:17+03:00</Metadata>
    <Metadata name="ex.PDF.PDFVersion">1.7</Metadata>
    <Metadata name="ex.PDF.PageCount">26</Metadata>
    <Metadata name="ex.PDF.Producer">Microsoft® PowerPoint® 2016</Metadata>
    <Metadata name="ex.PDF.TaggedPDF">true</Metadata>
    <Metadata name="ex.PDF.Title">PowerPoint-Präsentation</Metadata>
    <Metadata name="ex.XMP.CreateDate">2018:08:09 15:34:17+03:00</Metadata>
    <Metadata name="ex.XMP.Creator">Microsoft® PowerPoint® 2016</Metadata>
    <Metadata name="ex.XMP.CreatorTool">Microsoft® PowerPoint® 2016</Metadata>
    <Metadata name="ex.XMP.DocumentID">uuid:A7942BCF-2410-4257-99B4-57D1AB8BA98C</Metadata>
    <Metadata name="ex.XMP.InstanceID">uuid:A7942BCF-2410-4257-99B4-57D1AB8BA98C</Metadata>
    <Metadata name="ex.XMP.ModifyDate">2018:08:09 15:34:17+03:00</Metadata>
    <Metadata name="ex.XMP.Producer">Microsoft® PowerPoint® 2016</Metadata>
    <Metadata name="ex.XMP.Title">PowerPoint-Präsentation</Metadata>
    <Metadata name="ex.XMP.XMPToolkit">3.1-701</Metadata>
    <Metadata name="Identifier">HASH010f0a3e0e7708470dcc6ed4</Metadata>
    <Metadata name="lastmodified">1544439210</Metadata>
    <Metadata name="lastmodifieddate">20181210</Metadata>
    <Metadata name="oailastmodified">1545141362</Metadata>
    <Metadata name="oailastmodifieddate">20181218</Metadata>
    <Metadata name="assocfilepath">HASH010f.dir</Metadata>
    <Metadata name="gsdlassocfile">doc.pdf:application/pdf:</Metadata>
  </Description>
  <Content>
&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Features of 80186, 80286,&lt;br /&gt;80386, 80486&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 1Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;80186 Basic Features&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 2Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80186 contains 16 – bit data bus&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The internal register structure&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;virtually identical to the 8086&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;of 80186 is&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ About the only difference is that the 80186&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;contain additional reserved interrupt vectors&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;and some very powerful built-in I/O features&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Clock Generator:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The internal clock generator replaces the external&lt;br /&gt;8284A clock generator used with the 8086&lt;br /&gt;microprocessors. This reduces the component count&lt;br /&gt;in a system&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;Programmable Interrupt Controller:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The PIC arbitrates all internal and external interrupts&lt;br /&gt;and controls up to two external 8259A PICs. When&lt;br /&gt;an external 8259 is attached, the 80186&lt;br /&gt;microprocessors function as the master and the&lt;br /&gt;8259 functions as the slave&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 3Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Timers:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 4Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The timer section contains&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;programmable 16-bit timers&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;three fully&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The timers 0 and 1 generate wave-forms for&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;external use and driven by either the master&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;clock of the 80186 or by an external clock&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The third timer, timer 2 is internal and clocked&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;by the master clock&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Programmable DMA Unit:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 5Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The programmable DMA unit contains two&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;DMA channels, or four DMA channels in&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;some models&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ Each channel can transfer data between&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;memory locations, between memory and IO,&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;or between IO devices&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Programmable chip selection unit:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 6Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The chip selection is a built-in programmable&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;memory and I/O decoder&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ It has 6 output lines to select memory, 7 lines&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;to select I/O&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Power save/Power Down Feature:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 7Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The power save feature allows the system&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;clock to be divided by 4, 8, or 16 to reduce&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;power consumption&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The power saving&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;exited&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;feature is started by&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;software and by a hardware event&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;such as an interrupt&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Refresh Control Unit:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 8Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The refresh control unit generates the refresh&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;row address at the interval programmed&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;09-Aug-2018 Advanced Microprocessor 9&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Instruction set of 80186&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; The 80186 instruction set is divided into seven types&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;1. Data transfer&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;2. Arithmetic&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;3. Shift/rotate&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;4. String&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;5. Control transfer&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;6. High level instructions&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;7. Processor control&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 80186 includes 10 new instructions beyond the 8086&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 Advanced Microprocessor 10&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Additional Instructions&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;11&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Data Transfer&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; PUSHA&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; POPA&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; PUSH immediate&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Arithmetic&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;- Push all registers onto stack&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;‐Pop all registers from stack&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;- Push immediate numbers into stack&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; IMUL destination register, source, immediate data&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; {immediate data * source ‐&amp;gt; destination }&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Logical&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; SHIFT/ROTATE destination, immediate data shifts/rotates&lt;br /&gt;register or Memory contents by the number of times&lt;br /&gt;specified in Immediate data&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;Additional Instructions….&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;12&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; String Instructions&lt;br /&gt; INS&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; OUTS&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;- Input string byte or string word&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;- Output string byte or string word&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; High Level Instructions&lt;br /&gt; ENTER ‐ Format stack for procedure entry&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; LEAVE ‐ Restore stack for procedure exit&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; BOUND ‐ Detect values outside predefined range&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;80286 Basic Features&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 13Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80286 microprocessor is an advanced version&lt;br /&gt;of the 8086 microprocessor that is designed for multi&lt;br /&gt;user and multitasking environments&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80286 addresses 16 M Byte of physical&lt;br /&gt;memory and 1G Bytes of virtual memory by using its&lt;br /&gt;memory-management system&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80286 is basically an 8086 that is optimized to&lt;br /&gt;execute instructions in fewer clocking periods than&lt;br /&gt;the 8086&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;◼ Like the 80186, the 80286 doesn’t incorporate&lt;br /&gt;internal peripherals; instead it contains a memory-&lt;br /&gt;management unit (MMU)&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80286 operates in both the real and protected&lt;br /&gt;modes&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ In the real mode, the 80286 addresses a 1MByte&lt;br /&gt;memory address space and is virtually identical to&lt;br /&gt;8086, fully object‐code compatible with the 8086&lt;br /&gt;and 8088&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ In the protected mode, the 80286 addresses a&lt;br /&gt;16MByte physical memory space, but can access&lt;br /&gt;1GB of Virtual memory&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 14Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;◼ The clock is provided by the 82284 clock&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;generator, and the system control signals are&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;provided by the 82288 system bus controller&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80286 contains the same instructions&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;except for a handful of additional instructions&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;that control the memory-management nit&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 15Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;09-Aug-2018 Advanced Microprocessor 1&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;6&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;80386 Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; The InternalArchitecture of 80386 is divided into 3 &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;sections.&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Central processing unit&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Memory management unit&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Bus interface unit&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Central processing unit is further divided into Execution&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;unit and Instruction unit&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Execution unit has 8 General purpose and 8 Special &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;purpose registers which are either used for handling data or &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;calculating offset addresses. 17&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;18&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;FEATURES OF 80386&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Two versions of 80386 are commonly available:&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 80386DX&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 32 Bit Address and 32 Bit Data Bus&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 132 Pin PGA&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; Address 4GB Memory&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 80386SX&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 24‐bit Address Bus&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 16‐Bit Data Bus&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt; 16 MB of memory&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;19&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;80386 Basic Features&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 20Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80386 microprocessor is an enhanced version&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;of the 80286 microprocessor and includes a&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;memory-management unit is enhanced to provide&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;memory paging&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80386 also includes 32-bit extended registers&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;and a 32-bit address and data bus&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80386 has a physical memory size of 4GBytes&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;that can be addressed as a virtual memory with up to&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;64TBytes&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;◼ The 80386 is operated in the pipelined mode, it&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 21Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;sends the address of the next instruction or&lt;br /&gt;memory data to the memory system prior to&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;of the currentcompleting&lt;br /&gt;instruction&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;the execution&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ This allows the memory system to begin fetching&lt;br /&gt;the next instruction or data before the current is&lt;br /&gt;completed&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ This increases access time, thus reducing the&lt;br /&gt;speed of the memory&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;◼ The I/O structure of the 80386 is almost identical to&lt;br /&gt;the 80286, except that I/O can be inhibited when the&lt;br /&gt;80386 is operated in the protected mode through&lt;br /&gt;the I/O bit protection map&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The register set of the 80386 contains extended&lt;br /&gt;versions of the registers introduced on the 80286&lt;br /&gt;microprocessor. These extended registers include&lt;br /&gt;EAX, EBX, ECX, EDX, EBP, ESP, EDI, ESI, EIP&lt;br /&gt;and EFLAGS&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The instruction set of the 80386 is enhanced to&lt;br /&gt;include instructions that address the 32-bit extended&lt;br /&gt;register set&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 22Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;◼ Interrupts, in the 80386 microprocessor, have been&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;expanded to include additional predefined interrupts&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;in the interrupt vector table&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80386 memory manager is similar to the 80286,&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;except the physical addresses generated by the&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;MMU are 32 bits wide instead of 24-bits&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80386 is also capable of paging&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80386 is operated in the real mode (i.e. 8086&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;mode) when it is reset&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 23Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;◼ The real mode allows the microprocessor to&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;address data in the first 1MByte of memory&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ In the protected mode, 80386 addresses any&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;location in its 4G bytes of physical address&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;space&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 24Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;80486 Basic Features&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 25Advanced Microprocessor &lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80486 microprocessor is an improved&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;version of the 80386 microprocessor that&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;contains&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;arithmetic&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;an 8K-byte cache and an 80387&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;co processor; it executes many&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;instructions in one clocking period&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ The 80486 microprocessor executes a few&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;new instructions that control the internal&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;cache memory&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;&lt;a name=0&gt;&lt;/a&gt;&lt;div style=&quot;page-break-before:always; page-break-after:always&quot;&gt;&lt;div&gt;&lt;p&gt;◼ A new feature found in the 80486 in the BIST (built-&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;in self-test) that tests the microprocessor,&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;coprocessor, and cache at reset time&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ If the 80486 passes the test, EAX contains a zero&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ Additional test registers are added to the 80486 to&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;allow the cache memory to be tested&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;◼ These new test registers are TR3 (cache data), TR4&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;(cache status), and TR5 (cache control)&lt;br /&gt;&lt;/p&gt;&lt;br /&gt;&lt;p&gt;09-Aug-2018 26Advanced Microprocessor &lt;/p&gt;&lt;br /&gt;&lt;br /&gt;&lt;/div&gt;&lt;/div&gt;&lt;br /&gt;</Content>
</Section>
</Archive>
