Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sat May 10 11:07:41 2025
| Host              : DESKTOP-IDDMGFU running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_sd_rw_timing_summary_routed.rpt -pb top_sd_rw_timing_summary_routed.pb -rpx top_sd_rw_timing_summary_routed.rpx -warn_on_violation
| Design            : top_sd_rw
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             90          
LUTAR-1    Warning           LUT drives async reset alert                            1           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
CLKC-22    Advisory          MMCME4 with ZHOLD does not drive sequential IO          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: u_sd_ctrl_top/u_sd_init/div_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.698        0.000                      0                  369        0.039        0.000                      0                  369        0.750        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {10.000 20.000}      20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               0.750        0.000                       0                     1  
  clk_out1_clk_wiz_0       18.388        0.000                      0                  247        0.050        0.000                      0                  247        9.725        0.000                       0                   176  
  clk_out2_clk_wiz_0       18.717        0.000                      0                   89        0.039        0.000                      0                   89        9.725        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                    3.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        8.698        0.000                      0                   59        9.733        0.000                      0                   59  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        8.769        0.000                      0                   17        9.876        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y1  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.388ns  (required time - arrival time)
  Source:                 u_data_gen/rd_comp_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.472ns (33.812%)  route 0.924ns (66.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.127ns = ( 19.873 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.799ns (routing 0.001ns, distribution 0.798ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.799    -0.342    u_data_gen/CLK
    SLICE_X22Y94         FDCE                                         r  u_data_gen/rd_comp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.263 r  u_data_gen/rd_comp_data_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.036    u_data_gen/Q[1]
    SLICE_X22Y93         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.087 f  u_data_gen/rd_right_cnt[8]_i_9/O
                         net (fo=1, routed)           0.203     0.290    u_data_gen/rd_right_cnt[8]_i_9_n_0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.413 f  u_data_gen/rd_right_cnt[8]_i_3/O
                         net (fo=1, routed)           0.155     0.568    u_data_gen/rd_right_cnt[8]_i_3_n_0
    SLICE_X22Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.715 r  u_data_gen/rd_right_cnt[8]_i_1/O
                         net (fo=9, routed)           0.339     1.054    u_data_gen/rd_right_cnt
    SLICE_X25Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.697    19.873    u_data_gen/CLK
    SLICE_X25Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[6]/C
                         clock pessimism             -0.299    19.573    
                         clock uncertainty           -0.070    19.503    
    SLICE_X25Y94         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    19.442    u_data_gen/rd_right_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.442    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 18.388    

Slack (MET) :             18.404ns  (required time - arrival time)
  Source:                 u_data_gen/rd_comp_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.472ns (34.177%)  route 0.909ns (65.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 19.874 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.799ns (routing 0.001ns, distribution 0.798ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.799    -0.342    u_data_gen/CLK
    SLICE_X22Y94         FDCE                                         r  u_data_gen/rd_comp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.263 r  u_data_gen/rd_comp_data_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.036    u_data_gen/Q[1]
    SLICE_X22Y93         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.087 f  u_data_gen/rd_right_cnt[8]_i_9/O
                         net (fo=1, routed)           0.203     0.290    u_data_gen/rd_right_cnt[8]_i_9_n_0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.413 f  u_data_gen/rd_right_cnt[8]_i_3/O
                         net (fo=1, routed)           0.155     0.568    u_data_gen/rd_right_cnt[8]_i_3_n_0
    SLICE_X22Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.715 r  u_data_gen/rd_right_cnt[8]_i_1/O
                         net (fo=9, routed)           0.324     1.039    u_data_gen/rd_right_cnt
    SLICE_X25Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.698    19.874    u_data_gen/CLK
    SLICE_X25Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[7]/C
                         clock pessimism             -0.299    19.574    
                         clock uncertainty           -0.070    19.504    
    SLICE_X25Y94         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    19.443    u_data_gen/rd_right_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.443    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 18.404    

Slack (MET) :             18.405ns  (required time - arrival time)
  Source:                 u_data_gen/rd_comp_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.472ns (34.177%)  route 0.909ns (65.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 19.874 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.799ns (routing 0.001ns, distribution 0.798ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.799    -0.342    u_data_gen/CLK
    SLICE_X22Y94         FDCE                                         r  u_data_gen/rd_comp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.263 r  u_data_gen/rd_comp_data_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.036    u_data_gen/Q[1]
    SLICE_X22Y93         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.087 f  u_data_gen/rd_right_cnt[8]_i_9/O
                         net (fo=1, routed)           0.203     0.290    u_data_gen/rd_right_cnt[8]_i_9_n_0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.413 f  u_data_gen/rd_right_cnt[8]_i_3/O
                         net (fo=1, routed)           0.155     0.568    u_data_gen/rd_right_cnt[8]_i_3_n_0
    SLICE_X22Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.715 r  u_data_gen/rd_right_cnt[8]_i_1/O
                         net (fo=9, routed)           0.324     1.039    u_data_gen/rd_right_cnt
    SLICE_X25Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.698    19.874    u_data_gen/CLK
    SLICE_X25Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[8]/C
                         clock pessimism             -0.299    19.574    
                         clock uncertainty           -0.070    19.504    
    SLICE_X25Y94         FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    19.444    u_data_gen/rd_right_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.444    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 18.405    

Slack (MET) :             18.417ns  (required time - arrival time)
  Source:                 u_data_gen/wr_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.486ns (33.821%)  route 0.951ns (66.179%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 19.874 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.817ns (routing 0.001ns, distribution 0.816ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.817    -0.325    u_data_gen/CLK
    SLICE_X22Y80         FDCE                                         r  u_data_gen/wr_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y80         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    -0.246 r  u_data_gen/wr_data_t_reg[3]/Q
                         net (fo=5, routed)           0.398     0.153    u_data_gen/wr_data_t_reg[3]
    SLICE_X23Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     0.243 f  u_data_gen/wr_data_t[7]_i_2/O
                         net (fo=4, routed)           0.166     0.409    u_data_gen/wr_data_t[7]_i_2_n_0
    SLICE_X21Y80         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     0.567 f  u_data_gen/wr_data_t[12]_i_3/O
                         net (fo=6, routed)           0.132     0.699    u_data_gen/wr_data_t[12]_i_3_n_0
    SLICE_X22Y79         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     0.735 r  u_data_gen/wr_data_t[14]_i_2/O
                         net (fo=14, routed)          0.204     0.939    u_data_gen/wr_data_t[14]_i_2_n_0
    SLICE_X23Y80         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.062 r  u_data_gen/wr_data_t[5]_i_1/O
                         net (fo=1, routed)           0.050     1.112    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[15]_0[5]
    SLICE_X23Y80         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.698    19.874    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X23Y80         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]/C
                         clock pessimism             -0.299    19.575    
                         clock uncertainty           -0.070    19.504    
    SLICE_X23Y80         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    19.529    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         19.529    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 18.417    

Slack (MET) :             18.426ns  (required time - arrival time)
  Source:                 u_data_gen/rd_right_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_led_alarm/led_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.435ns (30.131%)  route 1.009ns (69.869%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.124ns = ( 19.876 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.803ns (routing 0.001ns, distribution 0.802ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.803    -0.338    u_data_gen/CLK
    SLICE_X25Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    -0.260 r  u_data_gen/rd_right_cnt_reg[7]/Q
                         net (fo=3, routed)           0.198    -0.062    u_data_gen/rd_right_cnt_reg[7]
    SLICE_X24Y94         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     0.062 r  u_data_gen/led_cnt[24]_i_6/O
                         net (fo=1, routed)           0.200     0.262    u_data_gen/led_cnt[24]_i_6_n_0
    SLICE_X25Y94         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     0.372 f  u_data_gen/led_cnt[24]_i_2/O
                         net (fo=26, routed)          0.562     0.935    u_led_alarm/led_cnt_reg[0]_0
    SLICE_X24Y98         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.058 r  u_led_alarm/led_cnt[14]_i_1/O
                         net (fo=1, routed)           0.048     1.106    u_led_alarm/led_cnt[14]_i_1_n_0
    SLICE_X24Y98         FDCE                                         r  u_led_alarm/led_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.700    19.876    u_led_alarm/CLK
    SLICE_X24Y98         FDCE                                         r  u_led_alarm/led_cnt_reg[14]/C
                         clock pessimism             -0.299    19.576    
                         clock uncertainty           -0.070    19.506    
    SLICE_X24Y98         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    19.531    u_led_alarm/led_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 18.426    

Slack (MET) :             18.438ns  (required time - arrival time)
  Source:                 u_data_gen/wr_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_data_t_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.499ns (35.240%)  route 0.917ns (64.760%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 19.874 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.817ns (routing 0.001ns, distribution 0.816ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.817    -0.325    u_data_gen/CLK
    SLICE_X22Y80         FDCE                                         r  u_data_gen/wr_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y80         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    -0.246 r  u_data_gen/wr_data_t_reg[3]/Q
                         net (fo=5, routed)           0.398     0.153    u_data_gen/wr_data_t_reg[3]
    SLICE_X23Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     0.243 f  u_data_gen/wr_data_t[7]_i_2/O
                         net (fo=4, routed)           0.166     0.409    u_data_gen/wr_data_t[7]_i_2_n_0
    SLICE_X21Y80         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     0.567 f  u_data_gen/wr_data_t[12]_i_3/O
                         net (fo=6, routed)           0.132     0.699    u_data_gen/wr_data_t[12]_i_3_n_0
    SLICE_X22Y79         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     0.735 r  u_data_gen/wr_data_t[14]_i_2/O
                         net (fo=14, routed)          0.204     0.939    u_data_gen/wr_data_t[14]_i_2_n_0
    SLICE_X23Y80         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     1.075 r  u_data_gen/wr_data_t[8]_i_1/O
                         net (fo=1, routed)           0.016     1.091    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[15]_0[8]
    SLICE_X23Y80         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.698    19.874    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X23Y80         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[8]/C
                         clock pessimism             -0.299    19.575    
                         clock uncertainty           -0.070    19.504    
    SLICE_X23Y80         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    19.529    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                         19.529    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 18.438    

Slack (MET) :             18.443ns  (required time - arrival time)
  Source:                 u_data_gen/rd_comp_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.472ns (35.247%)  route 0.867ns (64.753%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 19.869 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.799ns (routing 0.001ns, distribution 0.798ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.001ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.799    -0.342    u_data_gen/CLK
    SLICE_X22Y94         FDCE                                         r  u_data_gen/rd_comp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.263 r  u_data_gen/rd_comp_data_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.036    u_data_gen/Q[1]
    SLICE_X22Y93         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.087 f  u_data_gen/rd_right_cnt[8]_i_9/O
                         net (fo=1, routed)           0.203     0.290    u_data_gen/rd_right_cnt[8]_i_9_n_0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.413 f  u_data_gen/rd_right_cnt[8]_i_3/O
                         net (fo=1, routed)           0.155     0.568    u_data_gen/rd_right_cnt[8]_i_3_n_0
    SLICE_X22Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.715 r  u_data_gen/rd_right_cnt[8]_i_1/O
                         net (fo=9, routed)           0.282     0.997    u_data_gen/rd_right_cnt
    SLICE_X23Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.693    19.869    u_data_gen/CLK
    SLICE_X23Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[0]/C
                         clock pessimism             -0.299    19.569    
                         clock uncertainty           -0.070    19.499    
    SLICE_X23Y94         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    19.440    u_data_gen/rd_right_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.440    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 18.443    

Slack (MET) :             18.443ns  (required time - arrival time)
  Source:                 u_data_gen/rd_comp_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.472ns (35.274%)  route 0.866ns (64.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 19.869 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.799ns (routing 0.001ns, distribution 0.798ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.001ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.799    -0.342    u_data_gen/CLK
    SLICE_X22Y94         FDCE                                         r  u_data_gen/rd_comp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.263 r  u_data_gen/rd_comp_data_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.036    u_data_gen/Q[1]
    SLICE_X22Y93         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.087 f  u_data_gen/rd_right_cnt[8]_i_9/O
                         net (fo=1, routed)           0.203     0.290    u_data_gen/rd_right_cnt[8]_i_9_n_0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.413 f  u_data_gen/rd_right_cnt[8]_i_3/O
                         net (fo=1, routed)           0.155     0.568    u_data_gen/rd_right_cnt[8]_i_3_n_0
    SLICE_X22Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.715 r  u_data_gen/rd_right_cnt[8]_i_1/O
                         net (fo=9, routed)           0.281     0.996    u_data_gen/rd_right_cnt
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.693    19.869    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[1]/C
                         clock pessimism             -0.299    19.569    
                         clock uncertainty           -0.070    19.499    
    SLICE_X24Y94         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    19.439    u_data_gen/rd_right_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.439    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 18.443    

Slack (MET) :             18.443ns  (required time - arrival time)
  Source:                 u_data_gen/rd_comp_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.472ns (35.247%)  route 0.867ns (64.753%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 19.869 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.799ns (routing 0.001ns, distribution 0.798ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.001ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.799    -0.342    u_data_gen/CLK
    SLICE_X22Y94         FDCE                                         r  u_data_gen/rd_comp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.263 r  u_data_gen/rd_comp_data_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.036    u_data_gen/Q[1]
    SLICE_X22Y93         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.087 f  u_data_gen/rd_right_cnt[8]_i_9/O
                         net (fo=1, routed)           0.203     0.290    u_data_gen/rd_right_cnt[8]_i_9_n_0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.413 f  u_data_gen/rd_right_cnt[8]_i_3/O
                         net (fo=1, routed)           0.155     0.568    u_data_gen/rd_right_cnt[8]_i_3_n_0
    SLICE_X22Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.715 r  u_data_gen/rd_right_cnt[8]_i_1/O
                         net (fo=9, routed)           0.282     0.997    u_data_gen/rd_right_cnt
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.693    19.869    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[2]/C
                         clock pessimism             -0.299    19.569    
                         clock uncertainty           -0.070    19.499    
    SLICE_X24Y94         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    19.440    u_data_gen/rd_right_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.440    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 18.443    

Slack (MET) :             18.443ns  (required time - arrival time)
  Source:                 u_data_gen/rd_comp_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.472ns (35.274%)  route 0.866ns (64.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 19.869 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.799ns (routing 0.001ns, distribution 0.798ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.001ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.799    -0.342    u_data_gen/CLK
    SLICE_X22Y94         FDCE                                         r  u_data_gen/rd_comp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.263 r  u_data_gen/rd_comp_data_reg[8]/Q
                         net (fo=3, routed)           0.227    -0.036    u_data_gen/Q[1]
    SLICE_X22Y93         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.087 f  u_data_gen/rd_right_cnt[8]_i_9/O
                         net (fo=1, routed)           0.203     0.290    u_data_gen/rd_right_cnt[8]_i_9_n_0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.413 f  u_data_gen/rd_right_cnt[8]_i_3/O
                         net (fo=1, routed)           0.155     0.568    u_data_gen/rd_right_cnt[8]_i_3_n_0
    SLICE_X22Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     0.715 r  u_data_gen/rd_right_cnt[8]_i_1/O
                         net (fo=9, routed)           0.281     0.996    u_data_gen/rd_right_cnt
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.693    19.869    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[3]/C
                         clock pessimism             -0.299    19.569    
                         clock uncertainty           -0.070    19.499    
    SLICE_X24Y94         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    19.439    u_data_gen/rd_right_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.439    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 18.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/data_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.123ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.453ns (routing 0.000ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.453    -0.123    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X24Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.084 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[1]/Q
                         net (fo=6, routed)           0.025    -0.059    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[1]
    SLICE_X24Y83         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033    -0.026 r  u_sd_ctrl_top/u_sd_write/data_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006    -0.020    u_sd_ctrl_top/u_sd_write/data_cnt[2]
    SLICE_X24Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.515    -0.219    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X24Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[2]/C
                         clock pessimism              0.102    -0.117    
    SLICE_X24Y83         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047    -0.070    u_sd_ctrl_top/u_sd_write/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_data_gen/sd_init_done_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/sd_init_done_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.574%)  route 0.066ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.123ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.453ns (routing 0.000ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.001ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.453    -0.123    u_data_gen/CLK
    SLICE_X20Y84         FDCE                                         r  u_data_gen/sd_init_done_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    -0.085 r  u_data_gen/sd_init_done_d0_reg/Q
                         net (fo=3, routed)           0.066    -0.019    u_data_gen/sd_init_done_d0
    SLICE_X20Y84         FDCE                                         r  u_data_gen/sd_init_done_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.516    -0.218    u_data_gen/CLK
    SLICE_X20Y84         FDCE                                         r  u_data_gen/sd_init_done_d1_reg/C
                         clock pessimism              0.101    -0.117    
    SLICE_X20Y84         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047    -0.070    u_data_gen/sd_init_done_d1_reg
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.170%)  route 0.042ns (40.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.123ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.453ns (routing 0.000ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.453    -0.123    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X24Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -0.084 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/Q
                         net (fo=2, routed)           0.026    -0.058    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[5]
    SLICE_X24Y83         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022    -0.036 r  u_sd_ctrl_top/u_sd_write/data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.020    u_sd_ctrl_top/u_sd_write/data_cnt[5]
    SLICE_X24Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.515    -0.219    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X24Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/C
                         clock pessimism              0.102    -0.117    
    SLICE_X24Y83         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046    -0.071    u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.122ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.454ns (routing 0.000ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.517ns (routing 0.001ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.454    -0.122    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.083 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/Q
                         net (fo=7, routed)           0.027    -0.057    u_sd_ctrl_top/u_sd_read/p_0_in0
    SLICE_X22Y87         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033    -0.024 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_2/O
                         net (fo=1, routed)           0.006    -0.018    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_2_n_0
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.517    -0.218    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                         clock pessimism              0.101    -0.116    
    SLICE_X22Y87         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047    -0.069    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/detect_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/detect_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.071ns (67.077%)  route 0.035ns (32.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.120ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.456ns (routing 0.000ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.456    -0.120    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X23Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/detect_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.081 r  u_sd_ctrl_top/u_sd_write/detect_data_reg[6]/Q
                         net (fo=2, routed)           0.028    -0.053    u_sd_ctrl_top/u_sd_write/detect_data[6]
    SLICE_X23Y83         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.032    -0.021 r  u_sd_ctrl_top/u_sd_write/detect_data[7]_i_1/O
                         net (fo=1, routed)           0.007    -0.014    u_sd_ctrl_top/u_sd_write/detect_data[7]_i_1_n_0
    SLICE_X23Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/detect_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.519    -0.215    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X23Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/detect_data_reg[7]/C
                         clock pessimism              0.101    -0.114    
    SLICE_X23Y83         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047    -0.067    u_sd_ctrl_top/u_sd_write/detect_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_data_gen/rd_right_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.578%)  route 0.035ns (32.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.129ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.001ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.447    -0.129    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.090 r  u_data_gen/rd_right_cnt_reg[1]/Q
                         net (fo=7, routed)           0.029    -0.062    u_data_gen/rd_right_cnt_reg[1]
    SLICE_X24Y94         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033    -0.029 r  u_data_gen/rd_right_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006    -0.023    u_data_gen/p_0_in__0[2]
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.507    -0.227    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[2]/C
                         clock pessimism              0.104    -0.123    
    SLICE_X24Y94         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047    -0.076    u_data_gen/rd_right_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_data_gen/rd_right_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.578%)  route 0.035ns (32.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.129ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.001ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.447    -0.129    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.090 r  u_data_gen/rd_right_cnt_reg[1]/Q
                         net (fo=7, routed)           0.029    -0.062    u_data_gen/rd_right_cnt_reg[1]
    SLICE_X24Y94         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033    -0.029 r  u_data_gen/rd_right_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006    -0.023    u_data_gen/p_0_in__0[4]
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.507    -0.227    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[4]/C
                         clock pessimism              0.104    -0.123    
    SLICE_X24Y94         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047    -0.076    u_data_gen/rd_right_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_data_gen/rd_right_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_gen/rd_right_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.743%)  route 0.044ns (41.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.129ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.001ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.447    -0.129    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.090 r  u_data_gen/rd_right_cnt_reg[1]/Q
                         net (fo=7, routed)           0.029    -0.062    u_data_gen/rd_right_cnt_reg[1]
    SLICE_X24Y94         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023    -0.039 r  u_data_gen/rd_right_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015    -0.024    u_data_gen/p_0_in__0[5]
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.507    -0.227    u_data_gen/CLK
    SLICE_X24Y94         FDCE                                         r  u_data_gen/rd_right_cnt_reg[5]/C
                         clock pessimism              0.104    -0.123    
    SLICE_X24Y94         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.077    u_data_gen/rd_right_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.231%)  route 0.054ns (50.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.116ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      0.460ns (routing 0.000ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.460    -0.116    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.078 r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/Q
                         net (fo=12, routed)          0.033    -0.046    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]
    SLICE_X21Y87         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014    -0.032 r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_2__0/O
                         net (fo=1, routed)           0.021    -0.011    u_sd_ctrl_top/u_sd_read/p_0_in__8[5]
    SLICE_X21Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.525    -0.210    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/C
                         clock pessimism              0.099    -0.110    
    SLICE_X21Y87         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.064    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.431%)  route 0.035ns (32.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.122ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.454ns (routing 0.000ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.001ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224     0.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    -0.738 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.593    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.576 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.454    -0.122    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.083 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/Q
                         net (fo=22, routed)          0.029    -0.054    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg_n_0_[1]
    SLICE_X22Y82         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033    -0.021 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006    -0.015    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[2]_i_1_n_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.422 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.472 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.612    -0.918 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.753    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.734 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.516    -0.218    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/C
                         clock pessimism              0.102    -0.116    
    SLICE_X22Y82         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047    -0.069    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         20.000      18.710     BUFGCE_X0Y38  u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCM_X0Y1     u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y93  u_data_gen/rd_comp_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y95  u_data_gen/rd_comp_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y95  u_data_gen/rd_comp_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y95  u_data_gen/rd_comp_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y95  u_data_gen/rd_comp_data_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y95  u_data_gen/rd_comp_data_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y95  u_data_gen/rd_comp_data_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X22Y94  u_data_gen/rd_comp_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y93  u_data_gen/rd_comp_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y93  u_data_gen/rd_comp_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y93  u_data_gen/rd_comp_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y93  u_data_gen/rd_comp_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X22Y95  u_data_gen/rd_comp_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.717ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.143ns  (logic 0.314ns (27.477%)  route 0.829ns (72.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 29.864 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.343ns = ( 9.657 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.696ns (routing 0.001ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.809     9.657    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     9.738 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.274    10.012    u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]
    SLICE_X22Y90         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110    10.122 f  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.245    10.367    u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    10.490 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_1/O
                         net (fo=2, routed)           0.309    10.800    u_sd_ctrl_top/u_sd_read/rx_finish_en
    SLICE_X23Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.696    29.864    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X23Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                         clock pessimism             -0.302    29.562    
                         clock uncertainty           -0.070    29.491    
    SLICE_X23Y87         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    29.516    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg
  -------------------------------------------------------------------
                         required time                         29.516    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                 18.717    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.051ns  (logic 0.204ns (19.411%)  route 0.847ns (80.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 29.869 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.323    10.713    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.701    29.869    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/C
                         clock pessimism             -0.303    29.567    
                         clock uncertainty           -0.070    29.497    
    SLICE_X21Y91         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    29.436    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.436    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.051ns  (logic 0.204ns (19.411%)  route 0.847ns (80.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 29.869 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.323    10.713    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.701    29.869    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/C
                         clock pessimism             -0.303    29.567    
                         clock uncertainty           -0.070    29.497    
    SLICE_X21Y91         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    29.436    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.436    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.051ns  (logic 0.204ns (19.411%)  route 0.847ns (80.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 29.869 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.323    10.713    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.701    29.869    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
                         clock pessimism             -0.303    29.567    
                         clock uncertainty           -0.070    29.497    
    SLICE_X21Y91         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    29.437    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.437    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.051ns  (logic 0.204ns (19.411%)  route 0.847ns (80.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 29.869 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.323    10.713    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.701    29.869    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
                         clock pessimism             -0.303    29.567    
                         clock uncertainty           -0.070    29.497    
    SLICE_X21Y91         FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    29.437    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.437    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             18.725ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.046ns  (logic 0.204ns (19.504%)  route 0.842ns (80.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.135ns = ( 29.865 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.318    10.708    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.697    29.865    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/C
                         clock pessimism             -0.302    29.563    
                         clock uncertainty           -0.070    29.493    
    SLICE_X22Y91         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    29.433    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.433    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 18.725    

Slack (MET) :             18.725ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.046ns  (logic 0.204ns (19.504%)  route 0.842ns (80.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.135ns = ( 29.865 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.318    10.708    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.697    29.865    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/C
                         clock pessimism             -0.302    29.563    
                         clock uncertainty           -0.070    29.493    
    SLICE_X22Y91         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    29.433    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.433    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 18.725    

Slack (MET) :             18.725ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.047ns  (logic 0.204ns (19.485%)  route 0.843ns (80.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.135ns = ( 29.865 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.319    10.709    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.697    29.865    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                         clock pessimism             -0.302    29.563    
                         clock uncertainty           -0.070    29.493    
    SLICE_X22Y91         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    29.434    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                 18.725    

Slack (MET) :             18.757ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.016ns  (logic 0.204ns (20.079%)  route 0.812ns (79.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.133ns = ( 29.867 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.338ns = ( 9.662 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.001ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.814     9.662    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.742 r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.524    10.266    u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X22Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    10.390 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=9, routed)           0.288    10.678    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.699    29.867    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y91         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                         clock pessimism             -0.303    29.565    
                         clock uncertainty           -0.070    29.495    
    SLICE_X22Y91         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    29.435    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.435    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 18.757    

Slack (MET) :             18.789ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.121ns  (logic 0.352ns (31.392%)  route 0.769ns (68.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.133ns = ( 29.867 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.336ns = ( 9.664 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.816ns (routing 0.001ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.001ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.816     9.664    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     9.744 f  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/Q
                         net (fo=6, routed)           0.655    10.399    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]
    SLICE_X22Y88         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    10.522 f  u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]_i_2__0/O
                         net (fo=3, routed)           0.066    10.588    u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]_i_2__0_n_0
    SLICE_X22Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    10.737 r  u_sd_ctrl_top/u_sd_read/res_flag_i_1__1/O
                         net (fo=1, routed)           0.048    10.785    u_sd_ctrl_top/u_sd_read/res_flag_i_1__1_n_0
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 f  
    T24                                               0.000    30.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    30.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    30.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    30.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883    28.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206    29.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    29.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.699    29.867    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                         clock pessimism             -0.247    29.620    
                         clock uncertainty           -0.070    29.549    
    SLICE_X22Y88         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    29.574    u_sd_ctrl_top/u_sd_read/res_flag_reg
  -------------------------------------------------------------------
                         required time                         29.574    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 18.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.237%)  route 0.033ns (35.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns = ( 9.767 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.135ns = ( 9.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.448     9.865    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     9.904 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/Q
                         net (fo=2, routed)           0.026     9.930    u_sd_ctrl_top/u_sd_read/rx_data_t[4]
    SLICE_X22Y92         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     9.950 r  u_sd_ctrl_top/u_sd_read/rx_data_t[5]_i_1/O
                         net (fo=1, routed)           0.007     9.957    u_sd_ctrl_top/u_sd_read/p_0_in1_in[5]
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.509     9.767    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism              0.104     9.871    
    SLICE_X22Y92         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     9.918    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                           9.957    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.152%)  route 0.032ns (34.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns = ( 9.767 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.135ns = ( 9.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.001ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.448     9.865    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     9.904 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.025     9.929    u_sd_ctrl_top/u_sd_read/rx_data_t[2]
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     9.950 r  u_sd_ctrl_top/u_sd_read/rx_data_t[3]_i_1/O
                         net (fo=1, routed)           0.007     9.957    u_sd_ctrl_top/u_sd_read/p_0_in1_in[3]
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.509     9.767    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                         clock pessimism              0.104     9.871    
    SLICE_X22Y92         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     9.918    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                           9.957    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.059%)  route 0.037ns (37.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 9.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.447ns (routing 0.000ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.447     9.864    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     9.902 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.029     9.931    u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X21Y93         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     9.953 r  u_sd_ctrl_top/u_sd_read/rx_data_t[9]_i_1/O
                         net (fo=1, routed)           0.008     9.961    u_sd_ctrl_top/u_sd_read/p_0_in1_in[9]
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism              0.101     9.870    
    SLICE_X21Y93         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     9.917    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.917    
                         arrival time                           9.961    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_en_t_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.188ns  (logic 0.082ns (43.689%)  route 0.106ns (56.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns = ( 9.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.133ns = ( 9.867 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.699ns (routing 0.001ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.001ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.699     9.867    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     9.926 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.082    10.008    u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023    10.031 r  u_sd_ctrl_top/u_sd_read/rx_en_t_i_1/O
                         net (fo=1, routed)           0.024    10.055    u_sd_ctrl_top/u_sd_read/rx_en_t1_out
    SLICE_X22Y90         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_en_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.798     9.646    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y90         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                         clock pessimism              0.302     9.948    
    SLICE_X22Y90         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060    10.008    u_sd_ctrl_top/u_sd_read/rx_en_t_reg
  -------------------------------------------------------------------
                         required time                        -10.008    
                         arrival time                          10.055    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 9.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.131ns = ( 9.869 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.452ns (routing 0.000ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.001ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.452     9.869    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     9.908 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/Q
                         net (fo=6, routed)           0.027     9.935    u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]
    SLICE_X22Y89         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     9.968 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     9.974    u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]_i_1_n_0
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.514     9.772    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
                         clock pessimism              0.103     9.875    
    SLICE_X22Y89         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     9.922    u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.922    
                         arrival time                           9.974    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.449     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     9.905 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/Q
                         net (fo=5, routed)           0.027     9.931    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]
    SLICE_X22Y88         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     9.964 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.006     9.970    u_sd_ctrl_top/u_sd_read/p_0_in__7[2]
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
                         clock pessimism              0.103     9.872    
    SLICE_X22Y88         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     9.919    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                           9.970    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.790%)  route 0.042ns (40.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.449     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     9.905 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/Q
                         net (fo=5, routed)           0.027     9.931    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]
    SLICE_X22Y88         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     9.954 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]_i_2__1/O
                         net (fo=1, routed)           0.015     9.969    u_sd_ctrl_top/u_sd_read/p_0_in__7[5]
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                         clock pessimism              0.103     9.872    
    SLICE_X22Y88         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     9.918    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                           9.969    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns = ( 9.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.125ns = ( 9.875 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.458     9.875    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     9.914 r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[1]/Q
                         net (fo=5, routed)           0.027     9.941    u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[1]
    SLICE_X23Y82         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     9.974 r  u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.006     9.980    u_sd_ctrl_top/u_sd_write/p_0_in__3[2]
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.521     9.779    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[2]/C
                         clock pessimism              0.102     9.881    
    SLICE_X23Y82         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     9.928    u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.928    
                         arrival time                           9.980    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.128%)  route 0.044ns (41.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.449ns (routing 0.000ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.449     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     9.905 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.028     9.933    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
    SLICE_X22Y88         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     9.955 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.016     9.971    u_sd_ctrl_top/u_sd_read/p_0_in__7[3]
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                         clock pessimism              0.103     9.872    
    SLICE_X22Y88         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     9.918    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                           9.971    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/res_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.109ns  (logic 0.061ns (56.157%)  route 0.048ns (43.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns = ( 9.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.122ns = ( 9.878 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    10.303 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.343 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    10.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.277     9.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     9.400    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     9.417 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.461     9.878    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     9.917 r  u_sd_ctrl_top/u_sd_write/res_flag_reg/Q
                         net (fo=4, routed)           0.032     9.949    u_sd_ctrl_top/u_sd_write/res_flag
    SLICE_X23Y82         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     9.971 r  u_sd_ctrl_top/u_sd_write/res_flag_i_1__0/O
                         net (fo=1, routed)           0.016     9.987    u_sd_ctrl_top/u_sd_write/res_flag_i_1__0_n_0
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.525     9.783    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_flag_reg/C
                         clock pessimism              0.101     9.884    
    SLICE_X23Y82         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     9.930    u_sd_ctrl_top/u_sd_write/res_flag_reg
  -------------------------------------------------------------------
                         required time                         -9.930    
                         arrival time                           9.987    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I             n/a            1.290         20.000      18.710     BUFGCE_X0Y34  u_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0B  n/a            1.071         20.000      18.929     MMCM_X0Y1     u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X21Y89  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_en_reg/C
Min Period        n/a     FDCE/C               n/a            0.550         20.000      19.450     SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Low Pulse Width   Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X21Y89  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X21Y89  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X21Y89  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X21Y89  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C               n/a            0.275         10.000      9.725      SLICE_X22Y88  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         5.000       3.710      BUFGCE_X0Y43  u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCM_X0Y1     u_clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCM_X0Y1     u_clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCM_X0Y1     u_clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.910ns  (logic 0.338ns (37.123%)  route 0.572ns (62.877%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.118ns = ( 19.882 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 9.673 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.825ns (routing 0.001ns, distribution 0.824ns)
  Clock Net Delay (Destination): 0.706ns (routing 0.001ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.825     9.673    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.752 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.154     9.906    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X21Y83         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.112    10.018 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.122    10.140    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    10.237 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.040    10.277    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y83         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    10.327 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.256    10.583    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.706    19.882    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.351    19.530    
                         clock uncertainty           -0.190    19.340    
    SLICE_X22Y82         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    19.281    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.281    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.909ns  (logic 0.338ns (37.163%)  route 0.571ns (62.837%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.118ns = ( 19.882 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 9.673 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.825ns (routing 0.001ns, distribution 0.824ns)
  Clock Net Delay (Destination): 0.706ns (routing 0.001ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.825     9.673    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.752 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.154     9.906    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X21Y83         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.112    10.018 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.122    10.140    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    10.237 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.040    10.277    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y83         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    10.327 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.255    10.582    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.706    19.882    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.351    19.530    
                         clock uncertainty           -0.190    19.340    
    SLICE_X22Y82         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    19.280    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.910ns  (logic 0.338ns (37.123%)  route 0.572ns (62.877%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.118ns = ( 19.882 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 9.673 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.825ns (routing 0.001ns, distribution 0.824ns)
  Clock Net Delay (Destination): 0.706ns (routing 0.001ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.825     9.673    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.752 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.154     9.906    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X21Y83         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.112    10.018 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.122    10.140    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    10.237 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.040    10.277    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y83         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    10.327 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.256    10.583    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.706    19.882    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X22Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.351    19.530    
                         clock uncertainty           -0.190    19.340    
    SLICE_X22Y82         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    19.281    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.281    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.846ns  (logic 0.338ns (39.945%)  route 0.508ns (60.055%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.109ns = ( 19.891 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 9.673 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.825ns (routing 0.001ns, distribution 0.824ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.825     9.673    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X23Y82         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.752 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.154     9.906    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X21Y83         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.112    10.018 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.122    10.140    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    10.237 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.040    10.277    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y83         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    10.327 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.192    10.519    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X21Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.715    19.891    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[5]_0
    SLICE_X21Y83         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.351    19.540    
                         clock uncertainty           -0.190    19.350    
    SLICE_X21Y83         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    19.289    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.289    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.819ns  (logic 0.204ns (24.922%)  route 0.615ns (75.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.115ns = ( 19.885 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.348ns = ( 9.652 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.804ns (routing 0.001ns, distribution 0.803ns)
  Clock Net Delay (Destination): 0.709ns (routing 0.001ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.804     9.652    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.731 r  u_sd_ctrl_top/u_sd_read/res_en_reg/Q
                         net (fo=3, routed)           0.213     9.944    u_sd_ctrl_top/u_sd_read/res_en_reg_n_0
    SLICE_X21Y86         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    10.069 r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1__0/O
                         net (fo=6, routed)           0.401    10.470    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1__0_n_0
    SLICE_X21Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.709    19.885    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/C
                         clock pessimism             -0.351    19.534    
                         clock uncertainty           -0.190    19.344    
    SLICE_X21Y87         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    19.283    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.283    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  8.813    

Slack (MET) :             8.913ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.721ns  (logic 0.272ns (37.747%)  route 0.449ns (62.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.001ns, distribution 0.795ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.796     9.644    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X23Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.723 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.147     9.870    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X22Y86         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     9.966 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.095    10.061    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y86         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    10.158 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.206    10.364    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.703    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.351    19.528    
                         clock uncertainty           -0.190    19.338    
    SLICE_X22Y87         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    19.278    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  8.913    

Slack (MET) :             8.913ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.722ns  (logic 0.272ns (37.695%)  route 0.450ns (62.305%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.001ns, distribution 0.795ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.796     9.644    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X23Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.723 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.147     9.870    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X22Y86         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     9.966 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.095    10.061    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y86         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    10.158 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.207    10.365    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.703    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.351    19.528    
                         clock uncertainty           -0.190    19.338    
    SLICE_X22Y87         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    19.279    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  8.913    

Slack (MET) :             8.913ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.722ns  (logic 0.272ns (37.695%)  route 0.450ns (62.305%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.001ns, distribution 0.795ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.796     9.644    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X23Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.723 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.147     9.870    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X22Y86         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     9.966 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.095    10.061    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y86         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    10.158 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.207    10.365    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.703    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.351    19.528    
                         clock uncertainty           -0.190    19.338    
    SLICE_X22Y87         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    19.279    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  8.913    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.721ns  (logic 0.272ns (37.712%)  route 0.449ns (62.288%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.117ns = ( 19.883 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.001ns, distribution 0.795ns)
  Clock Net Delay (Destination): 0.707ns (routing 0.001ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.796     9.644    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X23Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.723 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.147     9.870    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X22Y86         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     9.966 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.095    10.061    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X22Y86         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    10.158 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.207    10.365    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.707    19.883    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.351    19.532    
                         clock uncertainty           -0.190    19.342    
    SLICE_X22Y86         FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    19.282    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.282    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.983%)  route 0.500ns (71.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.114ns = ( 19.886 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.348ns = ( 9.652 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.804ns (routing 0.001ns, distribution 0.803ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.001ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465    10.565 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.615 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -2.412     8.587 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     8.820    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.848 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.804     9.652    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y88         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.731 r  u_sd_ctrl_top/u_sd_read/res_en_reg/Q
                         net (fo=3, routed)           0.213     9.944    u_sd_ctrl_top/u_sd_read/res_en_reg_n_0
    SLICE_X21Y86         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    10.069 r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1__0/O
                         net (fo=6, routed)           0.287    10.356    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1__0_n_0
    SLICE_X21Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    20.448 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.488 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    20.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.883    18.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.152    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.176 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.710    19.886    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y87         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/C
                         clock pessimism             -0.351    19.535    
                         clock uncertainty           -0.190    19.345    
    SLICE_X21Y87         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    19.284    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.284    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  8.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.733ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.734%)  route 0.080ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.001ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     9.922 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/Q
                         net (fo=2, routed)           0.080    10.003    u_sd_ctrl_top/u_sd_read/rx_data_t[9]
    SLICE_X22Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.809    -0.332    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/C
                         clock pessimism              0.351     0.019    
                         clock uncertainty            0.190     0.209    
    SLICE_X22Y93         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     0.269    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                          10.003    
  -------------------------------------------------------------------
                         slack                                  9.733    

Slack (MET) :             9.743ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.001ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     9.922 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/Q
                         net (fo=2, routed)           0.080    10.002    u_sd_ctrl_top/u_sd_read/rx_data_t[5]
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.796    -0.345    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/C
                         clock pessimism              0.351     0.006    
                         clock uncertainty            0.190     0.196    
    SLICE_X21Y92         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     0.258    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                          10.002    
  -------------------------------------------------------------------
                         slack                                  9.743    

Slack (MET) :             9.744ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (41.935%)  route 0.080ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.001ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     9.920 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/Q
                         net (fo=2, routed)           0.080    10.000    u_sd_ctrl_top/u_sd_read/rx_data_t[4]
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.796    -0.345    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/C
                         clock pessimism              0.351     0.006    
                         clock uncertainty            0.190     0.196    
    SLICE_X22Y92         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     0.256    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                          10.000    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.749ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.144ns  (logic 0.059ns (40.992%)  route 0.085ns (59.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.001ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     9.921 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.085    10.006    u_sd_ctrl_top/u_sd_read/rx_data_t[2]
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.796    -0.345    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/C
                         clock pessimism              0.351     0.006    
                         clock uncertainty            0.190     0.196    
    SLICE_X22Y92         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     0.256    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                          10.006    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             9.752ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.040%)  route 0.103ns (63.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.001ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     9.920 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.103    10.023    u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X22Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.809    -0.332    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/C
                         clock pessimism              0.351     0.019    
                         clock uncertainty            0.190     0.209    
    SLICE_X22Y93         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     0.271    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                          10.023    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.767ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.157ns  (logic 0.058ns (36.864%)  route 0.099ns (63.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.698ns (routing 0.001ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.001ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.698     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     9.924 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.099    10.023    u_sd_ctrl_top/u_sd_read/rx_data_t[6]
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.796    -0.345    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/C
                         clock pessimism              0.351     0.006    
                         clock uncertainty            0.190     0.196    
    SLICE_X21Y92         FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     0.256    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                          10.023    
  -------------------------------------------------------------------
                         slack                                  9.767    

Slack (MET) :             9.768ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.036%)  route 0.112ns (65.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.001ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y90         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     9.920 r  u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          0.112    10.032    u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X22Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.804    -0.337    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_en_reg/C
                         clock pessimism              0.351     0.014    
                         clock uncertainty            0.190     0.204    
    SLICE_X22Y93         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     0.264    u_sd_ctrl_top/u_sd_read/rd_val_en_reg
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                          10.032    
  -------------------------------------------------------------------
                         slack                                  9.768    

Slack (MET) :             9.774ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (31.985%)  route 0.123ns (68.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.001ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.001ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     9.920 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/Q
                         net (fo=2, routed)           0.123    10.043    u_sd_ctrl_top/u_sd_read/rx_data_t[14]
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.809    -0.332    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/C
                         clock pessimism              0.351     0.019    
                         clock uncertainty            0.190     0.209    
    SLICE_X21Y93         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     0.269    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                          10.043    
  -------------------------------------------------------------------
                         slack                                  9.774    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (31.029%)  route 0.131ns (68.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.698ns (routing 0.001ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.001ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.698     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     9.925 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/Q
                         net (fo=2, routed)           0.131    10.056    u_sd_ctrl_top/u_sd_read/rx_data_t[7]
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.809    -0.332    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/C
                         clock pessimism              0.351     0.019    
                         clock uncertainty            0.190     0.209    
    SLICE_X21Y93         FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     0.269    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                          10.056    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.794ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.441%)  route 0.126ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.698ns (routing 0.001ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.001ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.698     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     9.924 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/Q
                         net (fo=2, routed)           0.126    10.050    u_sd_ctrl_top/u_sd_read/rx_data_t[10]
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.796    -0.345    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism              0.351     0.006    
                         clock uncertainty            0.190     0.196    
    SLICE_X21Y92         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     0.256    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                          10.050    
  -------------------------------------------------------------------
                         slack                                  9.794    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.177ns (21.712%)  route 0.638ns (78.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.494     0.494    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.698     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.351     9.514    
                         clock uncertainty           -0.190     9.324    
    SLICE_X21Y92         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.263    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.177ns (21.712%)  route 0.638ns (78.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.494     0.494    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.698     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.351     9.514    
                         clock uncertainty           -0.190     9.324    
    SLICE_X21Y92         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     9.263    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.177ns (21.712%)  route 0.638ns (78.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.494     0.494    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.698     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.351     9.514    
                         clock uncertainty           -0.190     9.324    
    SLICE_X21Y92         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     9.264    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.177ns (21.712%)  route 0.638ns (78.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.134ns = ( 9.866 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.494     0.494    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.698     9.866    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.351     9.514    
                         clock uncertainty           -0.190     9.324    
    SLICE_X21Y92         FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     9.264    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.177ns (21.846%)  route 0.633ns (78.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.489     0.489    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism             -0.351     9.510    
                         clock uncertainty           -0.190     9.320    
    SLICE_X22Y92         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.260    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.177ns (21.819%)  route 0.634ns (78.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.490     0.490    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism             -0.351     9.510    
                         clock uncertainty           -0.190     9.320    
    SLICE_X22Y92         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     9.261    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.177ns (21.846%)  route 0.633ns (78.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.489     0.489    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism             -0.351     9.510    
                         clock uncertainty           -0.190     9.320    
    SLICE_X22Y92         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     9.260    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.177ns (21.819%)  route 0.634ns (78.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.490     0.490    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                         clock pessimism             -0.351     9.510    
                         clock uncertainty           -0.190     9.320    
    SLICE_X22Y92         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     9.261    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.177ns (21.846%)  route 0.633ns (78.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.489     0.489    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism             -0.351     9.510    
                         clock uncertainty           -0.190     9.320    
    SLICE_X22Y92         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.260    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.177ns (21.819%)  route 0.634ns (78.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.138ns = ( 9.862 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.465     0.565 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.615    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.999    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.412    -1.413 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -1.169    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.141 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.820    -0.321    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.242 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.144    -0.098    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.000 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.490     0.490    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    10.448 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.488    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.488 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.821    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.883     8.938 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.206     9.144    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.168 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.694     9.862    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism             -0.351     9.510    
                         clock uncertainty           -0.190     9.320    
    SLICE_X22Y92         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     9.261    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  8.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.876ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.191ns  (logic 0.097ns (50.747%)  route 0.094ns (49.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns = ( 9.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.088    20.006    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.058    20.064 r  u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.006    20.070    u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_0
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.518     9.776    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X22Y89         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism              0.180     9.957    
                         clock uncertainty            0.190    10.147    
    SLICE_X22Y89         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047    10.194    u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                        -10.194    
                         arrival time                          20.070    
  -------------------------------------------------------------------
                         slack                                  9.876    

Slack (MET) :             10.165ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.108%)  route 0.339ns (80.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.259    20.297    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism              0.180     9.949    
                         clock uncertainty            0.190    10.139    
    SLICE_X21Y93         FDCE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.007    10.132    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.132    
                         arrival time                          20.297    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.165ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.108%)  route 0.339ns (80.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.259    20.297    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism              0.180     9.949    
                         clock uncertainty            0.190    10.139    
    SLICE_X21Y93         FDCE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.007    10.132    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.132    
                         arrival time                          20.297    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.165ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.108%)  route 0.339ns (80.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.259    20.297    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism              0.180     9.949    
                         clock uncertainty            0.190    10.139    
    SLICE_X21Y93         FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.007    10.132    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.132    
                         arrival time                          20.297    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.166ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.108%)  route 0.339ns (80.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.259    20.297    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism              0.180     9.949    
                         clock uncertainty            0.190    10.139    
    SLICE_X21Y93         FDCE (Hold_DFF_SLICEM_C_CE)
                                                     -0.008    10.131    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.131    
                         arrival time                          20.297    
  -------------------------------------------------------------------
                         slack                                 10.166    

Slack (MET) :             10.166ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.108%)  route 0.339ns (80.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.259    20.297    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism              0.180     9.949    
                         clock uncertainty            0.190    10.139    
    SLICE_X21Y93         FDCE (Hold_CFF_SLICEM_C_CE)
                                                     -0.008    10.131    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.131    
                         arrival time                          20.297    
  -------------------------------------------------------------------
                         slack                                 10.166    

Slack (MET) :             10.166ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.108%)  route 0.339ns (80.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( 9.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.259    20.297    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.511     9.769    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y93         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                         clock pessimism              0.180     9.949    
                         clock uncertainty            0.190    10.139    
    SLICE_X21Y93         FDCE (Hold_BFF_SLICEM_C_CE)
                                                     -0.008    10.131    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.131    
                         arrival time                          20.297    
  -------------------------------------------------------------------
                         slack                                 10.166    

Slack (MET) :             10.169ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.426ns  (logic 0.080ns (18.791%)  route 0.346ns (81.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 9.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.001ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.304    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.514     9.772    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism              0.180     9.952    
                         clock uncertainty            0.190    10.143    
    SLICE_X21Y92         FDCE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.007    10.136    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.136    
                         arrival time                          20.304    
  -------------------------------------------------------------------
                         slack                                 10.169    

Slack (MET) :             10.169ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.426ns  (logic 0.080ns (18.791%)  route 0.346ns (81.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 9.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.001ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.304    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.514     9.772    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism              0.180     9.952    
                         clock uncertainty            0.190    10.143    
    SLICE_X21Y92         FDCE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.007    10.136    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.136    
                         arrival time                          20.304    
  -------------------------------------------------------------------
                         slack                                 10.169    

Slack (MET) :             10.170ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.426ns  (logic 0.080ns (18.791%)  route 0.346ns (81.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 9.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.121ns = ( 19.879 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.001ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    T24                                               0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    20.079    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.224    20.303 r  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.343    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.343 r  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196    20.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.277    19.262 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    19.407    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    19.424 r  u_clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=174, routed)         0.455    19.879    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]_1
    SLICE_X22Y86         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    19.918 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.080    19.998    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X22Y89         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    20.039 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.304    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 f  
    T24                                               0.000    10.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.100    10.100    u_clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322    10.422 f  u_clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.472    u_clk_wiz_0/inst/clkin1_ibufds/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.472 f  u_clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222    10.694    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -1.612     9.082 r  u_clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.157     9.239    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.258 r  u_clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49, routed)          0.514     9.772    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X21Y92         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism              0.180     9.952    
                         clock uncertainty            0.190    10.143    
    SLICE_X21Y92         FDCE (Hold_DFF_SLICEM_C_CE)
                                                     -0.008    10.135    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.135    
                         arrival time                          20.304    
  -------------------------------------------------------------------
                         slack                                 10.170    





