CCS PCH C Compiler, Version 5.011, 5967               15-Απρ-21 11:39

               Filename:   F:\Embedded Systems\Εργαστηριο\Εργαστήριο 3\Ask3\ASK3.lst

               ROM used:   456 bytes (1%)
                           Largest free fragment is 31476
               RAM used:   40 (2%) at main() level
                           44 (2%) worst case
               Stack used: 3 locations (1 in main + 2 for interrupts)
               Stack size: 30

*
0000:  GOTO   01B2
*
0008:  GOTO   00A6
000C:  NOP   
000E:  NOP   
0010:  NOP   
0012:  NOP   
0014:  NOP   
0016:  NOP   
0018:  MOVWF  04
001A:  MOVFF  FD8,05
001E:  MOVFF  FE0,06
0022:  MOVLB  0
0024:  MOVFF  FE9,0C
0028:  MOVFF  FEA,07
002C:  MOVFF  FE1,08
0030:  MOVFF  FE2,09
0034:  MOVFF  FD9,0A
0038:  MOVFF  FDA,0B
003C:  MOVFF  FF3,12
0040:  MOVFF  FF4,13
0044:  MOVFF  FFA,14
0048:  MOVFF  00,0E
004C:  MOVFF  01,0F
0050:  MOVFF  02,10
0054:  MOVFF  03,11
0058:  BTFSS  FF0.4
005A:  GOTO   0064
005E:  BTFSC  FF0.1
0060:  GOTO   017C
0064:  MOVFF  0E,00
0068:  MOVFF  0F,01
006C:  MOVFF  10,02
0070:  MOVFF  11,03
0074:  MOVFF  0C,FE9
0078:  MOVFF  07,FEA
007C:  BSF    07.7
007E:  MOVFF  08,FE1
0082:  MOVFF  09,FE2
0086:  MOVFF  0A,FD9
008A:  MOVFF  0B,FDA
008E:  MOVFF  12,FF3
0092:  MOVFF  13,FF4
0096:  MOVFF  14,FFA
009A:  MOVF   04,W
009C:  MOVFF  06,FE0
00A0:  MOVFF  05,FD8
00A4:  RETFIE 0
00A6:  MOVWF  16
00A8:  MOVFF  FD8,17
00AC:  MOVFF  FE0,18
00B0:  MOVLB  0
00B2:  MOVFF  FE9,1E
00B6:  MOVFF  FEA,19
00BA:  MOVFF  FE1,1A
00BE:  MOVFF  FE2,1B
00C2:  MOVFF  FD9,1C
00C6:  MOVFF  FDA,1D
00CA:  MOVFF  FF3,24
00CE:  MOVFF  FF4,25
00D2:  MOVFF  FFA,26
00D6:  MOVFF  00,20
00DA:  MOVFF  01,21
00DE:  MOVFF  02,22
00E2:  MOVFF  03,23
00E6:  BTFSS  FF2.4
00E8:  GOTO   00F2
00EC:  BTFSC  FF2.1
00EE:  GOTO   0160
00F2:  MOVFF  20,00
00F6:  MOVFF  21,01
00FA:  MOVFF  22,02
00FE:  MOVFF  23,03
0102:  MOVFF  1E,FE9
0106:  MOVFF  19,FEA
010A:  BSF    19.7
010C:  MOVFF  1A,FE1
0110:  MOVFF  1B,FE2
0114:  MOVFF  1C,FD9
0118:  MOVFF  1D,FDA
011C:  MOVFF  24,FF3
0120:  MOVFF  25,FF4
0124:  MOVFF  26,FFA
0128:  MOVF   16,W
012A:  MOVFF  18,FE0
012E:  MOVFF  17,FD8
0132:  RETFIE 0
....................    
.................... #include <main-proteus.h> 
.................... #include <18F4550.h> 
.................... //////// Standard Header file for the PIC18F4550 device //////////////// 
.................... #device PIC18F4550 
....................  
.................... #list 
....................  
.................... #DEVICE HIGH_INTS=TRUE 
....................  #device icd=2 
.................... #device adc=10 
....................  
.................... #FUSES NOWDT                     //No Watch Dog Timer 
.................... #FUSES WDT32768                    //Watch Dog Timer uses 1:128 Postscale 
.................... #FUSES HSPLL                     //High Speed Crystal/Resonator with PLL enabled 
.................... #FUSES NOPROTECT                 //Code not protected from reading 
.................... #FUSES BROWNOUT                //No brownout reset 
.................... //#FUSES BORV20                    //Brownout reset at 2.0V 
.................... #FUSES NOPUT                     //No Power Up Timer 
.................... #FUSES NOCPD                     //No EE protection 
.................... #FUSES STVREN                    //Stack full/underflow will cause reset 
.................... #FUSES NODEBUG                   //No Debug mode for ICD 
.................... #FUSES NOLVP                     //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O 
.................... #FUSES NOWRT                     //Program memory not write protected 
.................... #FUSES NOWRTD                    //Data EEPROM not write protected 
.................... #FUSES NOIESO                      //Internal External Switch Over mode enabled 
.................... #FUSES NOFCMEN                     //Fail-safe clock monitor enabled 
.................... #FUSES NOPBADEN                 ///PORTB pins are configured as analog input channels on RESET 
.................... #FUSES NOWRTC                    //configuration not registers write protected 
.................... #FUSES NOWRTB                    //Boot block not write protected 
.................... #FUSES NOEBTR                    //Memory not protected from table reads 
.................... #FUSES NOEBTRB                   //Boot block not protected from table reads 
.................... #FUSES NOCPB                     //No Boot Block code protection 
.................... #FUSES MCLR                      //Master Clear pin enabled 
.................... #FUSES NOLPT1OSC                   //Timer1 configured for low-power operation 
.................... #FUSES NOXINST                   //Extended set extension and Indexed Addressing mode disabled (Legacy mode) 
.................... #FUSES PLL5                      //Divide By 12(48MHz oscillator input) 
.................... #FUSES CPUDIV1                   //System Clock by 2 
.................... #FUSES USBDIV                    //USB clock source comes from PLL divide by 2 
.................... #FUSES VREGEN                    //USB voltage regulator enabled 
.................... //#FUSES ICPRT                     //ICPRT enabled 
.................... #FUSES WRTB 
.................... #FUSES NOICPRT  
.................... #FUSES NOLPT1OSC 
.................... #FUSES CCP2B3  
.................... #FUSES NOCPB 
.................... #FUSES NOCPD 
.................... #FUSES NOWRTC 
.................... #FUSES NOWRTD 
.................... #FUSES NOEBTR 
.................... #FUSES NOEBTRB               
....................  
.................... /* systm clock is 48 MHz */ 
.................... #use delay(clock=48000000,RESTART_WDT) 
0134:  CLRF   FEA
0136:  MOVLW  2B
0138:  MOVWF  FE9
013A:  MOVF   FEF,W
013C:  BZ    015E
013E:  MOVLW  0F
0140:  MOVWF  01
0142:  MOVLW  BF
0144:  MOVWF  00
0146:  CLRWDT
0148:  DECFSZ 00,F
014A:  BRA    0146
014C:  DECFSZ 01,F
014E:  BRA    0142
0150:  MOVLW  8F
0152:  MOVWF  00
0154:  DECFSZ 00,F
0156:  BRA    0154
0158:  CLRWDT
015A:  DECFSZ FEF,F
015C:  BRA    013E
015E:  RETURN 0
.................... /* --- BEGIN: changes required for bootloader ------------------------------ */ 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* map reset vector and interrupt vector                                     */ 
.................... /* 0x000-0x7FF is used by the bootloader. The bootloader maps the original   */ 
.................... /* reset vecotr (0x000) to 0x800 and the reset vector (0x008) to 0x800.      */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... #build (reset=0x000, interrupt=0x008) 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* reserve boot block area                                                   */ 
.................... /* This memory range is used by the bootloader, so the application must not  */ 
.................... /* use this area.                                                            */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#org 0  , 0x000 {} 
....................  
.................... /* --- END: changes required for bootloader -------------------------------- */ 
....................  
....................  
....................  
....................  
....................  
....................  
.................... #byte PORTD=0xF83 
.................... #byte PORTB=0xF81 
....................  
....................  
....................  
....................  
....................  
.................... void init(void); 
.................... void ext_int0(void); 
.................... void ext_int2(void); 
....................  
....................  
....................  
.................... void main(void) 
*
01B2:  CLRF   FF8
01B4:  BCF    FF0.7
01B6:  BSF    FD0.7
01B8:  BSF    07.7
01BA:  MOVF   FC1,W
01BC:  ANDLW  C0
01BE:  IORLW  0F
01C0:  MOVWF  FC1
01C2:  MOVLW  07
01C4:  MOVWF  FB4
.................... { 
....................     init(); 
01C6:  BRA    0198
....................     while(TRUE) 
....................     { 
01C8:  BRA    01C8
....................     } 
.................... } 
....................  
....................  
....................  
.................... #INT_EXT 
.................... void ext_int0() 
01CA:  BRA    01CA
.................... { 
....................    for(int8 i=0;i<50;i++){ 
*
0160:  CLRF   2A
0162:  MOVF   2A,W
0164:  SUBLW  31
0166:  BNC   0176
....................        PORTD=PORTD^0XFF; 
0168:  MOVLW  FF
016A:  XORWF  F83,F
....................         delay_ms(125); //Theloume tin imeperiodo, gia na exei F=4hz simainei tha 
016C:  MOVLW  7D
016E:  MOVWF  2B
0170:  RCALL  0134
0172:  INCF   2A,F
0174:  BRA    0162
....................         //kanei ena olokliro kiklo (250 ms) ara ta misa  
....................    } 
....................              
.................... } 
0176:  BCF    FF2.1
0178:  GOTO   00F2
.................... #INT_EXT2  
.................... void ext_int2() 
.................... { 
....................    for(int8 i=0;i<50;i++){ 
017C:  CLRF   28
017E:  MOVF   28,W
0180:  SUBLW  31
0182:  BNC   0192
....................        PORTD=PORTD^0XFF; 
0184:  MOVLW  FF
0186:  XORWF  F83,F
....................         delay_ms(50); 
0188:  MOVLW  32
018A:  MOVWF  2B
018C:  RCALL  0134
018E:  INCF   28,F
0190:  BRA    017E
....................    } 
....................         
....................        
0192:  BCF    FF0.1
0194:  GOTO   0064
.................... } 
....................  
....................  
.................... void init() 
.................... { 
....................     set_tris_b(0xFF); 
0198:  MOVLW  FF
019A:  MOVWF  F93
....................     set_tris_d(0x00); 
019C:  MOVLW  00
019E:  MOVWF  F95
....................     PORTD=0x00; 
01A0:  CLRF   F83
....................     ext_int_edge(0,H_TO_L); 
01A2:  BCF    FF1.6
....................     ext_int_edge(2,H_TO_L); 
01A4:  BCF    FF1.4
....................     enable_interrupts(INT_EXT); 
01A6:  BSF    FF2.4
....................     enable_interrupts(INT_EXT2); 
01A8:  BSF    FF0.4
....................     enable_interrupts(GLOBAL); 
01AA:  MOVLW  C0
01AC:  IORWF  FF2,F
01AE:  GOTO   01C8 (RETURN)
.................... } 

Configuration Fuses:
   Word  1: 0E24   PLL5 CPUDIV1 USBDIV HSPLL NOFCMEN NOIESO
   Word  2: 1E39   NOPUT NOBROWNOUT BORV21 VREGEN NOWDT WDT32768
   Word  3: 8000   CCP2B3 NOPBADEN NOLPT1OSC MCLR
   Word  4: 0020   NOSTVREN NOLVP ICSP2 NOXINST DEBUG
   Word  5: C00F   NOPROTECT NOCPB NOCPD
   Word  6: E00F   NOWRT NOWRTC NOWRTB NOWRTD
   Word  7: 400F   NOEBTR NOEBTRB

   Some fuses have been forced to be compatible with the ICD debugger.
