# Compile of arm_single.sv was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 17:27:55 on Feb 01,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/dut/imem/RAM
run -all
# Simulation succeeded
# ** Note: $stop    : C:/arq.comp/trabalho/armprocessors/single/arm_single.sv(105)
#    Time: 205 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at C:/arq.comp/trabalho/armprocessors/single/arm_single.sv line 105
add wave -position end sim:/testbench/dut/*
add wave -position end  sim:/testbench/dut/PC
run -all
