git clone --depth 1 --no-tags https://github.com/myl7/COD-2020-labs.git f:/verilog_sva_gh_scraper/data/full_repos/273254888
git clone --depth 1 --no-tags https://github.com/DevMajed/Digital-Logic_and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/271986219
git clone --depth 1 --no-tags https://github.com/bhupeshnihal/Instruction-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/274094587
git clone --depth 1 --no-tags https://github.com/giorgosvyronos/gcv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/266215177
git clone --depth 1 --no-tags https://github.com/WANGSSSSSSS/mips.git f:/verilog_sva_gh_scraper/data/full_repos/270150699
git clone --depth 1 --no-tags https://github.com/dhaivat7/CLA_4_bit_addr.git f:/verilog_sva_gh_scraper/data/full_repos/272874648
git clone --depth 1 --no-tags https://github.com/smaslovski/verilog-bk.git f:/verilog_sva_gh_scraper/data/full_repos/271870805
git clone --depth 1 --no-tags https://github.com/Mekrab/Sobel-X.git f:/verilog_sva_gh_scraper/data/full_repos/270092150
git clone --depth 1 --no-tags https://github.com/VanThanhDuong/RISCV_32_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/273237347
git clone --depth 1 --no-tags https://github.com/DBasoco/HDL-Intro.git f:/verilog_sva_gh_scraper/data/full_repos/272810436
git clone --depth 1 --no-tags https://github.com/AhmedMostafa98/pipeline_dadda_8x8multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/274198072
git clone --depth 1 --no-tags https://github.com/NavidAG/Logic-Circuits-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/267571685
git clone --depth 1 --no-tags https://github.com/jiayu1011/CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/273145372
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer3.git f:/verilog_sva_gh_scraper/data/full_repos/269463128
git clone --depth 1 --no-tags https://github.com/XuetongZhou/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/270697302
git clone --depth 1 --no-tags https://github.com/krishna-beemanapalli/rv32i-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/266625350
git clone --depth 1 --no-tags https://github.com/SiciliaLeco/Step_intoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/268530783
git clone --depth 1 --no-tags https://github.com/CharlotteGore/hello-world-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/273482980
git clone --depth 1 --no-tags https://github.com/Kiran760043/Frequency-Divider-by-Even-Number.git f:/verilog_sva_gh_scraper/data/full_repos/273539184
git clone --depth 1 --no-tags https://github.com/lyhsieh/NTHU_EE223000.git f:/verilog_sva_gh_scraper/data/full_repos/266717991
git clone --depth 1 --no-tags https://github.com/Ayushsrivastava2/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/271197923
git clone --depth 1 --no-tags https://github.com/LDMDS/FPGA-Saxo-Xylo-SerialRxTx.git f:/verilog_sva_gh_scraper/data/full_repos/274449845
git clone --depth 1 --no-tags https://github.com/JagrutJadhav/Verilog-_i2c_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/266551574
git clone --depth 1 --no-tags https://github.com/icekang/UndertaleBasys3.git f:/verilog_sva_gh_scraper/data/full_repos/268624661
git clone --depth 1 --no-tags https://github.com/LinusWangg/pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/270714736
git clone --depth 1 --no-tags https://github.com/chenzhicun/SJTU-CS145-Arch-labs.git f:/verilog_sva_gh_scraper/data/full_repos/267846754
git clone --depth 1 --no-tags https://github.com/wshahbaz/FPGA_Pipelined_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/266686302
git clone --depth 1 --no-tags https://github.com/mjneri/coe113-dump.git f:/verilog_sva_gh_scraper/data/full_repos/273473508
git clone --depth 1 --no-tags https://github.com/dantrim/htt_tp_fw.git f:/verilog_sva_gh_scraper/data/full_repos/272992840
git clone --depth 1 --no-tags https://github.com/Winters123/FECON.git f:/verilog_sva_gh_scraper/data/full_repos/274742118
git clone --depth 1 --no-tags https://github.com/nobotro/fpga_mandelbrot_fractal.git f:/verilog_sva_gh_scraper/data/full_repos/273757764
git clone --depth 1 --no-tags https://github.com/mokumus/NumberAnalyzerFSM.git f:/verilog_sva_gh_scraper/data/full_repos/270287031
git clone --depth 1 --no-tags https://github.com/Embedfire-altera/ebf_ep4ce10_mini_tutorial_code.git f:/verilog_sva_gh_scraper/data/full_repos/271422414
git clone --depth 1 --no-tags https://github.com/Joshua-401/Formal_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/266727302
git clone --depth 1 --no-tags https://github.com/OpenROAD-Cloud/gcd.git f:/verilog_sva_gh_scraper/data/full_repos/274534088
git clone --depth 1 --no-tags https://github.com/n0nuser/Contador-Arbitrario.git f:/verilog_sva_gh_scraper/data/full_repos/272192262
git clone --depth 1 --no-tags https://github.com/Campo87/8-bit-Power-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/269263054
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer5.git f:/verilog_sva_gh_scraper/data/full_repos/270943246
git clone --depth 1 --no-tags https://github.com/magpie70/FindMaxNumber.git f:/verilog_sva_gh_scraper/data/full_repos/267063412
git clone --depth 1 --no-tags https://github.com/ajaykatoch1/Single-Cycle-Matrix-Multiplication-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/274531828
git clone --depth 1 --no-tags https://github.com/luoqiaofa/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/273914251
git clone --depth 1 --no-tags https://github.com/ineganov/pnetlist.git f:/verilog_sva_gh_scraper/data/full_repos/270454765
git clone --depth 1 --no-tags https://github.com/kimchange/8-bit-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/266341582
git clone --depth 1 --no-tags https://github.com/tim1207/3bit-counter.git f:/verilog_sva_gh_scraper/data/full_repos/270636050
git clone --depth 1 --no-tags https://github.com/a-vegetable-dog/QIAN_KUN.git f:/verilog_sva_gh_scraper/data/full_repos/272701040
git clone --depth 1 --no-tags https://github.com/jpt13653903/FPGA_Tools.git f:/verilog_sva_gh_scraper/data/full_repos/273964873
git clone --depth 1 --no-tags https://github.com/Abhay-Rj/RV_SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/274839473
git clone --depth 1 --no-tags https://github.com/lootr5858/EECE490_embedded-soc.git f:/verilog_sva_gh_scraper/data/full_repos/266476044
git clone --depth 1 --no-tags https://github.com/vinitpulstya/booth-s-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/267086982
git clone --depth 1 --no-tags https://github.com/ADEPT-Group/GPU-Accelerated-Logic-Re-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/268416994
git clone --depth 1 --no-tags https://github.com/deep6000/Magical-Pug-Verilog-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/273349975
git clone --depth 1 --no-tags https://github.com/OpenROAD-Cloud/aes.git f:/verilog_sva_gh_scraper/data/full_repos/275038622
git clone --depth 1 --no-tags https://github.com/trustworthy-systems-iitk/bsim.git f:/verilog_sva_gh_scraper/data/full_repos/274469618
git clone --depth 1 --no-tags https://github.com/RobertoBeltran7/ECE270.git f:/verilog_sva_gh_scraper/data/full_repos/272087874
git clone --depth 1 --no-tags https://github.com/nadaelsayed11/Randomizer.git f:/verilog_sva_gh_scraper/data/full_repos/269437603
git clone --depth 1 --no-tags https://github.com/rikosellic/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/271213889
git clone --depth 1 --no-tags https://github.com/Vaccinated/Matrix_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/269144406
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/verilog_adder.git f:/verilog_sva_gh_scraper/data/full_repos/266390334
git clone --depth 1 --no-tags https://github.com/rs3319/EE1-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/268693574
git clone --depth 1 --no-tags https://github.com/enewen0324/CO_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/268688350
git clone --depth 1 --no-tags https://github.com/reelbeelveel/binary_clock.git f:/verilog_sva_gh_scraper/data/full_repos/267168389
git clone --depth 1 --no-tags https://github.com/zhangzek/SDRAM_controller.git f:/verilog_sva_gh_scraper/data/full_repos/266026892
git clone --depth 1 --no-tags https://github.com/DarkenedOrigins/5stageCPU.git f:/verilog_sva_gh_scraper/data/full_repos/267991372
git clone --depth 1 --no-tags https://github.com/aqjol21/FPGA-Bubble-Sort.git f:/verilog_sva_gh_scraper/data/full_repos/269976889
git clone --depth 1 --no-tags https://github.com/jeceljr/pong-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/265983046
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/Floating-point-single-precision-adder-and-multiplier-.git f:/verilog_sva_gh_scraper/data/full_repos/271725925
git clone --depth 1 --no-tags https://github.com/SergiuBabin/Laboratoare-CN1.git f:/verilog_sva_gh_scraper/data/full_repos/269425544
git clone --depth 1 --no-tags https://github.com/BG5CPU/ASRTU_InterfaceBoard.git f:/verilog_sva_gh_scraper/data/full_repos/269297163
git clone --depth 1 --no-tags https://github.com/PackerO/AX301_audio_play.git f:/verilog_sva_gh_scraper/data/full_repos/271172082
git clone --depth 1 --no-tags https://github.com/CapriciousRebel/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/271492383
git clone --depth 1 --no-tags https://github.com/cyberfantom2000/pcma_detector.git f:/verilog_sva_gh_scraper/data/full_repos/268856470
git clone --depth 1 --no-tags https://github.com/yth98/DSD_processor.git f:/verilog_sva_gh_scraper/data/full_repos/271471398
git clone --depth 1 --no-tags https://github.com/m-sabihul-hasan/CS330L-RISC-V-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/274218322
git clone --depth 1 --no-tags https://github.com/Jettypile/Proc_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/268969059
git clone --depth 1 --no-tags https://github.com/keshav23garg/Samir-Palnitkar.git f:/verilog_sva_gh_scraper/data/full_repos/269008555
git clone --depth 1 --no-tags https://github.com/offox/guitar-effects.git f:/verilog_sva_gh_scraper/data/full_repos/268292464
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/MultiCycleMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/268344832
git clone --depth 1 --no-tags https://github.com/sharondevs/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/272972740
git clone --depth 1 --no-tags https://github.com/wzz91225/EDA_Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/269431808
git clone --depth 1 --no-tags https://github.com/kaustuvsahu/UART.git f:/verilog_sva_gh_scraper/data/full_repos/270215545
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer4.git f:/verilog_sva_gh_scraper/data/full_repos/270860109
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer6.git f:/verilog_sva_gh_scraper/data/full_repos/270301114
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/BoothMultiplierInVerilog6bit.git f:/verilog_sva_gh_scraper/data/full_repos/268344280
git clone --depth 1 --no-tags https://github.com/Satjpatel/Programmable-Logic-Block-for-Peripheral-Device-.git f:/verilog_sva_gh_scraper/data/full_repos/268063113
git clone --depth 1 --no-tags https://github.com/Woodrowswork/CNN-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/274253505
git clone --depth 1 --no-tags https://github.com/ho-ri1991/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/273918678
git clone --depth 1 --no-tags https://github.com/arshynzhanbolatov/neuroNOC.git f:/verilog_sva_gh_scraper/data/full_repos/266634871
git clone --depth 1 --no-tags https://github.com/jasonlin316/two-piece-affine-gap.git f:/verilog_sva_gh_scraper/data/full_repos/267844764
git clone --depth 1 --no-tags https://github.com/alpsalps/CPU_MIPS-C3.git f:/verilog_sva_gh_scraper/data/full_repos/273627162
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/Proyecto_arquitectura_2020.git f:/verilog_sva_gh_scraper/data/full_repos/274412225
git clone --depth 1 --no-tags https://github.com/shayan-taheri/VLSI_Testing_TetraMAX.git f:/verilog_sva_gh_scraper/data/full_repos/268580961
git clone --depth 1 --no-tags https://github.com/Mostafa-wael/SPI-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/267892414
git clone --depth 1 --no-tags https://github.com/yrsltn/Integrated-Circuit-Desing-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/267693345
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/SingleCycleMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/268344474
git clone --depth 1 --no-tags https://github.com/tommythorn/verilog-sim-bench.git f:/verilog_sva_gh_scraper/data/full_repos/271673461
git clone --depth 1 --no-tags https://github.com/pelusodan/MIPS-MulitCycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/268971569
git clone --depth 1 --no-tags https://github.com/ebrargomer/Logic-design--Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/271799216
git clone --depth 1 --no-tags https://github.com/savolla/xkarna.git f:/verilog_sva_gh_scraper/data/full_repos/274239826
git clone --depth 1 --no-tags https://github.com/av-shek/Processor-Designing-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/271243558
git clone --depth 1 --no-tags https://github.com/pelusodan/ARMv8MultiCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/270897583
